============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Sat Nov 23 10:40:42 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-001 : GUI based run...
============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     ¿µ×Ó½¡
   Run Date =   Sat Nov 23 10:40:42 2019

   Run on =     DESKTOP-02647D1
============================================================
RUN-1002 : start command "open_project uart.al"
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(52)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(57)
HDL-5007 WARNING: net 'wei[2]' does not have a driver in source/rtl/rgb_tx.v(15)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u16
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-5013 WARNING: Undriven net: model "rgb_tx" / net "wei[1]" in source/rtl/rgb_tx.v(15)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in source/rtl/rgb_tx.v(66)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in source/rtl/rgb_tx.v(61)
SYN-5013 WARNING: Undriven net: model "rgb_tx" / net "wei[2]" in source/rtl/rgb_tx.v(15)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in source/rtl/rgb_tx.v(66)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in source/rtl/rgb_tx.v(61)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 813/2707 useful/useless nets, 775/2390 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 27 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 506 instances.
SYN-1015 : Optimize round 1, 6103 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 340/156 useful/useless nets, 302/349 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 367 better
SYN-1014 : Optimize round 3
SYN-1032 : 325/10 useful/useless nets, 290/8 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 18 better
SYN-1014 : Optimize round 4
SYN-1032 : 325/0 useful/useless nets, 290/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          204
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                164
  #LATCH                0
#MACRO_ADD              6
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |164    |24     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 339/0 useful/useless nets, 305/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 474/0 useful/useless nets, 440/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 448/0 useful/useless nets, 414/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1032 : 534/0 useful/useless nets, 500/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 99 (3.33), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 381/0 useful/useless nets, 347/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 46 adder to BLE ...
SYN-4008 : Packed 46 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 185/229 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |249   |162   |163   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 137 instances, 127 slices, 6 macros(32 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1023, tnet num: 281, tinst num: 137, tnode num: 1396, tedge num: 1646.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 281 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 192 clock pins, and constraint 373 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030590s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (153.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 73345.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 48614.9, overlap = 0
PHY-3002 : Step(2): len = 34435.7, overlap = 0
PHY-3002 : Step(3): len = 28395.6, overlap = 0
PHY-3002 : Step(4): len = 24922.6, overlap = 0
PHY-3002 : Step(5): len = 22086.5, overlap = 0
PHY-3002 : Step(6): len = 19902.6, overlap = 0
PHY-3002 : Step(7): len = 17398.6, overlap = 0
PHY-3002 : Step(8): len = 14473.1, overlap = 0
PHY-3002 : Step(9): len = 12895.9, overlap = 0
PHY-3002 : Step(10): len = 11556.1, overlap = 0
PHY-3002 : Step(11): len = 9598.8, overlap = 0
PHY-3002 : Step(12): len = 8979.5, overlap = 0
PHY-3002 : Step(13): len = 8202.5, overlap = 0
PHY-3002 : Step(14): len = 7383.3, overlap = 0
PHY-3002 : Step(15): len = 6607.7, overlap = 0
PHY-3002 : Step(16): len = 6017.6, overlap = 0
PHY-3002 : Step(17): len = 5392.1, overlap = 0
PHY-3002 : Step(18): len = 5357.1, overlap = 0
PHY-3002 : Step(19): len = 4874.2, overlap = 0
PHY-3002 : Step(20): len = 4501.7, overlap = 0
PHY-3002 : Step(21): len = 4283.7, overlap = 0
PHY-3002 : Step(22): len = 4199.5, overlap = 0
PHY-3002 : Step(23): len = 4037.8, overlap = 0
PHY-3002 : Step(24): len = 3896.6, overlap = 0
PHY-3002 : Step(25): len = 3822.6, overlap = 0
PHY-3002 : Step(26): len = 3760.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004566s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(27): len = 3705.7, overlap = 1
PHY-3002 : Step(28): len = 3707.4, overlap = 0.75
PHY-3002 : Step(29): len = 3678.2, overlap = 1
PHY-3002 : Step(30): len = 3637.5, overlap = 1.75
PHY-3002 : Step(31): len = 3560.1, overlap = 2.75
PHY-3002 : Step(32): len = 3521, overlap = 3.75
PHY-3002 : Step(33): len = 3482.7, overlap = 5.25
PHY-3002 : Step(34): len = 3400.3, overlap = 6.25
PHY-3002 : Step(35): len = 3337.7, overlap = 7.25
PHY-3002 : Step(36): len = 3330.7, overlap = 7.75
PHY-3002 : Step(37): len = 3301, overlap = 9
PHY-3002 : Step(38): len = 3284.8, overlap = 8.5
PHY-3002 : Step(39): len = 3298.7, overlap = 7.25
PHY-3002 : Step(40): len = 3306.1, overlap = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11605e-05
PHY-3002 : Step(41): len = 3294.8, overlap = 15.5
PHY-3002 : Step(42): len = 3367, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23211e-05
PHY-3002 : Step(43): len = 3473.5, overlap = 14.25
PHY-3002 : Step(44): len = 3657, overlap = 14
PHY-3002 : Step(45): len = 4044.9, overlap = 11.75
PHY-3002 : Step(46): len = 4191.5, overlap = 8.75
PHY-3002 : Step(47): len = 4127.3, overlap = 7.5
PHY-3002 : Step(48): len = 4133.1, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.46421e-05
PHY-3002 : Step(49): len = 4184, overlap = 7
PHY-3002 : Step(50): len = 4251.4, overlap = 6.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.92842e-05
PHY-3002 : Step(51): len = 4491.2, overlap = 6.5
PHY-3002 : Step(52): len = 4669.5, overlap = 5.5
PHY-3002 : Step(53): len = 4559.6, overlap = 4.75
PHY-3002 : Step(54): len = 4595.9, overlap = 4.5
PHY-3002 : Step(55): len = 4625.8, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026148s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00228561
PHY-3002 : Step(56): len = 6563.3, overlap = 2
PHY-3002 : Step(57): len = 5806.9, overlap = 4
PHY-3002 : Step(58): len = 5400.1, overlap = 3.25
PHY-3002 : Step(59): len = 5159.7, overlap = 3.25
PHY-3002 : Step(60): len = 5020.5, overlap = 4.25
PHY-3002 : Step(61): len = 4953.3, overlap = 5
PHY-3002 : Step(62): len = 4924, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00324381
PHY-3002 : Step(63): len = 4929.5, overlap = 5.25
PHY-3002 : Step(64): len = 4925.7, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00648762
PHY-3002 : Step(65): len = 4915.1, overlap = 5.25
PHY-3002 : Step(66): len = 4915.1, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007080s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (220.7%)

PHY-3001 : Legalized: Len = 6200.4, Over = 0
PHY-3001 : Final: Len = 6200.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10288, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016725s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (373.7%)

RUN-1003 : finish command "place" in  1.230009s wall, 1.781250s user + 0.671875s system = 2.453125s CPU (199.4%)

RUN-1004 : used memory is 181 MB, reserved memory is 136 MB, peak memory is 189 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 96 to 72
PHY-1001 : Pin misalignment score is improved from 72 to 72
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10288, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018930s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (330.2%)

PHY-1001 : End global routing;  0.099487s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (125.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.015983s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 29464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.201783s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (170.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.009317s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 29424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29424
PHY-1001 : End DR Iter 2; 0.011172s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (139.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.868966s wall, 6.062500s user + 0.406250s system = 6.468750s CPU (110.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.080689s wall, 6.296875s user + 0.437500s system = 6.734375s CPU (110.8%)

RUN-1004 : used memory is 284 MB, reserved memory is 245 MB, peak memory is 562 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 139
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 283, pip num: 2260
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 373 valid insts, and 5805 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.565418s wall, 3.843750s user + 0.046875s system = 3.890625s CPU (248.5%)

RUN-1004 : used memory is 282 MB, reserved memory is 242 MB, peak memory is 562 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.969071s wall, 1.921875s user + 0.078125s system = 2.000000s CPU (101.6%)

RUN-1004 : used memory is 426 MB, reserved memory is 387 MB, peak memory is 562 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.585058s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 452 MB, reserved memory is 415 MB, peak memory is 562 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.098846s wall, 2.359375s user + 0.156250s system = 2.515625s CPU (27.6%)

RUN-1004 : used memory is 309 MB, reserved memory is 268 MB, peak memory is 562 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(49)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(54)
HDL-5007 WARNING: net 'wei[2]' does not have a driver in source/rtl/rgb_tx.v(15)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u16
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-5013 WARNING: Undriven net: model "rgb_tx" / net "wei[1]" in source/rtl/rgb_tx.v(15)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in source/rtl/rgb_tx.v(63)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in source/rtl/rgb_tx.v(58)
SYN-5013 WARNING: Undriven net: model "rgb_tx" / net "wei[2]" in source/rtl/rgb_tx.v(15)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in source/rtl/rgb_tx.v(63)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in source/rtl/rgb_tx.v(58)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 813/2707 useful/useless nets, 775/2390 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 509 instances.
SYN-1015 : Optimize round 1, 6102 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 347/155 useful/useless nets, 309/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 363 better
SYN-1014 : Optimize round 3
SYN-1032 : 345/0 useful/useless nets, 307/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          217
  #and                 31
  #nand                 0
  #or                   7
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                171
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              20
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |46     |171    |28     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 359/0 useful/useless nets, 322/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 500/0 useful/useless nets, 463/0 useful/useless insts
SYN-1016 : Merged 27 instances.
SYN-2501 : Optimize round 1, 149 better
SYN-2501 : Optimize round 2
SYN-1032 : 473/0 useful/useless nets, 436/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 564/0 useful/useless nets, 527/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.01)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 261 instances into 103 LUTs, name keeping = 73%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 397/0 useful/useless nets, 360/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 170 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 99 LUT to BLE ...
SYN-4008 : Packed 99 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 108 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (108 nodes)...
SYN-4004 : #1: Packed 19 SEQ (273 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 89 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 188/235 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  169   out of  19600    0.86%
#reg                  170   out of  19600    0.87%
#le                   258
  #lut only            88   out of    258   34.11%
  #reg only            89   out of    258   34.50%
  #lut&reg             81   out of    258   31.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |258   |169   |170   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 145 instances
RUN-1001 : 66 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 293 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 143 instances, 132 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1053, tnet num: 291, tinst num: 143, tnode num: 1438, tedge num: 1693.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 385 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032041s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (292.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 79322.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(67): len = 53758.2, overlap = 0
PHY-3002 : Step(68): len = 39971.1, overlap = 0
PHY-3002 : Step(69): len = 32489.5, overlap = 0
PHY-3002 : Step(70): len = 26803.5, overlap = 0
PHY-3002 : Step(71): len = 23299, overlap = 0
PHY-3002 : Step(72): len = 20528, overlap = 0
PHY-3002 : Step(73): len = 18294.1, overlap = 0
PHY-3002 : Step(74): len = 15446.6, overlap = 0
PHY-3002 : Step(75): len = 14056.7, overlap = 0
PHY-3002 : Step(76): len = 12706.8, overlap = 0
PHY-3002 : Step(77): len = 10874.8, overlap = 0
PHY-3002 : Step(78): len = 9531.5, overlap = 0
PHY-3002 : Step(79): len = 8568.5, overlap = 0
PHY-3002 : Step(80): len = 7680.4, overlap = 0
PHY-3002 : Step(81): len = 7206.4, overlap = 0
PHY-3002 : Step(82): len = 6537.1, overlap = 0
PHY-3002 : Step(83): len = 6054.9, overlap = 0.75
PHY-3002 : Step(84): len = 5524.9, overlap = 3.25
PHY-3002 : Step(85): len = 5245.6, overlap = 5.25
PHY-3002 : Step(86): len = 4951.4, overlap = 6.75
PHY-3002 : Step(87): len = 4805.7, overlap = 7
PHY-3002 : Step(88): len = 4676.3, overlap = 7
PHY-3002 : Step(89): len = 4653.9, overlap = 7
PHY-3002 : Step(90): len = 4415.9, overlap = 7.25
PHY-3002 : Step(91): len = 4306.2, overlap = 7.25
PHY-3002 : Step(92): len = 4362.6, overlap = 7.25
PHY-3002 : Step(93): len = 4288, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005159s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16229e-05
PHY-3002 : Step(94): len = 4207.9, overlap = 12.25
PHY-3002 : Step(95): len = 4201.8, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000123246
PHY-3002 : Step(96): len = 4160.2, overlap = 12.25
PHY-3002 : Step(97): len = 4160.2, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000246492
PHY-3002 : Step(98): len = 4138.5, overlap = 12.25
PHY-3002 : Step(99): len = 4138.5, overlap = 12.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.07477e-06
PHY-3002 : Step(100): len = 4121, overlap = 16
PHY-3002 : Step(101): len = 4121, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18055e-05
PHY-3002 : Step(102): len = 4173.7, overlap = 16
PHY-3002 : Step(103): len = 4215.2, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.3611e-05
PHY-3002 : Step(104): len = 4249.6, overlap = 15.75
PHY-3002 : Step(105): len = 4473.2, overlap = 15
PHY-3002 : Step(106): len = 4451.1, overlap = 12
PHY-3002 : Step(107): len = 4533, overlap = 11.75
PHY-3002 : Step(108): len = 4603.7, overlap = 10.75
PHY-3002 : Step(109): len = 4518.3, overlap = 10.75
PHY-3002 : Step(110): len = 4639, overlap = 11.25
PHY-3002 : Step(111): len = 4723.5, overlap = 10.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.72219e-05
PHY-3002 : Step(112): len = 4592, overlap = 10
PHY-3002 : Step(113): len = 4827, overlap = 9.75
PHY-3002 : Step(114): len = 5011.4, overlap = 8.75
PHY-3002 : Step(115): len = 4850.3, overlap = 9.25
PHY-3002 : Step(116): len = 4883.1, overlap = 9.25
PHY-3002 : Step(117): len = 4905.1, overlap = 9
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.44438e-05
PHY-3002 : Step(118): len = 4870, overlap = 8.75
PHY-3002 : Step(119): len = 4942.3, overlap = 8.25
PHY-3002 : Step(120): len = 5011.2, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030638s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (204.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0014987
PHY-3002 : Step(121): len = 7121.9, overlap = 1.5
PHY-3002 : Step(122): len = 6352.3, overlap = 2.5
PHY-3002 : Step(123): len = 5707, overlap = 3.75
PHY-3002 : Step(124): len = 5462.9, overlap = 5
PHY-3002 : Step(125): len = 5378.4, overlap = 4.75
PHY-3002 : Step(126): len = 5295.1, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0029974
PHY-3002 : Step(127): len = 5270.9, overlap = 5
PHY-3002 : Step(128): len = 5230.9, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0059948
PHY-3002 : Step(129): len = 5223.2, overlap = 5
PHY-3002 : Step(130): len = 5223.2, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007802s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6838.3, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 6902.3, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10608, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 10648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016668s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.7%)

RUN-1003 : finish command "place" in  1.406896s wall, 1.671875s user + 0.968750s system = 2.640625s CPU (187.7%)

RUN-1004 : used memory is 326 MB, reserved memory is 286 MB, peak memory is 562 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 99 to 78
PHY-1001 : Pin misalignment score is improved from 78 to 77
PHY-1001 : Pin misalignment score is improved from 77 to 77
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 145 instances
RUN-1001 : 66 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 293 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10608, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 10648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016348s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (95.6%)

PHY-1001 : End global routing;  0.122506s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (114.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.211745s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (110.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 8104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 33104, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.263215s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (130.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 33104, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007469s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (209.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 33104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33104
PHY-1001 : End DR Iter 2; 0.009280s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (168.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.887928s wall, 1.875000s user + 0.156250s system = 2.031250s CPU (107.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.137296s wall, 2.156250s user + 0.171875s system = 2.328125s CPU (108.9%)

RUN-1004 : used memory is 321 MB, reserved memory is 279 MB, peak memory is 610 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  169   out of  19600    0.86%
#reg                  170   out of  19600    0.87%
#le                   258
  #lut only            88   out of    258   34.11%
  #reg only            89   out of    258   34.50%
  #lut&reg             81   out of    258   31.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 145
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 293, pip num: 2348
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 444 valid insts, and 6074 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.966748s wall, 4.531250s user + 0.109375s system = 4.640625s CPU (236.0%)

RUN-1004 : used memory is 324 MB, reserved memory is 282 MB, peak memory is 610 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.957132s wall, 1.921875s user + 0.078125s system = 2.000000s CPU (102.2%)

RUN-1004 : used memory is 440 MB, reserved memory is 402 MB, peak memory is 610 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.559283s wall, 0.203125s user + 0.187500s system = 0.390625s CPU (6.0%)

RUN-1004 : used memory is 467 MB, reserved memory is 430 MB, peak memory is 610 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.072041s wall, 2.296875s user + 0.296875s system = 2.593750s CPU (28.6%)

RUN-1004 : used memory is 328 MB, reserved memory is 287 MB, peak memory is 610 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(50)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(55)
HDL-5007 WARNING: net 'wei[2]' does not have a driver in source/rtl/rgb_tx.v(15)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u16
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-5013 WARNING: Undriven net: model "rgb_tx" / net "wei[1]" in source/rtl/rgb_tx.v(15)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in source/rtl/rgb_tx.v(64)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in source/rtl/rgb_tx.v(59)
SYN-5013 WARNING: Undriven net: model "rgb_tx" / net "wei[2]" in source/rtl/rgb_tx.v(15)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in source/rtl/rgb_tx.v(64)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in source/rtl/rgb_tx.v(59)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 817/2707 useful/useless nets, 779/2390 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 509 instances.
SYN-1015 : Optimize round 1, 6106 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 347/159 useful/useless nets, 309/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 363 better
SYN-1014 : Optimize round 3
SYN-1032 : 345/0 useful/useless nets, 307/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          217
  #and                 31
  #nand                 0
  #or                   7
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                171
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              20
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |46     |171    |28     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 359/0 useful/useless nets, 322/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 500/0 useful/useless nets, 463/0 useful/useless insts
SYN-1016 : Merged 27 instances.
SYN-2501 : Optimize round 1, 149 better
SYN-2501 : Optimize round 2
SYN-1032 : 473/0 useful/useless nets, 436/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 564/0 useful/useless nets, 527/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.01)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 261 instances into 103 LUTs, name keeping = 73%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 397/0 useful/useless nets, 360/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 170 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 99 LUT to BLE ...
SYN-4008 : Packed 99 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 108 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (108 nodes)...
SYN-4004 : #1: Packed 19 SEQ (273 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 89 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 188/235 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  169   out of  19600    0.86%
#reg                  170   out of  19600    0.87%
#le                   258
  #lut only            88   out of    258   34.11%
  #reg only            89   out of    258   34.50%
  #lut&reg             81   out of    258   31.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |258   |169   |170   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 145 instances
RUN-1001 : 66 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 294 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 80 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 143 instances, 132 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1057, tnet num: 292, tinst num: 143, tnode num: 1445, tedge num: 1703.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 388 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037062s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 79262.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(131): len = 53597.6, overlap = 0
PHY-3002 : Step(132): len = 39863.9, overlap = 0
PHY-3002 : Step(133): len = 32433.9, overlap = 0
PHY-3002 : Step(134): len = 27407.8, overlap = 0
PHY-3002 : Step(135): len = 23709.8, overlap = 0
PHY-3002 : Step(136): len = 20996.8, overlap = 0
PHY-3002 : Step(137): len = 18932.5, overlap = 0
PHY-3002 : Step(138): len = 16216.1, overlap = 0
PHY-3002 : Step(139): len = 14555.8, overlap = 0
PHY-3002 : Step(140): len = 13398.8, overlap = 0
PHY-3002 : Step(141): len = 11137.8, overlap = 0
PHY-3002 : Step(142): len = 9913.4, overlap = 0
PHY-3002 : Step(143): len = 8988.3, overlap = 0
PHY-3002 : Step(144): len = 7811.1, overlap = 0
PHY-3002 : Step(145): len = 7234.6, overlap = 0
PHY-3002 : Step(146): len = 6602.6, overlap = 0
PHY-3002 : Step(147): len = 6105.9, overlap = 0
PHY-3002 : Step(148): len = 5583.7, overlap = 2.5
PHY-3002 : Step(149): len = 5229.4, overlap = 3.5
PHY-3002 : Step(150): len = 4998.2, overlap = 5.5
PHY-3002 : Step(151): len = 4801, overlap = 5.75
PHY-3002 : Step(152): len = 4801, overlap = 5.75
PHY-3002 : Step(153): len = 4662.2, overlap = 6
PHY-3002 : Step(154): len = 4383.2, overlap = 7.5
PHY-3002 : Step(155): len = 4452.1, overlap = 8.5
PHY-3002 : Step(156): len = 4376.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005998s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.14262e-05
PHY-3002 : Step(157): len = 4292.6, overlap = 15
PHY-3002 : Step(158): len = 4283.4, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000182852
PHY-3002 : Step(159): len = 4257.9, overlap = 15
PHY-3002 : Step(160): len = 4257.9, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000365705
PHY-3002 : Step(161): len = 4266.3, overlap = 14
PHY-3002 : Step(162): len = 4266.3, overlap = 14
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00474e-05
PHY-3002 : Step(163): len = 4228.8, overlap = 15.75
PHY-3002 : Step(164): len = 4245.1, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.95214e-05
PHY-3002 : Step(165): len = 4288.4, overlap = 15
PHY-3002 : Step(166): len = 4458.2, overlap = 14.75
PHY-3002 : Step(167): len = 4618.5, overlap = 14.25
PHY-3002 : Step(168): len = 4620.4, overlap = 14.25
PHY-3002 : Step(169): len = 4710.5, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.90429e-05
PHY-3002 : Step(170): len = 4653.7, overlap = 14.5
PHY-3002 : Step(171): len = 4706.9, overlap = 14.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.80857e-05
PHY-3002 : Step(172): len = 4815.6, overlap = 11.5
PHY-3002 : Step(173): len = 5065.8, overlap = 8.75
PHY-3002 : Step(174): len = 5043.4, overlap = 7
PHY-3002 : Step(175): len = 5094.4, overlap = 6.5
PHY-3002 : Step(176): len = 5134.4, overlap = 6.25
PHY-3002 : Step(177): len = 5106.6, overlap = 5.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000156171
PHY-3002 : Step(178): len = 5237.5, overlap = 5
PHY-3002 : Step(179): len = 5315.8, overlap = 5
PHY-3002 : Step(180): len = 5321.6, overlap = 5.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000312343
PHY-3002 : Step(181): len = 5471.9, overlap = 5.5
PHY-3002 : Step(182): len = 5537.8, overlap = 5.25
PHY-3002 : Step(183): len = 5528.4, overlap = 4.25
PHY-3002 : Step(184): len = 5531.1, overlap = 4
PHY-3002 : Step(185): len = 5513, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032288s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (193.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0023369
PHY-3002 : Step(186): len = 7166.8, overlap = 2.25
PHY-3002 : Step(187): len = 6694, overlap = 3.5
PHY-3002 : Step(188): len = 6321.4, overlap = 3
PHY-3002 : Step(189): len = 6129.3, overlap = 3.75
PHY-3002 : Step(190): len = 6050.7, overlap = 5
PHY-3002 : Step(191): len = 6032.1, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00467381
PHY-3002 : Step(192): len = 6015.7, overlap = 5.75
PHY-3002 : Step(193): len = 5978.5, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00934762
PHY-3002 : Step(194): len = 5986.5, overlap = 6
PHY-3002 : Step(195): len = 5978.9, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007178s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7226.7, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 7250.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11912, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 11944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018808s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.1%)

RUN-1003 : finish command "place" in  1.479324s wall, 2.125000s user + 0.828125s system = 2.953125s CPU (199.6%)

RUN-1004 : used memory is 343 MB, reserved memory is 305 MB, peak memory is 610 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 94 to 70
PHY-1001 : Pin misalignment score is improved from 70 to 70
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 145 instances
RUN-1001 : 66 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 294 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 80 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11912, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 11944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019090s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (163.7%)

PHY-1001 : End global routing;  0.125278s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (124.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 7976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.224724s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 7976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 37152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 37152
PHY-1001 : End Routed; 0.278145s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (151.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.894298s wall, 1.875000s user + 0.281250s system = 2.156250s CPU (113.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.145075s wall, 2.140625s user + 0.328125s system = 2.468750s CPU (115.1%)

RUN-1004 : used memory is 341 MB, reserved memory is 304 MB, peak memory is 625 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  169   out of  19600    0.86%
#reg                  170   out of  19600    0.87%
#le                   258
  #lut only            88   out of    258   34.11%
  #reg only            89   out of    258   34.50%
  #lut&reg             81   out of    258   31.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 145
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 294, pip num: 2477
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 462 valid insts, and 6328 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.158558s wall, 5.109375s user + 0.156250s system = 5.265625s CPU (243.9%)

RUN-1004 : used memory is 338 MB, reserved memory is 295 MB, peak memory is 625 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.943440s wall, 1.921875s user + 0.046875s system = 1.968750s CPU (101.3%)

RUN-1004 : used memory is 454 MB, reserved memory is 420 MB, peak memory is 625 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.570995s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 481 MB, reserved memory is 448 MB, peak memory is 625 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.086364s wall, 2.234375s user + 0.203125s system = 2.437500s CPU (26.8%)

RUN-1004 : used memory is 340 MB, reserved memory is 301 MB, peak memory is 625 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(50)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(55)
HDL-5007 WARNING: net 'wei[2]' does not have a driver in source/rtl/rgb_tx.v(15)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u16
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-5013 WARNING: Undriven net: model "rgb_tx" / net "wei[1]" in source/rtl/rgb_tx.v(15)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in source/rtl/rgb_tx.v(64)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in source/rtl/rgb_tx.v(59)
SYN-5013 WARNING: Undriven net: model "rgb_tx" / net "wei[2]" in source/rtl/rgb_tx.v(15)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in source/rtl/rgb_tx.v(64)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in source/rtl/rgb_tx.v(59)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 817/2707 useful/useless nets, 779/2390 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 25 onehot mux instances.
SYN-1020 : Optimized 332 distributor mux.
SYN-1016 : Merged 509 instances.
SYN-1015 : Optimize round 1, 6106 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 347/159 useful/useless nets, 309/346 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 363 better
SYN-1014 : Optimize round 3
SYN-1032 : 345/0 useful/useless nets, 307/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          217
  #and                 31
  #nand                 0
  #or                   7
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                171
  #LATCH                0
#MACRO_ADD              7
#MACRO_EQ              20
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |46     |171    |28     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 359/0 useful/useless nets, 322/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 500/0 useful/useless nets, 463/0 useful/useless insts
SYN-1016 : Merged 27 instances.
SYN-2501 : Optimize round 1, 149 better
SYN-2501 : Optimize round 2
SYN-1032 : 473/0 useful/useless nets, 436/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 7 macro adder
SYN-1032 : 564/0 useful/useless nets, 527/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 100 (3.34), #lev = 3 (2.01)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 261 instances into 103 LUTs, name keeping = 73%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 397/0 useful/useless nets, 360/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 170 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 51 adder to BLE ...
SYN-4008 : Packed 51 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 99 LUT to BLE ...
SYN-4008 : Packed 99 LUT and 57 SEQ to BLE.
SYN-4003 : Packing 108 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (108 nodes)...
SYN-4004 : #1: Packed 19 SEQ (273 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 89 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 188/235 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  169   out of  19600    0.86%
#reg                  170   out of  19600    0.87%
#le                   258
  #lut only            88   out of    258   34.11%
  #reg only            89   out of    258   34.50%
  #lut&reg             81   out of    258   31.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |258   |169   |170   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (97 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 145 instances
RUN-1001 : 66 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 294 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 80 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 143 instances, 132 slices, 7 macros(35 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1057, tnet num: 292, tinst num: 143, tnode num: 1445, tedge num: 1703.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 202 clock pins, and constraint 388 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030949s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (201.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 79262.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(196): len = 53597.6, overlap = 0
PHY-3002 : Step(197): len = 39863.9, overlap = 0
PHY-3002 : Step(198): len = 32433.9, overlap = 0
PHY-3002 : Step(199): len = 27407.8, overlap = 0
PHY-3002 : Step(200): len = 23709.8, overlap = 0
PHY-3002 : Step(201): len = 20996.8, overlap = 0
PHY-3002 : Step(202): len = 18932.5, overlap = 0
PHY-3002 : Step(203): len = 16216.1, overlap = 0
PHY-3002 : Step(204): len = 14555.8, overlap = 0
PHY-3002 : Step(205): len = 13398.8, overlap = 0
PHY-3002 : Step(206): len = 11137.8, overlap = 0
PHY-3002 : Step(207): len = 9913.4, overlap = 0
PHY-3002 : Step(208): len = 8988.3, overlap = 0
PHY-3002 : Step(209): len = 7811.1, overlap = 0
PHY-3002 : Step(210): len = 7234.6, overlap = 0
PHY-3002 : Step(211): len = 6602.6, overlap = 0
PHY-3002 : Step(212): len = 6105.9, overlap = 0
PHY-3002 : Step(213): len = 5583.7, overlap = 2.5
PHY-3002 : Step(214): len = 5229.4, overlap = 3.5
PHY-3002 : Step(215): len = 4998.2, overlap = 5.5
PHY-3002 : Step(216): len = 4801, overlap = 5.75
PHY-3002 : Step(217): len = 4801, overlap = 5.75
PHY-3002 : Step(218): len = 4662.2, overlap = 6
PHY-3002 : Step(219): len = 4383.2, overlap = 7.5
PHY-3002 : Step(220): len = 4452.1, overlap = 8.5
PHY-3002 : Step(221): len = 4376.8, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004799s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.14262e-05
PHY-3002 : Step(222): len = 4292.6, overlap = 15
PHY-3002 : Step(223): len = 4283.4, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000182852
PHY-3002 : Step(224): len = 4257.9, overlap = 15
PHY-3002 : Step(225): len = 4257.9, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000365705
PHY-3002 : Step(226): len = 4266.3, overlap = 14
PHY-3002 : Step(227): len = 4266.3, overlap = 14
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00474e-05
PHY-3002 : Step(228): len = 4228.8, overlap = 15.75
PHY-3002 : Step(229): len = 4245.1, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.95214e-05
PHY-3002 : Step(230): len = 4288.4, overlap = 15
PHY-3002 : Step(231): len = 4458.2, overlap = 14.75
PHY-3002 : Step(232): len = 4618.5, overlap = 14.25
PHY-3002 : Step(233): len = 4620.4, overlap = 14.25
PHY-3002 : Step(234): len = 4710.5, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.90429e-05
PHY-3002 : Step(235): len = 4653.7, overlap = 14.5
PHY-3002 : Step(236): len = 4706.9, overlap = 14.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.80857e-05
PHY-3002 : Step(237): len = 4815.6, overlap = 11.5
PHY-3002 : Step(238): len = 5065.8, overlap = 8.75
PHY-3002 : Step(239): len = 5043.4, overlap = 7
PHY-3002 : Step(240): len = 5094.4, overlap = 6.5
PHY-3002 : Step(241): len = 5134.4, overlap = 6.25
PHY-3002 : Step(242): len = 5106.6, overlap = 5.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000156171
PHY-3002 : Step(243): len = 5237.5, overlap = 5
PHY-3002 : Step(244): len = 5315.8, overlap = 5
PHY-3002 : Step(245): len = 5321.6, overlap = 5.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000312343
PHY-3002 : Step(246): len = 5471.9, overlap = 5.5
PHY-3002 : Step(247): len = 5537.8, overlap = 5.25
PHY-3002 : Step(248): len = 5528.4, overlap = 4.25
PHY-3002 : Step(249): len = 5531.1, overlap = 4
PHY-3002 : Step(250): len = 5513, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031601s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (247.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0023369
PHY-3002 : Step(251): len = 7166.8, overlap = 2.25
PHY-3002 : Step(252): len = 6694, overlap = 3.5
PHY-3002 : Step(253): len = 6321.4, overlap = 3
PHY-3002 : Step(254): len = 6129.3, overlap = 3.75
PHY-3002 : Step(255): len = 6050.7, overlap = 5
PHY-3002 : Step(256): len = 6032.1, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00467381
PHY-3002 : Step(257): len = 6015.7, overlap = 5.75
PHY-3002 : Step(258): len = 5978.5, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00934762
PHY-3002 : Step(259): len = 5986.5, overlap = 6
PHY-3002 : Step(260): len = 5978.9, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008474s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7226.7, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 7250.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11912, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 11944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012321s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (126.8%)

RUN-1003 : finish command "place" in  1.454738s wall, 1.984375s user + 0.703125s system = 2.687500s CPU (184.7%)

RUN-1004 : used memory is 353 MB, reserved memory is 315 MB, peak memory is 625 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 94 to 70
PHY-1001 : Pin misalignment score is improved from 70 to 70
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 145 instances
RUN-1001 : 66 mslices, 66 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 294 nets
RUN-1001 : 192 nets have 2 pins
RUN-1001 : 80 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 11912, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 11944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014932s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.6%)

PHY-1001 : End global routing;  0.123548s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (113.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 7976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.225032s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (97.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 7976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 37152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 37152
PHY-1001 : End Routed; 0.255658s wall, 0.234375s user + 0.062500s system = 0.296875s CPU (116.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.897058s wall, 1.640625s user + 0.359375s system = 2.000000s CPU (105.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.143028s wall, 1.906250s user + 0.359375s system = 2.265625s CPU (105.7%)

RUN-1004 : used memory is 350 MB, reserved memory is 310 MB, peak memory is 637 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  169   out of  19600    0.86%
#reg                  170   out of  19600    0.87%
#le                   258
  #lut only            88   out of    258   34.11%
  #reg only            89   out of    258   34.50%
  #lut&reg             81   out of    258   31.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 145
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 294, pip num: 2479
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 462 valid insts, and 6332 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.136056s wall, 5.000000s user + 0.109375s system = 5.109375s CPU (239.2%)

RUN-1004 : used memory is 369 MB, reserved memory is 332 MB, peak memory is 637 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.940467s wall, 1.953125s user + 0.031250s system = 1.984375s CPU (102.3%)

RUN-1004 : used memory is 468 MB, reserved memory is 434 MB, peak memory is 637 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.557933s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 496 MB, reserved memory is 463 MB, peak memory is 637 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.050835s wall, 2.312500s user + 0.093750s system = 2.406250s CPU (26.6%)

RUN-1004 : used memory is 356 MB, reserved memory is 317 MB, peak memory is 637 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(50)
HDL-5007 WARNING: case condition never applies due to comparison with x or z in source/rtl/rgb_tx.v(55)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u16
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3526/2 useful/useless nets, 3173/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 385 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2358 instances.
SYN-1015 : Optimize round 1, 5019 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1264/630 useful/useless nets, 911/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1733 better
SYN-1014 : Optimize round 3
SYN-1032 : 327/924 useful/useless nets, 292/607 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1537 better
SYN-1014 : Optimize round 4
SYN-1032 : 325/0 useful/useless nets, 290/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          204
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                164
  #LATCH                0
#MACRO_ADD              6
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |164    |24     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 339/0 useful/useless nets, 305/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 474/0 useful/useless nets, 440/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 448/0 useful/useless nets, 414/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1032 : 534/0 useful/useless nets, 500/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 99 (3.33), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 381/0 useful/useless nets, 347/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 46 adder to BLE ...
SYN-4008 : Packed 46 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 185/229 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |249   |162   |163   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 137 instances, 127 slices, 6 macros(32 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1023, tnet num: 281, tinst num: 137, tnode num: 1396, tedge num: 1646.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 281 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 192 clock pins, and constraint 373 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033398s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (140.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 73345.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(261): len = 48614.9, overlap = 0
PHY-3002 : Step(262): len = 34435.7, overlap = 0
PHY-3002 : Step(263): len = 28395.6, overlap = 0
PHY-3002 : Step(264): len = 24922.6, overlap = 0
PHY-3002 : Step(265): len = 22086.5, overlap = 0
PHY-3002 : Step(266): len = 19902.6, overlap = 0
PHY-3002 : Step(267): len = 17398.6, overlap = 0
PHY-3002 : Step(268): len = 14473.1, overlap = 0
PHY-3002 : Step(269): len = 12895.9, overlap = 0
PHY-3002 : Step(270): len = 11556.1, overlap = 0
PHY-3002 : Step(271): len = 9598.8, overlap = 0
PHY-3002 : Step(272): len = 8979.5, overlap = 0
PHY-3002 : Step(273): len = 8202.5, overlap = 0
PHY-3002 : Step(274): len = 7383.3, overlap = 0
PHY-3002 : Step(275): len = 6607.7, overlap = 0
PHY-3002 : Step(276): len = 6017.6, overlap = 0
PHY-3002 : Step(277): len = 5392.1, overlap = 0
PHY-3002 : Step(278): len = 5357.1, overlap = 0
PHY-3002 : Step(279): len = 4874.2, overlap = 0
PHY-3002 : Step(280): len = 4501.7, overlap = 0
PHY-3002 : Step(281): len = 4283.7, overlap = 0
PHY-3002 : Step(282): len = 4199.5, overlap = 0
PHY-3002 : Step(283): len = 4037.8, overlap = 0
PHY-3002 : Step(284): len = 3896.6, overlap = 0
PHY-3002 : Step(285): len = 3822.6, overlap = 0
PHY-3002 : Step(286): len = 3760.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005160s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(287): len = 3705.7, overlap = 1
PHY-3002 : Step(288): len = 3707.4, overlap = 0.75
PHY-3002 : Step(289): len = 3678.2, overlap = 1
PHY-3002 : Step(290): len = 3637.5, overlap = 1.75
PHY-3002 : Step(291): len = 3560.1, overlap = 2.75
PHY-3002 : Step(292): len = 3521, overlap = 3.75
PHY-3002 : Step(293): len = 3482.7, overlap = 5.25
PHY-3002 : Step(294): len = 3400.3, overlap = 6.25
PHY-3002 : Step(295): len = 3337.7, overlap = 7.25
PHY-3002 : Step(296): len = 3330.7, overlap = 7.75
PHY-3002 : Step(297): len = 3301, overlap = 9
PHY-3002 : Step(298): len = 3284.8, overlap = 8.5
PHY-3002 : Step(299): len = 3298.7, overlap = 7.25
PHY-3002 : Step(300): len = 3306.1, overlap = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11605e-05
PHY-3002 : Step(301): len = 3294.8, overlap = 15.5
PHY-3002 : Step(302): len = 3367, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23211e-05
PHY-3002 : Step(303): len = 3473.5, overlap = 14.25
PHY-3002 : Step(304): len = 3657, overlap = 14
PHY-3002 : Step(305): len = 4044.9, overlap = 11.75
PHY-3002 : Step(306): len = 4191.5, overlap = 8.75
PHY-3002 : Step(307): len = 4127.3, overlap = 7.5
PHY-3002 : Step(308): len = 4133.1, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.46421e-05
PHY-3002 : Step(309): len = 4184, overlap = 7
PHY-3002 : Step(310): len = 4251.4, overlap = 6.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.92842e-05
PHY-3002 : Step(311): len = 4491.2, overlap = 6.5
PHY-3002 : Step(312): len = 4669.5, overlap = 5.5
PHY-3002 : Step(313): len = 4559.6, overlap = 4.75
PHY-3002 : Step(314): len = 4595.9, overlap = 4.5
PHY-3002 : Step(315): len = 4625.8, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026987s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (289.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00228561
PHY-3002 : Step(316): len = 6563.3, overlap = 2
PHY-3002 : Step(317): len = 5806.9, overlap = 4
PHY-3002 : Step(318): len = 5400.1, overlap = 3.25
PHY-3002 : Step(319): len = 5159.7, overlap = 3.25
PHY-3002 : Step(320): len = 5020.5, overlap = 4.25
PHY-3002 : Step(321): len = 4953.3, overlap = 5
PHY-3002 : Step(322): len = 4924, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00324381
PHY-3002 : Step(323): len = 4929.5, overlap = 5.25
PHY-3002 : Step(324): len = 4925.7, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00648762
PHY-3002 : Step(325): len = 4915.1, overlap = 5.25
PHY-3002 : Step(326): len = 4915.1, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007417s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (210.7%)

PHY-3001 : Legalized: Len = 6200.4, Over = 0
PHY-3001 : Final: Len = 6200.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10288, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021788s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.4%)

RUN-1003 : finish command "place" in  1.372120s wall, 1.703125s user + 0.953125s system = 2.656250s CPU (193.6%)

RUN-1004 : used memory is 363 MB, reserved memory is 326 MB, peak memory is 637 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 96 to 72
PHY-1001 : Pin misalignment score is improved from 72 to 72
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10288, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020653s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (227.0%)

PHY-1001 : End global routing;  0.106569s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (117.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.017058s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (183.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 29464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.219103s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (142.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007212s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (650.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 29424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29424
PHY-1001 : End DR Iter 2; 0.010343s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (151.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.525545s wall, 1.500000s user + 0.250000s system = 1.750000s CPU (114.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.749753s wall, 1.734375s user + 0.281250s system = 2.015625s CPU (115.2%)

RUN-1004 : used memory is 379 MB, reserved memory is 348 MB, peak memory is 646 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 139
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 283, pip num: 2266
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 373 valid insts, and 5813 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.570404s wall, 3.687500s user + 0.140625s system = 3.828125s CPU (243.8%)

RUN-1004 : used memory is 389 MB, reserved memory is 362 MB, peak memory is 646 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.709497s wall, 1.671875s user + 0.078125s system = 1.750000s CPU (102.4%)

RUN-1004 : used memory is 477 MB, reserved memory is 441 MB, peak memory is 646 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.625019s wall, 0.250000s user + 0.140625s system = 0.390625s CPU (5.9%)

RUN-1004 : used memory is 505 MB, reserved memory is 472 MB, peak memory is 646 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.896197s wall, 2.078125s user + 0.265625s system = 2.343750s CPU (26.3%)

RUN-1004 : used memory is 368 MB, reserved memory is 325 MB, peak memory is 646 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-8007 ERROR: syntax error near ')' in source/rtl/rgb_tx.v(10)
HDL-1007 : Verilog file 'source/rtl/rgb_tx.v' ignored due to errors
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u16
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3527/2 useful/useless nets, 3174/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5020 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1264/629 useful/useless nets, 911/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1729 better
SYN-1014 : Optimize round 3
SYN-1032 : 328/924 useful/useless nets, 293/607 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1002 :     rgb_tx/reg0_b1
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1538 better
SYN-1014 : Optimize round 4
SYN-1032 : 325/0 useful/useless nets, 290/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          204
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                164
  #LATCH                0
#MACRO_ADD              6
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |164    |24     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 339/0 useful/useless nets, 305/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 474/0 useful/useless nets, 440/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-1032 : 448/0 useful/useless nets, 414/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1032 : 534/0 useful/useless nets, 500/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 99 (3.33), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 247 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 381/0 useful/useless nets, 347/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 46 adder to BLE ...
SYN-4008 : Packed 46 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 106 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (106 nodes)...
SYN-4004 : #1: Packed 19 SEQ (267 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 87 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 185/229 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |249   |162   |163   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (96 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 137 instances, 127 slices, 6 macros(32 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1023, tnet num: 281, tinst num: 137, tnode num: 1396, tedge num: 1646.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 281 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 192 clock pins, and constraint 373 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032704s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (95.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 73345.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(327): len = 48614.9, overlap = 0
PHY-3002 : Step(328): len = 34435.7, overlap = 0
PHY-3002 : Step(329): len = 28395.6, overlap = 0
PHY-3002 : Step(330): len = 24922.6, overlap = 0
PHY-3002 : Step(331): len = 22086.5, overlap = 0
PHY-3002 : Step(332): len = 19902.6, overlap = 0
PHY-3002 : Step(333): len = 17398.6, overlap = 0
PHY-3002 : Step(334): len = 14473.1, overlap = 0
PHY-3002 : Step(335): len = 12895.9, overlap = 0
PHY-3002 : Step(336): len = 11556.1, overlap = 0
PHY-3002 : Step(337): len = 9598.8, overlap = 0
PHY-3002 : Step(338): len = 8979.5, overlap = 0
PHY-3002 : Step(339): len = 8202.5, overlap = 0
PHY-3002 : Step(340): len = 7383.3, overlap = 0
PHY-3002 : Step(341): len = 6607.7, overlap = 0
PHY-3002 : Step(342): len = 6017.6, overlap = 0
PHY-3002 : Step(343): len = 5392.1, overlap = 0
PHY-3002 : Step(344): len = 5357.1, overlap = 0
PHY-3002 : Step(345): len = 4874.2, overlap = 0
PHY-3002 : Step(346): len = 4501.7, overlap = 0
PHY-3002 : Step(347): len = 4283.7, overlap = 0
PHY-3002 : Step(348): len = 4199.5, overlap = 0
PHY-3002 : Step(349): len = 4037.8, overlap = 0
PHY-3002 : Step(350): len = 3896.6, overlap = 0
PHY-3002 : Step(351): len = 3822.6, overlap = 0
PHY-3002 : Step(352): len = 3760.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(353): len = 3705.7, overlap = 1
PHY-3002 : Step(354): len = 3707.4, overlap = 0.75
PHY-3002 : Step(355): len = 3678.2, overlap = 1
PHY-3002 : Step(356): len = 3637.5, overlap = 1.75
PHY-3002 : Step(357): len = 3560.1, overlap = 2.75
PHY-3002 : Step(358): len = 3521, overlap = 3.75
PHY-3002 : Step(359): len = 3482.7, overlap = 5.25
PHY-3002 : Step(360): len = 3400.3, overlap = 6.25
PHY-3002 : Step(361): len = 3337.7, overlap = 7.25
PHY-3002 : Step(362): len = 3330.7, overlap = 7.75
PHY-3002 : Step(363): len = 3301, overlap = 9
PHY-3002 : Step(364): len = 3284.8, overlap = 8.5
PHY-3002 : Step(365): len = 3298.7, overlap = 7.25
PHY-3002 : Step(366): len = 3306.1, overlap = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11605e-05
PHY-3002 : Step(367): len = 3294.8, overlap = 15.5
PHY-3002 : Step(368): len = 3367, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23211e-05
PHY-3002 : Step(369): len = 3473.5, overlap = 14.25
PHY-3002 : Step(370): len = 3657, overlap = 14
PHY-3002 : Step(371): len = 4044.9, overlap = 11.75
PHY-3002 : Step(372): len = 4191.5, overlap = 8.75
PHY-3002 : Step(373): len = 4127.3, overlap = 7.5
PHY-3002 : Step(374): len = 4133.1, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.46421e-05
PHY-3002 : Step(375): len = 4184, overlap = 7
PHY-3002 : Step(376): len = 4251.4, overlap = 6.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.92842e-05
PHY-3002 : Step(377): len = 4491.2, overlap = 6.5
PHY-3002 : Step(378): len = 4669.5, overlap = 5.5
PHY-3002 : Step(379): len = 4559.6, overlap = 4.75
PHY-3002 : Step(380): len = 4595.9, overlap = 4.5
PHY-3002 : Step(381): len = 4625.8, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032682s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (191.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.992224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00228561
PHY-3002 : Step(382): len = 6563.3, overlap = 2
PHY-3002 : Step(383): len = 5806.9, overlap = 4
PHY-3002 : Step(384): len = 5400.1, overlap = 3.25
PHY-3002 : Step(385): len = 5159.7, overlap = 3.25
PHY-3002 : Step(386): len = 5020.5, overlap = 4.25
PHY-3002 : Step(387): len = 4953.3, overlap = 5
PHY-3002 : Step(388): len = 4924, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00324381
PHY-3002 : Step(389): len = 4929.5, overlap = 5.25
PHY-3002 : Step(390): len = 4925.7, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00648762
PHY-3002 : Step(391): len = 4915.1, overlap = 5.25
PHY-3002 : Step(392): len = 4915.1, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007501s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (208.3%)

PHY-3001 : Legalized: Len = 6200.4, Over = 0
PHY-3001 : Final: Len = 6200.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10288, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019604s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (159.4%)

RUN-1003 : finish command "place" in  1.366517s wall, 1.875000s user + 0.656250s system = 2.531250s CPU (185.2%)

RUN-1004 : used memory is 358 MB, reserved memory is 322 MB, peak memory is 646 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 96 to 72
PHY-1001 : Pin misalignment score is improved from 72 to 72
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 139 instances
RUN-1001 : 64 mslices, 63 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 283 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 10288, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 10304, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021611s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.3%)

PHY-1001 : End global routing;  0.103186s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (121.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.015731s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 29464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.191855s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (179.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007113s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 29424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 29424
PHY-1001 : End DR Iter 2; 0.009319s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.491479s wall, 1.437500s user + 0.265625s system = 1.703125s CPU (114.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.705334s wall, 1.687500s user + 0.265625s system = 1.953125s CPU (114.5%)

RUN-1004 : used memory is 427 MB, reserved memory is 391 MB, peak memory is 646 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  162   out of  19600    0.83%
#reg                  163   out of  19600    0.83%
#le                   249
  #lut only            86   out of    249   34.54%
  #reg only            87   out of    249   34.94%
  #lut&reg             76   out of    249   30.52%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 139
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 283, pip num: 2262
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 373 valid insts, and 5809 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.679784s wall, 3.968750s user + 0.078125s system = 4.046875s CPU (240.9%)

RUN-1004 : used memory is 428 MB, reserved memory is 390 MB, peak memory is 646 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.709591s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (100.5%)

RUN-1004 : used memory is 498 MB, reserved memory is 463 MB, peak memory is 646 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.612968s wall, 0.281250s user + 0.187500s system = 0.468750s CPU (7.1%)

RUN-1004 : used memory is 527 MB, reserved memory is 494 MB, peak memory is 646 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.881778s wall, 2.093750s user + 0.250000s system = 2.343750s CPU (26.4%)

RUN-1004 : used memory is 384 MB, reserved memory is 344 MB, peak memory is 646 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u16
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3527/2 useful/useless nets, 3174/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5020 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1264/629 useful/useless nets, 911/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1729 better
SYN-1014 : Optimize round 3
SYN-1032 : 648/605 useful/useless nets, 463/437 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1002 :     rgb_tx/reg0_b1
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1049 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 659/0 useful/useless nets, 475/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 793/0 useful/useless nets, 609/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 763/0 useful/useless nets, 579/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1019/0 useful/useless nets, 835/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 98 (3.49), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 242 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 861/0 useful/useless nets, 677/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 32 SEQ (778 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 234 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 332/440 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  290   out of  19600    1.48%
#reg                  323   out of  19600    1.65%
#le                   524
  #lut only           201   out of    524   38.36%
  #reg only           234   out of    524   44.66%
  #lut&reg             89   out of    524   16.98%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |524   |290   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 657 nets
RUN-1001 : 419 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2092, tnet num: 655, tinst num: 273, tnode num: 2787, tedge num: 3856.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 655 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076013s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 193415
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(393): len = 153243, overlap = 0
PHY-3002 : Step(394): len = 135620, overlap = 0
PHY-3002 : Step(395): len = 125017, overlap = 0
PHY-3002 : Step(396): len = 117257, overlap = 0
PHY-3002 : Step(397): len = 109952, overlap = 0
PHY-3002 : Step(398): len = 105273, overlap = 0
PHY-3002 : Step(399): len = 99449, overlap = 0
PHY-3002 : Step(400): len = 95292.7, overlap = 0
PHY-3002 : Step(401): len = 89864.1, overlap = 0
PHY-3002 : Step(402): len = 85907.6, overlap = 0
PHY-3002 : Step(403): len = 81369.3, overlap = 0
PHY-3002 : Step(404): len = 77812.6, overlap = 0
PHY-3002 : Step(405): len = 73801.5, overlap = 0
PHY-3002 : Step(406): len = 70356, overlap = 0
PHY-3002 : Step(407): len = 66797.6, overlap = 0
PHY-3002 : Step(408): len = 63632.6, overlap = 0
PHY-3002 : Step(409): len = 60208.3, overlap = 0
PHY-3002 : Step(410): len = 57083, overlap = 0
PHY-3002 : Step(411): len = 54065.5, overlap = 0
PHY-3002 : Step(412): len = 51299.2, overlap = 0
PHY-3002 : Step(413): len = 48427.3, overlap = 0
PHY-3002 : Step(414): len = 46058.7, overlap = 0
PHY-3002 : Step(415): len = 43165.5, overlap = 0
PHY-3002 : Step(416): len = 40966.1, overlap = 0
PHY-3002 : Step(417): len = 38692.4, overlap = 0
PHY-3002 : Step(418): len = 36278.6, overlap = 0
PHY-3002 : Step(419): len = 34305.3, overlap = 0
PHY-3002 : Step(420): len = 32110.1, overlap = 0
PHY-3002 : Step(421): len = 30126.9, overlap = 0
PHY-3002 : Step(422): len = 27810.9, overlap = 0.25
PHY-3002 : Step(423): len = 26128.3, overlap = 0.5
PHY-3002 : Step(424): len = 24135.1, overlap = 1
PHY-3002 : Step(425): len = 22468.9, overlap = 1.75
PHY-3002 : Step(426): len = 20142.4, overlap = 1.5
PHY-3002 : Step(427): len = 19191.9, overlap = 1.25
PHY-3002 : Step(428): len = 18108.7, overlap = 1.25
PHY-3002 : Step(429): len = 15907.4, overlap = 0
PHY-3002 : Step(430): len = 15271.1, overlap = 0
PHY-3002 : Step(431): len = 14209.6, overlap = 0
PHY-3002 : Step(432): len = 12888.5, overlap = 0
PHY-3002 : Step(433): len = 12422.9, overlap = 0
PHY-3002 : Step(434): len = 11403.7, overlap = 0
PHY-3002 : Step(435): len = 10784.2, overlap = 0
PHY-3002 : Step(436): len = 10477.1, overlap = 0
PHY-3002 : Step(437): len = 9273.3, overlap = 0.25
PHY-3002 : Step(438): len = 9009.7, overlap = 0.75
PHY-3002 : Step(439): len = 8746.9, overlap = 1.25
PHY-3002 : Step(440): len = 8379.6, overlap = 2.75
PHY-3002 : Step(441): len = 7931.5, overlap = 3.25
PHY-3002 : Step(442): len = 7572.5, overlap = 3.75
PHY-3002 : Step(443): len = 7431, overlap = 3.75
PHY-3002 : Step(444): len = 7329.4, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004801s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (325.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.08509e-06
PHY-3002 : Step(445): len = 7212.6, overlap = 12.25
PHY-3002 : Step(446): len = 7154.2, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.17018e-06
PHY-3002 : Step(447): len = 7044.6, overlap = 12.5
PHY-3002 : Step(448): len = 7076, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23404e-05
PHY-3002 : Step(449): len = 7035.9, overlap = 12.75
PHY-3002 : Step(450): len = 7077.9, overlap = 12.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.61579e-06
PHY-3002 : Step(451): len = 7051.8, overlap = 19.75
PHY-3002 : Step(452): len = 7080.9, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.2572e-05
PHY-3002 : Step(453): len = 7116.9, overlap = 19.5
PHY-3002 : Step(454): len = 7239.9, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89805e-05
PHY-3002 : Step(455): len = 7182.3, overlap = 19
PHY-3002 : Step(456): len = 8038, overlap = 17.5
PHY-3002 : Step(457): len = 8526.7, overlap = 15.75
PHY-3002 : Step(458): len = 8483.5, overlap = 15.5
PHY-3002 : Step(459): len = 8537.3, overlap = 15.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.79609e-05
PHY-3002 : Step(460): len = 8736.9, overlap = 15
PHY-3002 : Step(461): len = 9566.3, overlap = 13
PHY-3002 : Step(462): len = 9996.9, overlap = 11.75
PHY-3002 : Step(463): len = 10089.5, overlap = 12
PHY-3002 : Step(464): len = 10319.3, overlap = 10.5
PHY-3002 : Step(465): len = 10490.6, overlap = 10.25
PHY-3002 : Step(466): len = 10402.7, overlap = 10.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.59219e-05
PHY-3002 : Step(467): len = 10819.8, overlap = 8.25
PHY-3002 : Step(468): len = 11114.3, overlap = 7.25
PHY-3002 : Step(469): len = 11443.3, overlap = 6.75
PHY-3002 : Step(470): len = 11618.9, overlap = 7
PHY-3002 : Step(471): len = 12125.9, overlap = 6
PHY-3002 : Step(472): len = 12308.2, overlap = 6
PHY-3002 : Step(473): len = 12062.5, overlap = 6
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000151844
PHY-3002 : Step(474): len = 12272.6, overlap = 6.25
PHY-3002 : Step(475): len = 12420.8, overlap = 6.25
PHY-3002 : Step(476): len = 12511.4, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036341s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (86.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00179969
PHY-3002 : Step(477): len = 15606.2, overlap = 1.5
PHY-3002 : Step(478): len = 15458.1, overlap = 1.75
PHY-3002 : Step(479): len = 14857.2, overlap = 2.75
PHY-3002 : Step(480): len = 14477.8, overlap = 5.25
PHY-3002 : Step(481): len = 14074.6, overlap = 5.5
PHY-3002 : Step(482): len = 13826.1, overlap = 6.25
PHY-3002 : Step(483): len = 13746.5, overlap = 6
PHY-3002 : Step(484): len = 13598.6, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00359938
PHY-3002 : Step(485): len = 13619.9, overlap = 6.75
PHY-3002 : Step(486): len = 13583, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00719876
PHY-3002 : Step(487): len = 13605.8, overlap = 6.75
PHY-3002 : Step(488): len = 13603, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008107s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15173.2, Over = 0
PHY-3001 : Final: Len = 15173.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23504, over cnt = 25(0%), over = 34, worst = 2
PHY-1002 : len = 23928, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 23992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021472s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (145.5%)

RUN-1003 : finish command "place" in  2.042881s wall, 3.078125s user + 0.875000s system = 3.953125s CPU (193.5%)

RUN-1004 : used memory is 402 MB, reserved memory is 364 MB, peak memory is 646 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 121 to 93
PHY-1001 : Pin misalignment score is improved from 93 to 91
PHY-1001 : Pin misalignment score is improved from 91 to 91
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 657 nets
RUN-1001 : 419 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23504, over cnt = 25(0%), over = 34, worst = 2
PHY-1002 : len = 23928, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 23992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025912s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (180.9%)

PHY-1001 : End global routing;  0.116010s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (134.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.022075s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53960, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End Routed; 0.325488s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (120.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 53976, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.012252s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (127.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 54008, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54008
PHY-1001 : End DR Iter 2; 0.009795s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.788795s wall, 1.718750s user + 0.203125s system = 1.921875s CPU (107.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.038453s wall, 2.000000s user + 0.234375s system = 2.234375s CPU (109.6%)

RUN-1004 : used memory is 473 MB, reserved memory is 438 MB, peak memory is 680 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  290   out of  19600    1.48%
#reg                  323   out of  19600    1.65%
#le                   524
  #lut only           201   out of    524   38.36%
  #reg only           234   out of    524   44.66%
  #lut&reg             89   out of    524   16.98%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 657, pip num: 4516
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 515 valid insts, and 12155 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.359445s wall, 5.531250s user + 0.078125s system = 5.609375s CPU (237.7%)

RUN-1004 : used memory is 472 MB, reserved memory is 436 MB, peak memory is 680 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.092982s wall, 2.046875s user + 0.093750s system = 2.140625s CPU (102.3%)

RUN-1004 : used memory is 520 MB, reserved memory is 489 MB, peak memory is 680 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.585257s wall, 0.250000s user + 0.078125s system = 0.328125s CPU (5.0%)

RUN-1004 : used memory is 549 MB, reserved memory is 520 MB, peak memory is 680 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.232322s wall, 2.468750s user + 0.234375s system = 2.703125s CPU (29.3%)

RUN-1004 : used memory is 410 MB, reserved memory is 370 MB, peak memory is 680 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: net 'bps_start2' does not have a driver in source/rtl/uart_top.v(39)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-8105 ERROR: Multi-driven net: model "uart_top" / net "bps_start3" in source/rtl/uart_top.v(39)
SYN-8106 ERROR: the net's in pin: pin "bps_start" in source/rtl/uart_top.v(124)
SYN-8106 ERROR: the net's in pin: pin "bps_start" in source/rtl/uart_top.v(88)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u16
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3527/2 useful/useless nets, 3174/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5020 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1264/629 useful/useless nets, 911/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1729 better
SYN-1014 : Optimize round 3
SYN-1032 : 648/605 useful/useless nets, 463/437 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1002 :     rgb_tx/reg0_b1
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1049 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 659/0 useful/useless nets, 475/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 793/0 useful/useless nets, 609/0 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 763/0 useful/useless nets, 579/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1019/0 useful/useless nets, 835/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 98 (3.49), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 242 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 861/0 useful/useless nets, 677/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 32 SEQ (778 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 234 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 332/440 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  290   out of  19600    1.48%
#reg                  323   out of  19600    1.65%
#le                   524
  #lut only           201   out of    524   38.36%
  #reg only           234   out of    524   44.66%
  #lut&reg             89   out of    524   16.98%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |524   |290   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 657 nets
RUN-1001 : 419 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2092, tnet num: 655, tinst num: 273, tnode num: 2787, tedge num: 3856.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 655 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 695 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078774s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (138.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 193415
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(489): len = 153243, overlap = 0
PHY-3002 : Step(490): len = 135620, overlap = 0
PHY-3002 : Step(491): len = 125017, overlap = 0
PHY-3002 : Step(492): len = 117257, overlap = 0
PHY-3002 : Step(493): len = 109952, overlap = 0
PHY-3002 : Step(494): len = 105273, overlap = 0
PHY-3002 : Step(495): len = 99449, overlap = 0
PHY-3002 : Step(496): len = 95292.7, overlap = 0
PHY-3002 : Step(497): len = 89864.1, overlap = 0
PHY-3002 : Step(498): len = 85907.6, overlap = 0
PHY-3002 : Step(499): len = 81369.3, overlap = 0
PHY-3002 : Step(500): len = 77812.6, overlap = 0
PHY-3002 : Step(501): len = 73801.5, overlap = 0
PHY-3002 : Step(502): len = 70356, overlap = 0
PHY-3002 : Step(503): len = 66797.6, overlap = 0
PHY-3002 : Step(504): len = 63632.6, overlap = 0
PHY-3002 : Step(505): len = 60208.3, overlap = 0
PHY-3002 : Step(506): len = 57083, overlap = 0
PHY-3002 : Step(507): len = 54065.5, overlap = 0
PHY-3002 : Step(508): len = 51299.2, overlap = 0
PHY-3002 : Step(509): len = 48427.3, overlap = 0
PHY-3002 : Step(510): len = 46058.7, overlap = 0
PHY-3002 : Step(511): len = 43165.5, overlap = 0
PHY-3002 : Step(512): len = 40966.1, overlap = 0
PHY-3002 : Step(513): len = 38692.4, overlap = 0
PHY-3002 : Step(514): len = 36278.6, overlap = 0
PHY-3002 : Step(515): len = 34305.3, overlap = 0
PHY-3002 : Step(516): len = 32110.1, overlap = 0
PHY-3002 : Step(517): len = 30126.9, overlap = 0
PHY-3002 : Step(518): len = 27810.9, overlap = 0.25
PHY-3002 : Step(519): len = 26128.3, overlap = 0.5
PHY-3002 : Step(520): len = 24135.1, overlap = 1
PHY-3002 : Step(521): len = 22468.9, overlap = 1.75
PHY-3002 : Step(522): len = 20142.4, overlap = 1.5
PHY-3002 : Step(523): len = 19191.9, overlap = 1.25
PHY-3002 : Step(524): len = 18108.7, overlap = 1.25
PHY-3002 : Step(525): len = 15907.4, overlap = 0
PHY-3002 : Step(526): len = 15271.1, overlap = 0
PHY-3002 : Step(527): len = 14209.6, overlap = 0
PHY-3002 : Step(528): len = 12888.5, overlap = 0
PHY-3002 : Step(529): len = 12422.9, overlap = 0
PHY-3002 : Step(530): len = 11403.7, overlap = 0
PHY-3002 : Step(531): len = 10784.2, overlap = 0
PHY-3002 : Step(532): len = 10477.1, overlap = 0
PHY-3002 : Step(533): len = 9273.3, overlap = 0.25
PHY-3002 : Step(534): len = 9009.7, overlap = 0.75
PHY-3002 : Step(535): len = 8746.9, overlap = 1.25
PHY-3002 : Step(536): len = 8379.6, overlap = 2.75
PHY-3002 : Step(537): len = 7931.5, overlap = 3.25
PHY-3002 : Step(538): len = 7572.5, overlap = 3.75
PHY-3002 : Step(539): len = 7431, overlap = 3.75
PHY-3002 : Step(540): len = 7329.4, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004976s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (314.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.08509e-06
PHY-3002 : Step(541): len = 7212.6, overlap = 12.25
PHY-3002 : Step(542): len = 7154.2, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.17018e-06
PHY-3002 : Step(543): len = 7044.6, overlap = 12.5
PHY-3002 : Step(544): len = 7076, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23404e-05
PHY-3002 : Step(545): len = 7035.9, overlap = 12.75
PHY-3002 : Step(546): len = 7077.9, overlap = 12.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.61579e-06
PHY-3002 : Step(547): len = 7051.8, overlap = 19.75
PHY-3002 : Step(548): len = 7080.9, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.2572e-05
PHY-3002 : Step(549): len = 7116.9, overlap = 19.5
PHY-3002 : Step(550): len = 7239.9, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89805e-05
PHY-3002 : Step(551): len = 7182.3, overlap = 19
PHY-3002 : Step(552): len = 8038, overlap = 17.5
PHY-3002 : Step(553): len = 8526.7, overlap = 15.75
PHY-3002 : Step(554): len = 8483.5, overlap = 15.5
PHY-3002 : Step(555): len = 8537.3, overlap = 15.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.79609e-05
PHY-3002 : Step(556): len = 8736.9, overlap = 15
PHY-3002 : Step(557): len = 9566.3, overlap = 13
PHY-3002 : Step(558): len = 9996.9, overlap = 11.75
PHY-3002 : Step(559): len = 10089.5, overlap = 12
PHY-3002 : Step(560): len = 10319.3, overlap = 10.5
PHY-3002 : Step(561): len = 10490.6, overlap = 10.25
PHY-3002 : Step(562): len = 10402.7, overlap = 10.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.59219e-05
PHY-3002 : Step(563): len = 10819.8, overlap = 8.25
PHY-3002 : Step(564): len = 11114.3, overlap = 7.25
PHY-3002 : Step(565): len = 11443.3, overlap = 6.75
PHY-3002 : Step(566): len = 11618.9, overlap = 7
PHY-3002 : Step(567): len = 12125.9, overlap = 6
PHY-3002 : Step(568): len = 12308.2, overlap = 6
PHY-3002 : Step(569): len = 12062.5, overlap = 6
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000151844
PHY-3002 : Step(570): len = 12272.6, overlap = 6.25
PHY-3002 : Step(571): len = 12420.8, overlap = 6.25
PHY-3002 : Step(572): len = 12511.4, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043631s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (143.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00179969
PHY-3002 : Step(573): len = 15606.2, overlap = 1.5
PHY-3002 : Step(574): len = 15458.1, overlap = 1.75
PHY-3002 : Step(575): len = 14857.2, overlap = 2.75
PHY-3002 : Step(576): len = 14477.8, overlap = 5.25
PHY-3002 : Step(577): len = 14074.6, overlap = 5.5
PHY-3002 : Step(578): len = 13826.1, overlap = 6.25
PHY-3002 : Step(579): len = 13746.5, overlap = 6
PHY-3002 : Step(580): len = 13598.6, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00359938
PHY-3002 : Step(581): len = 13619.9, overlap = 6.75
PHY-3002 : Step(582): len = 13583, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00719876
PHY-3002 : Step(583): len = 13605.8, overlap = 6.75
PHY-3002 : Step(584): len = 13603, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008623s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15173.2, Over = 0
PHY-3001 : Final: Len = 15173.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23504, over cnt = 25(0%), over = 34, worst = 2
PHY-1002 : len = 23928, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 23992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022062s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (212.5%)

RUN-1003 : finish command "place" in  2.378532s wall, 3.484375s user + 1.296875s system = 4.781250s CPU (201.0%)

RUN-1004 : used memory is 418 MB, reserved memory is 381 MB, peak memory is 680 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 121 to 93
PHY-1001 : Pin misalignment score is improved from 93 to 91
PHY-1001 : Pin misalignment score is improved from 91 to 91
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 657 nets
RUN-1001 : 419 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 7 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 23504, over cnt = 25(0%), over = 34, worst = 2
PHY-1002 : len = 23928, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 23992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025303s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.8%)

PHY-1001 : End global routing;  0.132820s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (152.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.026622s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53960, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End Routed; 0.341715s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (146.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 53976, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.013739s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 54008, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54008
PHY-1001 : End DR Iter 2; 0.013204s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (118.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.860047s wall, 1.843750s user + 0.296875s system = 2.140625s CPU (115.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.136514s wall, 2.156250s user + 0.328125s system = 2.484375s CPU (116.3%)

RUN-1004 : used memory is 484 MB, reserved memory is 447 MB, peak memory is 694 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  290   out of  19600    1.48%
#reg                  323   out of  19600    1.65%
#le                   524
  #lut only           201   out of    524   38.36%
  #reg only           234   out of    524   44.66%
  #lut&reg             89   out of    524   16.98%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 657, pip num: 4516
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 515 valid insts, and 12155 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.192427s wall, 5.484375s user + 0.046875s system = 5.531250s CPU (252.3%)

RUN-1004 : used memory is 484 MB, reserved memory is 447 MB, peak memory is 694 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u16
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3527/2 useful/useless nets, 3174/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5020 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1264/629 useful/useless nets, 911/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1729 better
SYN-1014 : Optimize round 3
SYN-1032 : 648/605 useful/useless nets, 463/437 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1002 :     rgb_tx/reg0_b1
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1049 better
SYN-1014 : Optimize round 4
SYN-1032 : 645/0 useful/useless nets, 460/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |34     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 659/0 useful/useless nets, 475/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 792/0 useful/useless nets, 608/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 758/0 useful/useless nets, 574/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 1014/0 useful/useless nets, 830/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 97 (3.48), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 861/0 useful/useless nets, 677/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 32 SEQ (778 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 234 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 332/440 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  290   out of  19600    1.48%
#reg                  323   out of  19600    1.65%
#le                   524
  #lut only           201   out of    524   38.36%
  #reg only           234   out of    524   44.66%
  #lut&reg             89   out of    524   16.98%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |524   |290   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 657 nets
RUN-1001 : 419 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 273 instances, 263 slices, 16 macros(96 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2092, tnet num: 655, tinst num: 273, tnode num: 2788, tedge num: 3856.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 655 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 696 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065477s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (119.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 190267
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(585): len = 149078, overlap = 0
PHY-3002 : Step(586): len = 131386, overlap = 0
PHY-3002 : Step(587): len = 121087, overlap = 0
PHY-3002 : Step(588): len = 114460, overlap = 0
PHY-3002 : Step(589): len = 108646, overlap = 0
PHY-3002 : Step(590): len = 104071, overlap = 0
PHY-3002 : Step(591): len = 98433.9, overlap = 0
PHY-3002 : Step(592): len = 94522.5, overlap = 0
PHY-3002 : Step(593): len = 89492, overlap = 0
PHY-3002 : Step(594): len = 85636.1, overlap = 0
PHY-3002 : Step(595): len = 80955.9, overlap = 0
PHY-3002 : Step(596): len = 77379.2, overlap = 0
PHY-3002 : Step(597): len = 73437.5, overlap = 0
PHY-3002 : Step(598): len = 70061.8, overlap = 0
PHY-3002 : Step(599): len = 66659.5, overlap = 0
PHY-3002 : Step(600): len = 63670.9, overlap = 0
PHY-3002 : Step(601): len = 60561.4, overlap = 0
PHY-3002 : Step(602): len = 57890.6, overlap = 0
PHY-3002 : Step(603): len = 55169.1, overlap = 0
PHY-3002 : Step(604): len = 53020.9, overlap = 0
PHY-3002 : Step(605): len = 50524.2, overlap = 0
PHY-3002 : Step(606): len = 48357.9, overlap = 0
PHY-3002 : Step(607): len = 45986.7, overlap = 0
PHY-3002 : Step(608): len = 43738.2, overlap = 0
PHY-3002 : Step(609): len = 40994.9, overlap = 0
PHY-3002 : Step(610): len = 39239, overlap = 0
PHY-3002 : Step(611): len = 37080.4, overlap = 0
PHY-3002 : Step(612): len = 34621.4, overlap = 0
PHY-3002 : Step(613): len = 32885, overlap = 0
PHY-3002 : Step(614): len = 30668.4, overlap = 0
PHY-3002 : Step(615): len = 28229.5, overlap = 0
PHY-3002 : Step(616): len = 26234.8, overlap = 0
PHY-3002 : Step(617): len = 24094.3, overlap = 0
PHY-3002 : Step(618): len = 22415.9, overlap = 0
PHY-3002 : Step(619): len = 20761.9, overlap = 0
PHY-3002 : Step(620): len = 19098.7, overlap = 0
PHY-3002 : Step(621): len = 17900.1, overlap = 0
PHY-3002 : Step(622): len = 16728.9, overlap = 0
PHY-3002 : Step(623): len = 15753.2, overlap = 0.5
PHY-3002 : Step(624): len = 14421.3, overlap = 1.25
PHY-3002 : Step(625): len = 13620.4, overlap = 1.5
PHY-3002 : Step(626): len = 12767.8, overlap = 1.75
PHY-3002 : Step(627): len = 11861.9, overlap = 2
PHY-3002 : Step(628): len = 11073.3, overlap = 2.25
PHY-3002 : Step(629): len = 10309.4, overlap = 3.5
PHY-3002 : Step(630): len = 10046.7, overlap = 3.25
PHY-3002 : Step(631): len = 9267.8, overlap = 4.5
PHY-3002 : Step(632): len = 8912.3, overlap = 4.25
PHY-3002 : Step(633): len = 8912.3, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0017692
PHY-3002 : Step(634): len = 8798.2, overlap = 4
PHY-3002 : Step(635): len = 8646.2, overlap = 3.75
PHY-3002 : Step(636): len = 8391.3, overlap = 3
PHY-3002 : Step(637): len = 7991, overlap = 2.75
PHY-3002 : Step(638): len = 7772.8, overlap = 2.75
PHY-3002 : Step(639): len = 7651.4, overlap = 2.75
PHY-3002 : Step(640): len = 7558.8, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005876s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (265.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.25143e-06
PHY-3002 : Step(641): len = 7447.2, overlap = 9.25
PHY-3002 : Step(642): len = 7332.9, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.50285e-06
PHY-3002 : Step(643): len = 7234.1, overlap = 9.25
PHY-3002 : Step(644): len = 7234.1, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.30057e-05
PHY-3002 : Step(645): len = 7236.7, overlap = 9.25
PHY-3002 : Step(646): len = 7272.9, overlap = 9.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.35274e-06
PHY-3002 : Step(647): len = 7182.6, overlap = 16.75
PHY-3002 : Step(648): len = 7242.1, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.34263e-05
PHY-3002 : Step(649): len = 7271.2, overlap = 16.5
PHY-3002 : Step(650): len = 7776, overlap = 16.75
PHY-3002 : Step(651): len = 8352, overlap = 16.75
PHY-3002 : Step(652): len = 8389.3, overlap = 16.75
PHY-3002 : Step(653): len = 8545.5, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.68527e-05
PHY-3002 : Step(654): len = 8592.3, overlap = 15
PHY-3002 : Step(655): len = 8716.5, overlap = 14.75
PHY-3002 : Step(656): len = 9176.8, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031610s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.983898
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000226858
PHY-3002 : Step(657): len = 15412.5, overlap = 4.75
PHY-3002 : Step(658): len = 15108, overlap = 5
PHY-3002 : Step(659): len = 14726.2, overlap = 5
PHY-3002 : Step(660): len = 14332.1, overlap = 7.25
PHY-3002 : Step(661): len = 14154.2, overlap = 8.5
PHY-3002 : Step(662): len = 14130.7, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000439308
PHY-3002 : Step(663): len = 14598.8, overlap = 6.5
PHY-3002 : Step(664): len = 14688.9, overlap = 5.5
PHY-3002 : Step(665): len = 14675.2, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000878616
PHY-3002 : Step(666): len = 14924.8, overlap = 5.25
PHY-3002 : Step(667): len = 14988.1, overlap = 6
PHY-3002 : Step(668): len = 14997.8, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007670s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (203.7%)

PHY-3001 : Legalized: Len = 16133.2, Over = 0
PHY-3001 : Final: Len = 16133.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22936, over cnt = 26(0%), over = 37, worst = 3
PHY-1002 : len = 23584, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023048s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (135.6%)

RUN-1003 : finish command "place" in  1.752209s wall, 2.531250s user + 1.000000s system = 3.531250s CPU (201.5%)

RUN-1004 : used memory is 482 MB, reserved memory is 445 MB, peak memory is 694 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 113 to 92
PHY-1001 : Pin misalignment score is improved from 92 to 92
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 132 mslices, 131 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 657 nets
RUN-1001 : 419 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22936, over cnt = 26(0%), over = 37, worst = 3
PHY-1002 : len = 23584, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026373s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.5%)

PHY-1001 : End global routing;  0.114541s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (109.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.024400s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (256.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 51720, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End Routed; 0.347224s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (148.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51728, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.013661s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 51824, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.013852s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (225.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 51856, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 51856
PHY-1001 : End DR Iter 3; 0.011654s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (268.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.772130s wall, 2.015625s user + 0.218750s system = 2.234375s CPU (126.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.015382s wall, 2.265625s user + 0.250000s system = 2.515625s CPU (124.8%)

RUN-1004 : used memory is 441 MB, reserved memory is 407 MB, peak memory is 705 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  290   out of  19600    1.48%
#reg                  323   out of  19600    1.65%
#le                   524
  #lut only           201   out of    524   38.36%
  #reg only           234   out of    524   44.66%
  #lut&reg             89   out of    524   16.98%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 657, pip num: 4524
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 485 valid insts, and 12178 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.093561s wall, 6.000000s user + 0.046875s system = 6.046875s CPU (288.8%)

RUN-1004 : used memory is 452 MB, reserved memory is 419 MB, peak memory is 705 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.963378s wall, 1.906250s user + 0.140625s system = 2.046875s CPU (104.3%)

RUN-1004 : used memory is 541 MB, reserved memory is 513 MB, peak memory is 705 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.585910s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 570 MB, reserved memory is 544 MB, peak memory is 705 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.092373s wall, 2.343750s user + 0.203125s system = 2.546875s CPU (28.0%)

RUN-1004 : used memory is 509 MB, reserved memory is 482 MB, peak memory is 705 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3511/2 useful/useless nets, 3173/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5020 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1248/629 useful/useless nets, 910/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1729 better
SYN-1014 : Optimize round 3
SYN-1032 : 632/605 useful/useless nets, 462/437 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1002 :     rgb_tx/reg0_b1
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 1049 better
SYN-1014 : Optimize round 4
SYN-1032 : 629/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             15
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |33     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 643/0 useful/useless nets, 474/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 776/0 useful/useless nets, 607/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 742/0 useful/useless nets, 573/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-1032 : 981/0 useful/useless nets, 812/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 97 (3.32), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 829/0 useful/useless nets, 660/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 31 SEQ (756 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 235 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 333/436 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  280   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   515
  #lut only           192   out of    515   37.28%
  #reg only           235   out of    515   45.63%
  #lut&reg             88   out of    515   17.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |515   |280   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 271 instances
RUN-1001 : 130 mslices, 129 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 269 instances, 259 slices, 15 macros(91 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2036, tnet num: 635, tinst num: 269, tnode num: 2732, tedge num: 3740.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 696 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078757s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (119.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 169869
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(669): len = 147036, overlap = 0
PHY-3002 : Step(670): len = 136242, overlap = 0
PHY-3002 : Step(671): len = 127504, overlap = 0
PHY-3002 : Step(672): len = 121301, overlap = 0
PHY-3002 : Step(673): len = 116070, overlap = 0
PHY-3002 : Step(674): len = 111149, overlap = 0
PHY-3002 : Step(675): len = 106247, overlap = 0
PHY-3002 : Step(676): len = 101721, overlap = 0
PHY-3002 : Step(677): len = 97127.6, overlap = 0
PHY-3002 : Step(678): len = 93085, overlap = 0
PHY-3002 : Step(679): len = 88654.6, overlap = 0
PHY-3002 : Step(680): len = 84715.1, overlap = 0
PHY-3002 : Step(681): len = 80654, overlap = 0
PHY-3002 : Step(682): len = 77215.1, overlap = 0
PHY-3002 : Step(683): len = 73437.1, overlap = 0
PHY-3002 : Step(684): len = 70108.1, overlap = 0
PHY-3002 : Step(685): len = 66686.8, overlap = 0
PHY-3002 : Step(686): len = 63475, overlap = 0
PHY-3002 : Step(687): len = 60577.8, overlap = 0
PHY-3002 : Step(688): len = 57706.9, overlap = 0
PHY-3002 : Step(689): len = 54706.6, overlap = 0
PHY-3002 : Step(690): len = 51513.5, overlap = 0
PHY-3002 : Step(691): len = 48719.3, overlap = 0
PHY-3002 : Step(692): len = 45974, overlap = 0
PHY-3002 : Step(693): len = 43495.2, overlap = 0
PHY-3002 : Step(694): len = 41172.7, overlap = 0
PHY-3002 : Step(695): len = 38128.1, overlap = 0
PHY-3002 : Step(696): len = 36200.7, overlap = 0
PHY-3002 : Step(697): len = 34597.8, overlap = 0
PHY-3002 : Step(698): len = 32087, overlap = 0
PHY-3002 : Step(699): len = 30479.7, overlap = 0
PHY-3002 : Step(700): len = 28688.1, overlap = 0
PHY-3002 : Step(701): len = 26358.7, overlap = 0
PHY-3002 : Step(702): len = 24545.2, overlap = 0
PHY-3002 : Step(703): len = 22847, overlap = 0
PHY-3002 : Step(704): len = 21387.3, overlap = 0.5
PHY-3002 : Step(705): len = 19363.8, overlap = 1.75
PHY-3002 : Step(706): len = 18240.1, overlap = 2
PHY-3002 : Step(707): len = 17067.4, overlap = 1.5
PHY-3002 : Step(708): len = 15743.1, overlap = 0.5
PHY-3002 : Step(709): len = 14616.9, overlap = 0
PHY-3002 : Step(710): len = 13886, overlap = 0
PHY-3002 : Step(711): len = 12975, overlap = 0
PHY-3002 : Step(712): len = 11292.1, overlap = 1
PHY-3002 : Step(713): len = 10846.9, overlap = 1.5
PHY-3002 : Step(714): len = 9892.3, overlap = 2.25
PHY-3002 : Step(715): len = 9108.2, overlap = 2.75
PHY-3002 : Step(716): len = 8751, overlap = 3
PHY-3002 : Step(717): len = 8129.3, overlap = 4.25
PHY-3002 : Step(718): len = 7961.9, overlap = 4.25
PHY-3002 : Step(719): len = 7773.4, overlap = 4.25
PHY-3002 : Step(720): len = 7363.5, overlap = 4.5
PHY-3002 : Step(721): len = 7426, overlap = 4.25
PHY-3002 : Step(722): len = 7276, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006716s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.28853e-06
PHY-3002 : Step(723): len = 7052.7, overlap = 12.75
PHY-3002 : Step(724): len = 6865.3, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.57705e-06
PHY-3002 : Step(725): len = 6751.4, overlap = 13.75
PHY-3002 : Step(726): len = 6777.6, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.31541e-05
PHY-3002 : Step(727): len = 6709.4, overlap = 13.75
PHY-3002 : Step(728): len = 6732.2, overlap = 13.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.03025e-06
PHY-3002 : Step(729): len = 6713.2, overlap = 21
PHY-3002 : Step(730): len = 6779.6, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.20605e-05
PHY-3002 : Step(731): len = 6806.1, overlap = 21
PHY-3002 : Step(732): len = 7181.6, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.4121e-05
PHY-3002 : Step(733): len = 7075.9, overlap = 20
PHY-3002 : Step(734): len = 8060.4, overlap = 19
PHY-3002 : Step(735): len = 8938, overlap = 15.5
PHY-3002 : Step(736): len = 8940.7, overlap = 15
PHY-3002 : Step(737): len = 9030.9, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.8242e-05
PHY-3002 : Step(738): len = 9229, overlap = 15.25
PHY-3002 : Step(739): len = 9880.5, overlap = 14.25
PHY-3002 : Step(740): len = 10327.2, overlap = 12.5
PHY-3002 : Step(741): len = 10640, overlap = 10.25
PHY-3002 : Step(742): len = 10824.4, overlap = 10.5
PHY-3002 : Step(743): len = 11057.8, overlap = 10.25
PHY-3002 : Step(744): len = 11253.9, overlap = 9.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.64839e-05
PHY-3002 : Step(745): len = 11654.7, overlap = 9.5
PHY-3002 : Step(746): len = 12330.2, overlap = 7.5
PHY-3002 : Step(747): len = 12738.7, overlap = 7
PHY-3002 : Step(748): len = 12746.5, overlap = 7.5
PHY-3002 : Step(749): len = 12559.2, overlap = 6.75
PHY-3002 : Step(750): len = 12424.3, overlap = 6.75
PHY-3002 : Step(751): len = 12465.3, overlap = 6.75
PHY-3002 : Step(752): len = 12388, overlap = 7
PHY-3002 : Step(753): len = 12398, overlap = 7
PHY-3002 : Step(754): len = 12399.9, overlap = 6.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000192968
PHY-3002 : Step(755): len = 12508.9, overlap = 6.75
PHY-3002 : Step(756): len = 12731.7, overlap = 5.75
PHY-3002 : Step(757): len = 12989.9, overlap = 5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000385936
PHY-3002 : Step(758): len = 13220.3, overlap = 4.25
PHY-3002 : Step(759): len = 13361.5, overlap = 4.5
PHY-3002 : Step(760): len = 13420.1, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.062349s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (175.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00709159
PHY-3002 : Step(761): len = 15760.6, overlap = 0.75
PHY-3002 : Step(762): len = 15338.7, overlap = 1.5
PHY-3002 : Step(763): len = 14932.3, overlap = 2.75
PHY-3002 : Step(764): len = 14627.7, overlap = 3.5
PHY-3002 : Step(765): len = 14241.6, overlap = 4
PHY-3002 : Step(766): len = 13971.2, overlap = 3.75
PHY-3002 : Step(767): len = 13824, overlap = 4
PHY-3002 : Step(768): len = 13686.1, overlap = 4
PHY-3002 : Step(769): len = 13563.9, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0141832
PHY-3002 : Step(770): len = 13579, overlap = 4.25
PHY-3002 : Step(771): len = 13570.2, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0283664
PHY-3002 : Step(772): len = 13559.6, overlap = 4.75
PHY-3002 : Step(773): len = 13548.9, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14683.2, Over = 0
PHY-3001 : Final: Len = 14683.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22168, over cnt = 29(0%), over = 46, worst = 3
PHY-1002 : len = 22768, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 22944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028013s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (167.3%)

RUN-1003 : finish command "place" in  2.520242s wall, 3.812500s user + 1.078125s system = 4.890625s CPU (194.1%)

RUN-1004 : used memory is 509 MB, reserved memory is 480 MB, peak memory is 705 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 98 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 70
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 271 instances
RUN-1001 : 130 mslices, 129 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22168, over cnt = 29(0%), over = 46, worst = 3
PHY-1002 : len = 22768, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 22944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.067711s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (69.2%)

PHY-1001 : End global routing;  0.224064s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (90.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037569s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53680, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.449496s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (135.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 53688, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.023732s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 53704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 53704
PHY-1001 : End DR Iter 2; 0.015888s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.211005s wall, 2.187500s user + 0.109375s system = 2.296875s CPU (103.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.574024s wall, 2.515625s user + 0.171875s system = 2.687500s CPU (104.4%)

RUN-1004 : used memory is 528 MB, reserved memory is 496 MB, peak memory is 720 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  280   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   515
  #lut only           192   out of    515   37.28%
  #reg only           235   out of    515   45.63%
  #lut&reg             88   out of    515   17.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 271
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4411
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 562 valid insts, and 11611 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.767806s wall, 6.453125s user + 0.265625s system = 6.718750s CPU (242.7%)

RUN-1004 : used memory is 529 MB, reserved memory is 496 MB, peak memory is 720 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.041226s wall, 2.000000s user + 0.093750s system = 2.093750s CPU (102.6%)

RUN-1004 : used memory is 563 MB, reserved memory is 534 MB, peak memory is 720 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.608041s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 592 MB, reserved memory is 564 MB, peak memory is 720 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.194034s wall, 2.359375s user + 0.125000s system = 2.484375s CPU (27.0%)

RUN-1004 : used memory is 529 MB, reserved memory is 500 MB, peak memory is 720 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3509/2 useful/useless nets, 3171/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5018 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1248/627 useful/useless nets, 910/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1725 better
SYN-1014 : Optimize round 3
SYN-1032 : 1247/0 useful/useless nets, 909/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          727
  #and                 55
  #nand                 0
  #or                  10
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                649
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              34
#MACRO_MUX            112

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |78     |649    |67     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1263/0 useful/useless nets, 926/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1504/0 useful/useless nets, 1167/0 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-2501 : Optimize round 1, 270 better
SYN-2501 : Optimize round 2
SYN-1032 : 1444/0 useful/useless nets, 1107/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 1945/0 useful/useless nets, 1608/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 182 (3.25), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 431 instances into 185 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1670/0 useful/useless nets, 1333/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 645 DFF/LATCH to SEQ ...
SYN-4009 : Pack 15 carry chain into lslice
SYN-4007 : Packing 238 adder to BLE ...
SYN-4008 : Packed 238 adder and 7 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 182 LUT to BLE ...
SYN-4008 : Packed 182 LUT and 109 SEQ to BLE.
SYN-4003 : Packing 529 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (529 nodes)...
SYN-4004 : #1: Packed 64 SEQ (1574 nodes)...
SYN-4005 : Packed 64 SEQ with LUT/SLICE
SYN-4006 : 40 single LUT's are left
SYN-4006 : 465 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 647/858 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  578   out of  19600    2.95%
#reg                  645   out of  19600    3.29%
#le                  1043
  #lut only           398   out of   1043   38.16%
  #reg only           465   out of   1043   44.58%
  #lut&reg            180   out of   1043   17.26%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1043  |578   |645   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (348 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 538 instances
RUN-1001 : 262 mslices, 262 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1264 nets
RUN-1001 : 793 nets have 2 pins
RUN-1001 : 434 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 536 instances, 524 slices, 32 macros(198 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4031, tnet num: 1262, tinst num: 536, tnode num: 5407, tedge num: 7440.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 704 clock pins, and constraint 1376 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.135758s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (115.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 348333
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.967918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(774): len = 294473, overlap = 0
PHY-3002 : Step(775): len = 255350, overlap = 0
PHY-3002 : Step(776): len = 238406, overlap = 0
PHY-3002 : Step(777): len = 228329, overlap = 0
PHY-3002 : Step(778): len = 219185, overlap = 0
PHY-3002 : Step(779): len = 210773, overlap = 0
PHY-3002 : Step(780): len = 202515, overlap = 0
PHY-3002 : Step(781): len = 194188, overlap = 0
PHY-3002 : Step(782): len = 187438, overlap = 0
PHY-3002 : Step(783): len = 179700, overlap = 0
PHY-3002 : Step(784): len = 173618, overlap = 0
PHY-3002 : Step(785): len = 166238, overlap = 0
PHY-3002 : Step(786): len = 160603, overlap = 0
PHY-3002 : Step(787): len = 153812, overlap = 0
PHY-3002 : Step(788): len = 148236, overlap = 0
PHY-3002 : Step(789): len = 142285, overlap = 0
PHY-3002 : Step(790): len = 137086, overlap = 0
PHY-3002 : Step(791): len = 131272, overlap = 0
PHY-3002 : Step(792): len = 126037, overlap = 1.5
PHY-3002 : Step(793): len = 120966, overlap = 1.5
PHY-3002 : Step(794): len = 116184, overlap = 1.25
PHY-3002 : Step(795): len = 111135, overlap = 1
PHY-3002 : Step(796): len = 106422, overlap = 1.25
PHY-3002 : Step(797): len = 101511, overlap = 1.5
PHY-3002 : Step(798): len = 96941.6, overlap = 1.75
PHY-3002 : Step(799): len = 92260, overlap = 1
PHY-3002 : Step(800): len = 87750.5, overlap = 1.25
PHY-3002 : Step(801): len = 83592.1, overlap = 0.75
PHY-3002 : Step(802): len = 79647.5, overlap = 0.5
PHY-3002 : Step(803): len = 74843.9, overlap = 0
PHY-3002 : Step(804): len = 71380.5, overlap = 0
PHY-3002 : Step(805): len = 67595.6, overlap = 0
PHY-3002 : Step(806): len = 64400, overlap = 0
PHY-3002 : Step(807): len = 60787.4, overlap = 0
PHY-3002 : Step(808): len = 57789, overlap = 0
PHY-3002 : Step(809): len = 54421, overlap = 0.25
PHY-3002 : Step(810): len = 51627.9, overlap = 0
PHY-3002 : Step(811): len = 48033.7, overlap = 1
PHY-3002 : Step(812): len = 44765, overlap = 2.25
PHY-3002 : Step(813): len = 41563.3, overlap = 4
PHY-3002 : Step(814): len = 39027.4, overlap = 5.25
PHY-3002 : Step(815): len = 35891.7, overlap = 7
PHY-3002 : Step(816): len = 33139.5, overlap = 9
PHY-3002 : Step(817): len = 30614, overlap = 10.25
PHY-3002 : Step(818): len = 28308.5, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.81098e-05
PHY-3002 : Step(819): len = 27575.8, overlap = 9.75
PHY-3002 : Step(820): len = 27999.6, overlap = 4.75
PHY-3002 : Step(821): len = 27285.5, overlap = 6
PHY-3002 : Step(822): len = 26290.6, overlap = 4.25
PHY-3002 : Step(823): len = 24889.3, overlap = 3.25
PHY-3002 : Step(824): len = 23465.8, overlap = 4
PHY-3002 : Step(825): len = 22315.9, overlap = 9.75
PHY-3002 : Step(826): len = 21339.2, overlap = 11.25
PHY-3002 : Step(827): len = 20141.5, overlap = 12.25
PHY-3002 : Step(828): len = 19285.4, overlap = 12
PHY-3002 : Step(829): len = 18361.1, overlap = 13.5
PHY-3002 : Step(830): len = 17923.8, overlap = 15
PHY-3002 : Step(831): len = 17478, overlap = 14.75
PHY-3002 : Step(832): len = 16731.2, overlap = 14
PHY-3002 : Step(833): len = 16399.2, overlap = 12.75
PHY-3002 : Step(834): len = 16434, overlap = 13
PHY-3002 : Step(835): len = 16242.5, overlap = 11
PHY-3002 : Step(836): len = 15819.6, overlap = 10.25
PHY-3002 : Step(837): len = 15311.5, overlap = 10.25
PHY-3002 : Step(838): len = 14844.9, overlap = 9.75
PHY-3002 : Step(839): len = 14740.4, overlap = 9.5
PHY-3002 : Step(840): len = 14458.3, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.62196e-05
PHY-3002 : Step(841): len = 14284.8, overlap = 9.5
PHY-3002 : Step(842): len = 14178, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000192439
PHY-3002 : Step(843): len = 13999.2, overlap = 9.5
PHY-3002 : Step(844): len = 14195.1, overlap = 7.5
PHY-3002 : Step(845): len = 14150.7, overlap = 6.5
PHY-3002 : Step(846): len = 14142.2, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004557s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14242e-06
PHY-3002 : Step(847): len = 14042.8, overlap = 18.75
PHY-3002 : Step(848): len = 14052.1, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.28485e-06
PHY-3002 : Step(849): len = 13843.1, overlap = 18.5
PHY-3002 : Step(850): len = 13855.7, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56969e-06
PHY-3002 : Step(851): len = 13740.1, overlap = 19
PHY-3002 : Step(852): len = 13740.1, overlap = 19
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.03265e-06
PHY-3002 : Step(853): len = 13754.8, overlap = 41.5
PHY-3002 : Step(854): len = 13812.4, overlap = 41.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00653e-05
PHY-3002 : Step(855): len = 13781.3, overlap = 41.75
PHY-3002 : Step(856): len = 13901.7, overlap = 41.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.28186e-05
PHY-3002 : Step(857): len = 13911.3, overlap = 41.25
PHY-3002 : Step(858): len = 14513.2, overlap = 40.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.82307e-05
PHY-3002 : Step(859): len = 14244.8, overlap = 40.5
PHY-3002 : Step(860): len = 15367.5, overlap = 39.75
PHY-3002 : Step(861): len = 16434.4, overlap = 34.75
PHY-3002 : Step(862): len = 16938.1, overlap = 33.25
PHY-3002 : Step(863): len = 18455.3, overlap = 26.5
PHY-3002 : Step(864): len = 18565.8, overlap = 26
PHY-3002 : Step(865): len = 18831.9, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.64613e-05
PHY-3002 : Step(866): len = 18832, overlap = 25
PHY-3002 : Step(867): len = 21181.8, overlap = 20.75
PHY-3002 : Step(868): len = 22517, overlap = 17.25
PHY-3002 : Step(869): len = 22396.8, overlap = 17
PHY-3002 : Step(870): len = 22254, overlap = 15.5
PHY-3002 : Step(871): len = 22162.4, overlap = 16
PHY-3002 : Step(872): len = 22083.2, overlap = 18
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.29226e-05
PHY-3002 : Step(873): len = 23717.8, overlap = 15.5
PHY-3002 : Step(874): len = 24232.2, overlap = 15.5
PHY-3002 : Step(875): len = 24644.9, overlap = 15.75
PHY-3002 : Step(876): len = 25101.3, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.052002s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (240.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.967918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000386564
PHY-3002 : Step(877): len = 31109.8, overlap = 8.25
PHY-3002 : Step(878): len = 29757.6, overlap = 10.75
PHY-3002 : Step(879): len = 28823.4, overlap = 12.75
PHY-3002 : Step(880): len = 28308.6, overlap = 14
PHY-3002 : Step(881): len = 28164.4, overlap = 15
PHY-3002 : Step(882): len = 28105.6, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000773127
PHY-3002 : Step(883): len = 28528.6, overlap = 14.25
PHY-3002 : Step(884): len = 28631.5, overlap = 14
PHY-3002 : Step(885): len = 28652.4, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00154625
PHY-3002 : Step(886): len = 28873.6, overlap = 15
PHY-3002 : Step(887): len = 28964.4, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008871s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31091.7, Over = 0
PHY-3001 : Final: Len = 31091.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 46712, over cnt = 39(0%), over = 45, worst = 2
PHY-1002 : len = 47248, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 47312, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 47328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027818s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (168.5%)

RUN-1003 : finish command "place" in  2.513418s wall, 3.890625s user + 1.265625s system = 5.156250s CPU (205.1%)

RUN-1004 : used memory is 526 MB, reserved memory is 496 MB, peak memory is 720 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 181 to 143
PHY-1001 : Pin misalignment score is improved from 143 to 143
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 538 instances
RUN-1001 : 262 mslices, 262 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1264 nets
RUN-1001 : 793 nets have 2 pins
RUN-1001 : 434 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 46712, over cnt = 39(0%), over = 45, worst = 2
PHY-1002 : len = 47248, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 47312, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 47328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031503s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (148.8%)

PHY-1001 : End global routing;  0.124967s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (125.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 23720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.148238s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (126.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 23720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 100592, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End Routed; 0.481180s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (165.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 100568, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.019404s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (161.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 100632, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 100632
PHY-1001 : End DR Iter 2; 0.014898s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (209.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.104920s wall, 2.343750s user + 0.203125s system = 2.546875s CPU (121.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.384455s wall, 2.640625s user + 0.234375s system = 2.875000s CPU (120.6%)

RUN-1004 : used memory is 545 MB, reserved memory is 514 MB, peak memory is 752 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  578   out of  19600    2.95%
#reg                  645   out of  19600    3.29%
#le                  1043
  #lut only           398   out of   1043   38.16%
  #reg only           465   out of   1043   44.58%
  #lut&reg            180   out of   1043   17.26%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 538
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1264, pip num: 8718
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 748 valid insts, and 23554 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.056325s wall, 8.281250s user + 0.125000s system = 8.406250s CPU (275.0%)

RUN-1004 : used memory is 546 MB, reserved memory is 514 MB, peak memory is 752 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.700937s wall, 1.656250s user + 0.062500s system = 1.718750s CPU (101.0%)

RUN-1004 : used memory is 592 MB, reserved memory is 565 MB, peak memory is 752 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.599507s wall, 0.156250s user + 0.203125s system = 0.359375s CPU (5.4%)

RUN-1004 : used memory is 621 MB, reserved memory is 595 MB, peak memory is 752 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.843910s wall, 1.953125s user + 0.312500s system = 2.265625s CPU (25.6%)

RUN-1004 : used memory is 559 MB, reserved memory is 532 MB, peak memory is 752 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.947923s wall, 1.859375s user + 0.078125s system = 1.937500s CPU (99.5%)

RUN-1004 : used memory is 578 MB, reserved memory is 564 MB, peak memory is 752 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.594032s wall, 0.437500s user + 0.078125s system = 0.515625s CPU (7.8%)

RUN-1004 : used memory is 607 MB, reserved memory is 594 MB, peak memory is 752 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.099243s wall, 2.500000s user + 0.187500s system = 2.687500s CPU (29.5%)

RUN-1004 : used memory is 485 MB, reserved memory is 467 MB, peak memory is 752 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3509/2 useful/useless nets, 3171/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5018 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1248/627 useful/useless nets, 910/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1725 better
SYN-1014 : Optimize round 3
SYN-1032 : 1247/0 useful/useless nets, 909/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          727
  #and                 55
  #nand                 0
  #or                  10
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                649
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              34
#MACRO_MUX            112

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |78     |649    |67     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1263/0 useful/useless nets, 926/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1504/0 useful/useless nets, 1167/0 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-2501 : Optimize round 1, 270 better
SYN-2501 : Optimize round 2
SYN-1032 : 1444/0 useful/useless nets, 1107/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 1945/0 useful/useless nets, 1608/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 182 (3.25), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 431 instances into 185 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1670/0 useful/useless nets, 1333/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 645 DFF/LATCH to SEQ ...
SYN-4009 : Pack 15 carry chain into lslice
SYN-4007 : Packing 238 adder to BLE ...
SYN-4008 : Packed 238 adder and 7 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 182 LUT to BLE ...
SYN-4008 : Packed 182 LUT and 109 SEQ to BLE.
SYN-4003 : Packing 529 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (529 nodes)...
SYN-4004 : #1: Packed 64 SEQ (1574 nodes)...
SYN-4005 : Packed 64 SEQ with LUT/SLICE
SYN-4006 : 40 single LUT's are left
SYN-4006 : 465 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 647/858 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  578   out of  19600    2.95%
#reg                  645   out of  19600    3.29%
#le                  1043
  #lut only           398   out of   1043   38.16%
  #reg only           465   out of   1043   44.58%
  #lut&reg            180   out of   1043   17.26%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1043  |578   |645   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (348 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 538 instances
RUN-1001 : 262 mslices, 262 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1264 nets
RUN-1001 : 793 nets have 2 pins
RUN-1001 : 434 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 536 instances, 524 slices, 32 macros(198 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4031, tnet num: 1262, tinst num: 536, tnode num: 5407, tedge num: 7440.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 704 clock pins, and constraint 1376 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.139990s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 348333
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.967918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(888): len = 294473, overlap = 0
PHY-3002 : Step(889): len = 255350, overlap = 0
PHY-3002 : Step(890): len = 238406, overlap = 0
PHY-3002 : Step(891): len = 228329, overlap = 0
PHY-3002 : Step(892): len = 219185, overlap = 0
PHY-3002 : Step(893): len = 210773, overlap = 0
PHY-3002 : Step(894): len = 202515, overlap = 0
PHY-3002 : Step(895): len = 194188, overlap = 0
PHY-3002 : Step(896): len = 187438, overlap = 0
PHY-3002 : Step(897): len = 179700, overlap = 0
PHY-3002 : Step(898): len = 173618, overlap = 0
PHY-3002 : Step(899): len = 166238, overlap = 0
PHY-3002 : Step(900): len = 160603, overlap = 0
PHY-3002 : Step(901): len = 153812, overlap = 0
PHY-3002 : Step(902): len = 148236, overlap = 0
PHY-3002 : Step(903): len = 142285, overlap = 0
PHY-3002 : Step(904): len = 137086, overlap = 0
PHY-3002 : Step(905): len = 131272, overlap = 0
PHY-3002 : Step(906): len = 126037, overlap = 1.5
PHY-3002 : Step(907): len = 120966, overlap = 1.5
PHY-3002 : Step(908): len = 116184, overlap = 1.25
PHY-3002 : Step(909): len = 111135, overlap = 1
PHY-3002 : Step(910): len = 106422, overlap = 1.25
PHY-3002 : Step(911): len = 101511, overlap = 1.5
PHY-3002 : Step(912): len = 96941.6, overlap = 1.75
PHY-3002 : Step(913): len = 92260, overlap = 1
PHY-3002 : Step(914): len = 87750.5, overlap = 1.25
PHY-3002 : Step(915): len = 83592.1, overlap = 0.75
PHY-3002 : Step(916): len = 79647.5, overlap = 0.5
PHY-3002 : Step(917): len = 74843.9, overlap = 0
PHY-3002 : Step(918): len = 71380.5, overlap = 0
PHY-3002 : Step(919): len = 67595.6, overlap = 0
PHY-3002 : Step(920): len = 64400, overlap = 0
PHY-3002 : Step(921): len = 60787.4, overlap = 0
PHY-3002 : Step(922): len = 57789, overlap = 0
PHY-3002 : Step(923): len = 54421, overlap = 0.25
PHY-3002 : Step(924): len = 51627.9, overlap = 0
PHY-3002 : Step(925): len = 48033.7, overlap = 1
PHY-3002 : Step(926): len = 44765, overlap = 2.25
PHY-3002 : Step(927): len = 41563.3, overlap = 4
PHY-3002 : Step(928): len = 39027.4, overlap = 5.25
PHY-3002 : Step(929): len = 35891.7, overlap = 7
PHY-3002 : Step(930): len = 33139.5, overlap = 9
PHY-3002 : Step(931): len = 30614, overlap = 10.25
PHY-3002 : Step(932): len = 28308.5, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.81098e-05
PHY-3002 : Step(933): len = 27575.8, overlap = 9.75
PHY-3002 : Step(934): len = 27999.6, overlap = 4.75
PHY-3002 : Step(935): len = 27285.5, overlap = 6
PHY-3002 : Step(936): len = 26290.6, overlap = 4.25
PHY-3002 : Step(937): len = 24889.3, overlap = 3.25
PHY-3002 : Step(938): len = 23465.8, overlap = 4
PHY-3002 : Step(939): len = 22315.9, overlap = 9.75
PHY-3002 : Step(940): len = 21339.2, overlap = 11.25
PHY-3002 : Step(941): len = 20141.5, overlap = 12.25
PHY-3002 : Step(942): len = 19285.4, overlap = 12
PHY-3002 : Step(943): len = 18361.1, overlap = 13.5
PHY-3002 : Step(944): len = 17923.8, overlap = 15
PHY-3002 : Step(945): len = 17478, overlap = 14.75
PHY-3002 : Step(946): len = 16731.2, overlap = 14
PHY-3002 : Step(947): len = 16399.2, overlap = 12.75
PHY-3002 : Step(948): len = 16434, overlap = 13
PHY-3002 : Step(949): len = 16242.5, overlap = 11
PHY-3002 : Step(950): len = 15819.6, overlap = 10.25
PHY-3002 : Step(951): len = 15311.5, overlap = 10.25
PHY-3002 : Step(952): len = 14844.9, overlap = 9.75
PHY-3002 : Step(953): len = 14740.4, overlap = 9.5
PHY-3002 : Step(954): len = 14458.3, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.62196e-05
PHY-3002 : Step(955): len = 14284.8, overlap = 9.5
PHY-3002 : Step(956): len = 14178, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000192439
PHY-3002 : Step(957): len = 13999.2, overlap = 9.5
PHY-3002 : Step(958): len = 14195.1, overlap = 7.5
PHY-3002 : Step(959): len = 14150.7, overlap = 6.5
PHY-3002 : Step(960): len = 14142.2, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004993s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (312.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14242e-06
PHY-3002 : Step(961): len = 14042.8, overlap = 18.75
PHY-3002 : Step(962): len = 14052.1, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.28485e-06
PHY-3002 : Step(963): len = 13843.1, overlap = 18.5
PHY-3002 : Step(964): len = 13855.7, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56969e-06
PHY-3002 : Step(965): len = 13740.1, overlap = 19
PHY-3002 : Step(966): len = 13740.1, overlap = 19
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.03265e-06
PHY-3002 : Step(967): len = 13754.8, overlap = 41.5
PHY-3002 : Step(968): len = 13812.4, overlap = 41.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00653e-05
PHY-3002 : Step(969): len = 13781.3, overlap = 41.75
PHY-3002 : Step(970): len = 13901.7, overlap = 41.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.28186e-05
PHY-3002 : Step(971): len = 13911.3, overlap = 41.25
PHY-3002 : Step(972): len = 14513.2, overlap = 40.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.82307e-05
PHY-3002 : Step(973): len = 14244.8, overlap = 40.5
PHY-3002 : Step(974): len = 15367.5, overlap = 39.75
PHY-3002 : Step(975): len = 16434.4, overlap = 34.75
PHY-3002 : Step(976): len = 16938.1, overlap = 33.25
PHY-3002 : Step(977): len = 18455.3, overlap = 26.5
PHY-3002 : Step(978): len = 18565.8, overlap = 26
PHY-3002 : Step(979): len = 18831.9, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.64613e-05
PHY-3002 : Step(980): len = 18832, overlap = 25
PHY-3002 : Step(981): len = 21181.8, overlap = 20.75
PHY-3002 : Step(982): len = 22517, overlap = 17.25
PHY-3002 : Step(983): len = 22396.8, overlap = 17
PHY-3002 : Step(984): len = 22254, overlap = 15.5
PHY-3002 : Step(985): len = 22162.4, overlap = 16
PHY-3002 : Step(986): len = 22083.2, overlap = 18
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.29226e-05
PHY-3002 : Step(987): len = 23717.8, overlap = 15.5
PHY-3002 : Step(988): len = 24232.2, overlap = 15.5
PHY-3002 : Step(989): len = 24644.9, overlap = 15.75
PHY-3002 : Step(990): len = 25101.3, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.054373s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (143.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.967918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000386564
PHY-3002 : Step(991): len = 31109.8, overlap = 8.25
PHY-3002 : Step(992): len = 29757.6, overlap = 10.75
PHY-3002 : Step(993): len = 28823.4, overlap = 12.75
PHY-3002 : Step(994): len = 28308.6, overlap = 14
PHY-3002 : Step(995): len = 28164.4, overlap = 15
PHY-3002 : Step(996): len = 28105.6, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000773127
PHY-3002 : Step(997): len = 28528.6, overlap = 14.25
PHY-3002 : Step(998): len = 28631.5, overlap = 14
PHY-3002 : Step(999): len = 28652.4, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00154625
PHY-3002 : Step(1000): len = 28873.6, overlap = 15
PHY-3002 : Step(1001): len = 28964.4, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008709s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (179.4%)

PHY-3001 : Legalized: Len = 31091.7, Over = 0
PHY-3001 : Final: Len = 31091.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 46712, over cnt = 39(0%), over = 45, worst = 2
PHY-1002 : len = 47248, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 47312, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 47328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029206s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (214.0%)

RUN-1003 : finish command "place" in  2.497986s wall, 3.593750s user + 1.468750s system = 5.062500s CPU (202.7%)

RUN-1004 : used memory is 494 MB, reserved memory is 480 MB, peak memory is 752 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 181 to 143
PHY-1001 : Pin misalignment score is improved from 143 to 143
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 538 instances
RUN-1001 : 262 mslices, 262 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1264 nets
RUN-1001 : 793 nets have 2 pins
RUN-1001 : 434 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 46712, over cnt = 39(0%), over = 45, worst = 2
PHY-1002 : len = 47248, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 47312, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 47328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032418s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (144.6%)

PHY-1001 : End global routing;  0.128058s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (109.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 23720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.149446s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (104.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 23720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000058s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 100592, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End Routed; 0.480164s wall, 0.718750s user + 0.062500s system = 0.781250s CPU (162.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 100568, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.020470s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (229.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 100632, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 100632
PHY-1001 : End DR Iter 2; 0.019416s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (161.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.150622s wall, 2.218750s user + 0.296875s system = 2.515625s CPU (117.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.430804s wall, 2.468750s user + 0.328125s system = 2.796875s CPU (115.1%)

RUN-1004 : used memory is 549 MB, reserved memory is 533 MB, peak memory is 755 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  578   out of  19600    2.95%
#reg                  645   out of  19600    3.29%
#le                  1043
  #lut only           398   out of   1043   38.16%
  #reg only           465   out of   1043   44.58%
  #lut&reg            180   out of   1043   17.26%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 538
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1264, pip num: 8717
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 748 valid insts, and 23552 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.016323s wall, 8.281250s user + 0.140625s system = 8.421875s CPU (279.2%)

RUN-1004 : used memory is 551 MB, reserved memory is 535 MB, peak memory is 755 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.883952s wall, 1.875000s user + 0.156250s system = 2.031250s CPU (107.8%)

RUN-1004 : used memory is 603 MB, reserved memory is 590 MB, peak memory is 755 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.609119s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (5.9%)

RUN-1004 : used memory is 633 MB, reserved memory is 621 MB, peak memory is 755 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.040222s wall, 2.343750s user + 0.250000s system = 2.593750s CPU (28.7%)

RUN-1004 : used memory is 571 MB, reserved memory is 558 MB, peak memory is 755 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3493/2 useful/useless nets, 3170/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5018 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1232/627 useful/useless nets, 909/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1725 better
SYN-1014 : Optimize round 3
SYN-1032 : 1231/0 useful/useless nets, 908/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          727
  #and                 55
  #nand                 0
  #or                  10
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                649
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              34
#MACRO_MUX            112

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |78     |649    |66     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1247/0 useful/useless nets, 925/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1488/0 useful/useless nets, 1166/0 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-2501 : Optimize round 1, 270 better
SYN-2501 : Optimize round 2
SYN-1032 : 1428/0 useful/useless nets, 1106/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 1912/0 useful/useless nets, 1590/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 182 (3.16), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 431 instances into 185 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1638/0 useful/useless nets, 1316/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 645 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 238 adder to BLE ...
SYN-4008 : Packed 238 adder and 7 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 182 LUT to BLE ...
SYN-4008 : Packed 182 LUT and 109 SEQ to BLE.
SYN-4003 : Packing 529 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (529 nodes)...
SYN-4004 : #1: Packed 63 SEQ (1552 nodes)...
SYN-4005 : Packed 63 SEQ with LUT/SLICE
SYN-4006 : 40 single LUT's are left
SYN-4006 : 466 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 648/854 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  568   out of  19600    2.90%
#reg                  645   out of  19600    3.29%
#le                  1034
  #lut only           389   out of   1034   37.62%
  #reg only           466   out of   1034   45.07%
  #lut&reg            179   out of   1034   17.31%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1034  |568   |645   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (348 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 534 instances
RUN-1001 : 260 mslices, 260 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1244 nets
RUN-1001 : 773 nets have 2 pins
RUN-1001 : 434 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 532 instances, 520 slices, 31 macros(193 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3975, tnet num: 1242, tinst num: 532, tnode num: 5351, tedge num: 7324.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1242 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 704 clock pins, and constraint 1376 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.132618s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (129.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 335074
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1002): len = 285425, overlap = 0
PHY-3002 : Step(1003): len = 258380, overlap = 0
PHY-3002 : Step(1004): len = 242550, overlap = 0
PHY-3002 : Step(1005): len = 231761, overlap = 0
PHY-3002 : Step(1006): len = 221520, overlap = 0
PHY-3002 : Step(1007): len = 213038, overlap = 0
PHY-3002 : Step(1008): len = 205134, overlap = 0
PHY-3002 : Step(1009): len = 197735, overlap = 0
PHY-3002 : Step(1010): len = 191158, overlap = 0
PHY-3002 : Step(1011): len = 184311, overlap = 0
PHY-3002 : Step(1012): len = 177864, overlap = 0
PHY-3002 : Step(1013): len = 171520, overlap = 0
PHY-3002 : Step(1014): len = 165539, overlap = 0
PHY-3002 : Step(1015): len = 159348, overlap = 0
PHY-3002 : Step(1016): len = 153898, overlap = 0
PHY-3002 : Step(1017): len = 148360, overlap = 0
PHY-3002 : Step(1018): len = 142946, overlap = 0
PHY-3002 : Step(1019): len = 137671, overlap = 0
PHY-3002 : Step(1020): len = 132135, overlap = 0
PHY-3002 : Step(1021): len = 127515, overlap = 0
PHY-3002 : Step(1022): len = 122471, overlap = 0
PHY-3002 : Step(1023): len = 117793, overlap = 0
PHY-3002 : Step(1024): len = 112581, overlap = 0
PHY-3002 : Step(1025): len = 107412, overlap = 0
PHY-3002 : Step(1026): len = 103393, overlap = 0
PHY-3002 : Step(1027): len = 99054.5, overlap = 0
PHY-3002 : Step(1028): len = 93956.6, overlap = 0
PHY-3002 : Step(1029): len = 89529.3, overlap = 0
PHY-3002 : Step(1030): len = 85970.6, overlap = 0
PHY-3002 : Step(1031): len = 81735.1, overlap = 0
PHY-3002 : Step(1032): len = 77124.2, overlap = 0
PHY-3002 : Step(1033): len = 72650, overlap = 0
PHY-3002 : Step(1034): len = 69097.8, overlap = 0.5
PHY-3002 : Step(1035): len = 65682.5, overlap = 1
PHY-3002 : Step(1036): len = 62159.7, overlap = 1.25
PHY-3002 : Step(1037): len = 57866.6, overlap = 2.5
PHY-3002 : Step(1038): len = 54345.6, overlap = 2.75
PHY-3002 : Step(1039): len = 51956, overlap = 3.5
PHY-3002 : Step(1040): len = 48354.3, overlap = 4.75
PHY-3002 : Step(1041): len = 44510.1, overlap = 6.5
PHY-3002 : Step(1042): len = 42320.9, overlap = 7.25
PHY-3002 : Step(1043): len = 39410.5, overlap = 7.75
PHY-3002 : Step(1044): len = 36560.4, overlap = 7
PHY-3002 : Step(1045): len = 33913, overlap = 6.5
PHY-3002 : Step(1046): len = 31705.8, overlap = 5.5
PHY-3002 : Step(1047): len = 29915.8, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.81604e-05
PHY-3002 : Step(1048): len = 29312.3, overlap = 7.25
PHY-3002 : Step(1049): len = 29646.9, overlap = 8
PHY-3002 : Step(1050): len = 29432.5, overlap = 9.5
PHY-3002 : Step(1051): len = 28486.2, overlap = 10
PHY-3002 : Step(1052): len = 27447.5, overlap = 10.5
PHY-3002 : Step(1053): len = 25804.9, overlap = 10.5
PHY-3002 : Step(1054): len = 23581, overlap = 10.75
PHY-3002 : Step(1055): len = 22562, overlap = 10.75
PHY-3002 : Step(1056): len = 21631.9, overlap = 11.25
PHY-3002 : Step(1057): len = 20525, overlap = 11.75
PHY-3002 : Step(1058): len = 20085.2, overlap = 10.25
PHY-3002 : Step(1059): len = 19839.1, overlap = 10.5
PHY-3002 : Step(1060): len = 19105.3, overlap = 10.25
PHY-3002 : Step(1061): len = 18141.9, overlap = 10.75
PHY-3002 : Step(1062): len = 17941.7, overlap = 11.25
PHY-3002 : Step(1063): len = 17706.7, overlap = 10
PHY-3002 : Step(1064): len = 16995.8, overlap = 7.25
PHY-3002 : Step(1065): len = 16405.3, overlap = 5.75
PHY-3002 : Step(1066): len = 15958.1, overlap = 5.75
PHY-3002 : Step(1067): len = 15793, overlap = 10.25
PHY-3002 : Step(1068): len = 15621.1, overlap = 11.75
PHY-3002 : Step(1069): len = 15231.4, overlap = 13.25
PHY-3002 : Step(1070): len = 14664.6, overlap = 13.75
PHY-3002 : Step(1071): len = 14351.3, overlap = 14.5
PHY-3002 : Step(1072): len = 14098, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000116321
PHY-3002 : Step(1073): len = 13997.8, overlap = 15.25
PHY-3002 : Step(1074): len = 14016.9, overlap = 15.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000232641
PHY-3002 : Step(1075): len = 13868.1, overlap = 14.5
PHY-3002 : Step(1076): len = 13923.4, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004641s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.68424e-07
PHY-3002 : Step(1077): len = 13767.2, overlap = 31.25
PHY-3002 : Step(1078): len = 13799.7, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.93685e-06
PHY-3002 : Step(1079): len = 13650.5, overlap = 31.5
PHY-3002 : Step(1080): len = 13673.1, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.87369e-06
PHY-3002 : Step(1081): len = 13550.6, overlap = 31.5
PHY-3002 : Step(1082): len = 13562.4, overlap = 31.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.02756e-06
PHY-3002 : Step(1083): len = 13564.7, overlap = 50
PHY-3002 : Step(1084): len = 13633.6, overlap = 49.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.00551e-05
PHY-3002 : Step(1085): len = 13575.5, overlap = 49
PHY-3002 : Step(1086): len = 14198.1, overlap = 49.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.84218e-05
PHY-3002 : Step(1087): len = 13974.4, overlap = 49.5
PHY-3002 : Step(1088): len = 15318.5, overlap = 46.75
PHY-3002 : Step(1089): len = 17619.1, overlap = 40.25
PHY-3002 : Step(1090): len = 18021.9, overlap = 38.25
PHY-3002 : Step(1091): len = 19473.2, overlap = 29.5
PHY-3002 : Step(1092): len = 20464.1, overlap = 27
PHY-3002 : Step(1093): len = 20778.5, overlap = 25
PHY-3002 : Step(1094): len = 21126.4, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.68436e-05
PHY-3002 : Step(1095): len = 21482.8, overlap = 22.75
PHY-3002 : Step(1096): len = 22624.4, overlap = 21.75
PHY-3002 : Step(1097): len = 23375.9, overlap = 21
PHY-3002 : Step(1098): len = 23282.5, overlap = 19.5
PHY-3002 : Step(1099): len = 23168.8, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.36872e-05
PHY-3002 : Step(1100): len = 23596.4, overlap = 19
PHY-3002 : Step(1101): len = 24313.2, overlap = 18
PHY-3002 : Step(1102): len = 24726.4, overlap = 15.75
PHY-3002 : Step(1103): len = 24886.1, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.062610s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (124.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000364332
PHY-3002 : Step(1104): len = 31494.7, overlap = 4.75
PHY-3002 : Step(1105): len = 29666.3, overlap = 8.75
PHY-3002 : Step(1106): len = 28438.1, overlap = 13
PHY-3002 : Step(1107): len = 27903.5, overlap = 17
PHY-3002 : Step(1108): len = 27751.9, overlap = 16.75
PHY-3002 : Step(1109): len = 27561.3, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000728665
PHY-3002 : Step(1110): len = 27791.4, overlap = 16.5
PHY-3002 : Step(1111): len = 27884.1, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00145733
PHY-3002 : Step(1112): len = 27974.8, overlap = 17
PHY-3002 : Step(1113): len = 27974.8, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009040s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (172.8%)

PHY-3001 : Legalized: Len = 30358.6, Over = 0
PHY-3001 : Final: Len = 30358.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 46560, over cnt = 46(0%), over = 58, worst = 2
PHY-1002 : len = 47168, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 47344, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 47472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031635s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (148.2%)

RUN-1003 : finish command "place" in  2.485264s wall, 3.312500s user + 1.312500s system = 4.625000s CPU (186.1%)

RUN-1004 : used memory is 543 MB, reserved memory is 540 MB, peak memory is 755 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 167 to 120
PHY-1001 : Pin misalignment score is improved from 120 to 119
PHY-1001 : Pin misalignment score is improved from 119 to 119
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 534 instances
RUN-1001 : 260 mslices, 260 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1244 nets
RUN-1001 : 773 nets have 2 pins
RUN-1001 : 434 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 46560, over cnt = 46(0%), over = 58, worst = 2
PHY-1002 : len = 47168, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 47344, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 47472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034192s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (137.1%)

PHY-1001 : End global routing;  0.132099s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (130.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 25432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.105074s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 25432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 101080, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 0.433341s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (165.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 101120, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.017714s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (176.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 101120, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 101120
PHY-1001 : End DR Iter 2; 0.013851s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.007911s wall, 2.125000s user + 0.203125s system = 2.328125s CPU (115.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.300957s wall, 2.484375s user + 0.203125s system = 2.687500s CPU (116.8%)

RUN-1004 : used memory is 554 MB, reserved memory is 550 MB, peak memory is 755 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  568   out of  19600    2.90%
#reg                  645   out of  19600    3.29%
#le                  1034
  #lut only           389   out of   1034   37.62%
  #reg only           466   out of   1034   45.07%
  #lut&reg            179   out of   1034   17.31%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 534
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1244, pip num: 8537
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 746 valid insts, and 22905 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.315827s wall, 8.468750s user + 0.140625s system = 8.609375s CPU (259.6%)

RUN-1004 : used memory is 555 MB, reserved memory is 550 MB, peak memory is 755 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.858161s wall, 1.859375s user + 0.156250s system = 2.015625s CPU (108.5%)

RUN-1004 : used memory is 605 MB, reserved memory is 603 MB, peak memory is 755 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.605396s wall, 0.296875s user + 0.125000s system = 0.421875s CPU (6.4%)

RUN-1004 : used memory is 633 MB, reserved memory is 633 MB, peak memory is 755 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.010505s wall, 2.296875s user + 0.312500s system = 2.609375s CPU (29.0%)

RUN-1004 : used memory is 567 MB, reserved memory is 565 MB, peak memory is 755 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-8007 ERROR: syntax error near 'else' in source/rtl/rgb_tx.v(37)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/rgb_tx.v(37)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/rgb_tx.v(95)
HDL-1007 : Verilog file 'source/rtl/rgb_tx.v' ignored due to errors
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-8007 ERROR: syntax error near 'else' in source/rtl/rgb_tx.v(37)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/rgb_tx.v(37)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/rgb_tx.v(95)
HDL-1007 : Verilog file 'source/rtl/rgb_tx.v' ignored due to errors
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3494/2 useful/useless nets, 3171/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg1_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5021 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1179/674 useful/useless nets, 859/1743 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1817 better
SYN-1014 : Optimize round 3
SYN-1032 : 1177/0 useful/useless nets, 857/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          698
  #and                 55
  #nand                 0
  #or                   6
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 12
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                625
  #LATCH                0
#MACRO_ADD             28
#MACRO_EQ              31
#MACRO_MUX             96

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |72     |625    |60     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1194/0 useful/useless nets, 875/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1425/0 useful/useless nets, 1106/0 useful/useless insts
SYN-1016 : Merged 59 instances.
SYN-2501 : Optimize round 1, 259 better
SYN-2501 : Optimize round 2
SYN-1032 : 1366/0 useful/useless nets, 1047/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 28 macro adder
SYN-1032 : 1811/0 useful/useless nets, 1492/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 162 (3.28), #lev = 3 (2.01)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 398 instances into 166 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1552/0 useful/useless nets, 1233/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 622 DFF/LATCH to SEQ ...
SYN-4009 : Pack 13 carry chain into lslice
SYN-4007 : Packing 214 adder to BLE ...
SYN-4008 : Packed 214 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 163 LUT to BLE ...
SYN-4008 : Packed 163 LUT and 92 SEQ to BLE.
SYN-4003 : Packing 528 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (528 nodes)...
SYN-4004 : #1: Packed 60 SEQ (1505 nodes)...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 39 single LUT's are left
SYN-4006 : 468 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 631/820 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  515   out of  19600    2.63%
#reg                  622   out of  19600    3.17%
#le                   983
  #lut only           361   out of    983   36.72%
  #reg only           468   out of    983   47.61%
  #lut&reg            154   out of    983   15.67%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |983   |515   |622   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (336 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 507 instances
RUN-1001 : 247 mslices, 247 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1202 nets
RUN-1001 : 756 nets have 2 pins
RUN-1001 : 410 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 505 instances, 494 slices, 28 macros(176 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3810, tnet num: 1200, tinst num: 505, tnode num: 5135, tedge num: 7032.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 674 clock pins, and constraint 1325 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.128372s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (121.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 326608
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.969755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1114): len = 265246, overlap = 0
PHY-3002 : Step(1115): len = 237893, overlap = 0
PHY-3002 : Step(1116): len = 220602, overlap = 0
PHY-3002 : Step(1117): len = 209726, overlap = 0
PHY-3002 : Step(1118): len = 199461, overlap = 0
PHY-3002 : Step(1119): len = 191595, overlap = 0
PHY-3002 : Step(1120): len = 183265, overlap = 0
PHY-3002 : Step(1121): len = 176368, overlap = 0
PHY-3002 : Step(1122): len = 169188, overlap = 0
PHY-3002 : Step(1123): len = 163356, overlap = 0
PHY-3002 : Step(1124): len = 157307, overlap = 0
PHY-3002 : Step(1125): len = 152256, overlap = 0
PHY-3002 : Step(1126): len = 146394, overlap = 0
PHY-3002 : Step(1127): len = 141231, overlap = 0
PHY-3002 : Step(1128): len = 135764, overlap = 0
PHY-3002 : Step(1129): len = 130867, overlap = 0
PHY-3002 : Step(1130): len = 125433, overlap = 0
PHY-3002 : Step(1131): len = 120515, overlap = 0
PHY-3002 : Step(1132): len = 115344, overlap = 0
PHY-3002 : Step(1133): len = 110502, overlap = 0
PHY-3002 : Step(1134): len = 105626, overlap = 0
PHY-3002 : Step(1135): len = 100380, overlap = 0
PHY-3002 : Step(1136): len = 96029.7, overlap = 0
PHY-3002 : Step(1137): len = 92027, overlap = 0
PHY-3002 : Step(1138): len = 87446.4, overlap = 0
PHY-3002 : Step(1139): len = 83369.5, overlap = 0
PHY-3002 : Step(1140): len = 79405.3, overlap = 0
PHY-3002 : Step(1141): len = 75954.3, overlap = 0
PHY-3002 : Step(1142): len = 72381, overlap = 0
PHY-3002 : Step(1143): len = 68491.4, overlap = 0
PHY-3002 : Step(1144): len = 65334.6, overlap = 0
PHY-3002 : Step(1145): len = 62340.3, overlap = 0
PHY-3002 : Step(1146): len = 59067.8, overlap = 0
PHY-3002 : Step(1147): len = 56143.5, overlap = 0
PHY-3002 : Step(1148): len = 53470.3, overlap = 0
PHY-3002 : Step(1149): len = 50499.6, overlap = 0
PHY-3002 : Step(1150): len = 47095.6, overlap = 0
PHY-3002 : Step(1151): len = 44578.6, overlap = 0
PHY-3002 : Step(1152): len = 42244.1, overlap = 3
PHY-3002 : Step(1153): len = 39621.9, overlap = 5.5
PHY-3002 : Step(1154): len = 35499.9, overlap = 8
PHY-3002 : Step(1155): len = 33538.7, overlap = 8.5
PHY-3002 : Step(1156): len = 32002.8, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.40688e-05
PHY-3002 : Step(1157): len = 31642.3, overlap = 8.5
PHY-3002 : Step(1158): len = 31795.8, overlap = 2.5
PHY-3002 : Step(1159): len = 31217.7, overlap = 3
PHY-3002 : Step(1160): len = 30313.7, overlap = 1.5
PHY-3002 : Step(1161): len = 29206.3, overlap = 1.75
PHY-3002 : Step(1162): len = 27057.2, overlap = 3.5
PHY-3002 : Step(1163): len = 25435.5, overlap = 4.75
PHY-3002 : Step(1164): len = 24400.8, overlap = 5.25
PHY-3002 : Step(1165): len = 23597.4, overlap = 8.25
PHY-3002 : Step(1166): len = 22526.8, overlap = 9.75
PHY-3002 : Step(1167): len = 21553.5, overlap = 10.5
PHY-3002 : Step(1168): len = 20575.5, overlap = 9.5
PHY-3002 : Step(1169): len = 19739.8, overlap = 9.5
PHY-3002 : Step(1170): len = 18952.5, overlap = 9.75
PHY-3002 : Step(1171): len = 18424.7, overlap = 9.75
PHY-3002 : Step(1172): len = 18219.1, overlap = 9.25
PHY-3002 : Step(1173): len = 17794.7, overlap = 11.75
PHY-3002 : Step(1174): len = 17411.3, overlap = 13
PHY-3002 : Step(1175): len = 16855.3, overlap = 14
PHY-3002 : Step(1176): len = 16531.5, overlap = 14.25
PHY-3002 : Step(1177): len = 16323.5, overlap = 13
PHY-3002 : Step(1178): len = 16112.6, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000188138
PHY-3002 : Step(1179): len = 16372.2, overlap = 12
PHY-3002 : Step(1180): len = 16286.6, overlap = 11.5
PHY-3002 : Step(1181): len = 16426.8, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000376275
PHY-3002 : Step(1182): len = 16600.5, overlap = 11.75
PHY-3002 : Step(1183): len = 16768.2, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004647s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.0263e-06
PHY-3002 : Step(1184): len = 16381.6, overlap = 26
PHY-3002 : Step(1185): len = 16032.8, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.05261e-06
PHY-3002 : Step(1186): len = 15757.9, overlap = 26.25
PHY-3002 : Step(1187): len = 15494.7, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.10521e-06
PHY-3002 : Step(1188): len = 15284.7, overlap = 26.5
PHY-3002 : Step(1189): len = 15318.9, overlap = 26.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.72663e-06
PHY-3002 : Step(1190): len = 15192.3, overlap = 41.5
PHY-3002 : Step(1191): len = 15331.8, overlap = 41
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.34533e-05
PHY-3002 : Step(1192): len = 15521.4, overlap = 40.25
PHY-3002 : Step(1193): len = 17488.3, overlap = 37
PHY-3002 : Step(1194): len = 17804, overlap = 35.75
PHY-3002 : Step(1195): len = 17785.1, overlap = 34.75
PHY-3002 : Step(1196): len = 18088.2, overlap = 33.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.69065e-05
PHY-3002 : Step(1197): len = 18640.1, overlap = 32.75
PHY-3002 : Step(1198): len = 19812, overlap = 30.75
PHY-3002 : Step(1199): len = 21083.4, overlap = 29.5
PHY-3002 : Step(1200): len = 21382.1, overlap = 28.25
PHY-3002 : Step(1201): len = 21656.7, overlap = 24.5
PHY-3002 : Step(1202): len = 21878.9, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.3813e-05
PHY-3002 : Step(1203): len = 22721.3, overlap = 21
PHY-3002 : Step(1204): len = 24010.4, overlap = 19.75
PHY-3002 : Step(1205): len = 25162.7, overlap = 19.25
PHY-3002 : Step(1206): len = 25457.5, overlap = 18
PHY-3002 : Step(1207): len = 25452.8, overlap = 17.5
PHY-3002 : Step(1208): len = 25146.7, overlap = 15.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000107626
PHY-3002 : Step(1209): len = 26019.8, overlap = 15.75
PHY-3002 : Step(1210): len = 26529, overlap = 16.5
PHY-3002 : Step(1211): len = 26914.9, overlap = 15.25
PHY-3002 : Step(1212): len = 27117.4, overlap = 13.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000215252
PHY-3002 : Step(1213): len = 27650.6, overlap = 13
PHY-3002 : Step(1214): len = 28033.8, overlap = 11.5
PHY-3002 : Step(1215): len = 28434.7, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.067197s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (186.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.969755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000847528
PHY-3002 : Step(1216): len = 32323.9, overlap = 4.75
PHY-3002 : Step(1217): len = 31155.1, overlap = 5.75
PHY-3002 : Step(1218): len = 30010.6, overlap = 7.75
PHY-3002 : Step(1219): len = 29502.4, overlap = 10.5
PHY-3002 : Step(1220): len = 29181.7, overlap = 11.25
PHY-3002 : Step(1221): len = 28823.5, overlap = 12.25
PHY-3002 : Step(1222): len = 28669.9, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00157963
PHY-3002 : Step(1223): len = 28890.5, overlap = 10.75
PHY-3002 : Step(1224): len = 28965.3, overlap = 10.75
PHY-3002 : Step(1225): len = 28965.3, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00315927
PHY-3002 : Step(1226): len = 29077.1, overlap = 9.75
PHY-3002 : Step(1227): len = 29165.9, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008675s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31136, Over = 0
PHY-3001 : Final: Len = 31136, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 48424, over cnt = 24(0%), over = 28, worst = 2
PHY-1002 : len = 48872, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 48872, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 48888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034207s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (91.4%)

RUN-1003 : finish command "place" in  2.512770s wall, 4.046875s user + 1.234375s system = 5.281250s CPU (210.2%)

RUN-1004 : used memory is 532 MB, reserved memory is 543 MB, peak memory is 755 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 131 to 96
PHY-1001 : Pin misalignment score is improved from 96 to 93
PHY-1001 : Pin misalignment score is improved from 93 to 93
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 507 instances
RUN-1001 : 247 mslices, 247 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1202 nets
RUN-1001 : 756 nets have 2 pins
RUN-1001 : 410 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 48424, over cnt = 24(0%), over = 28, worst = 2
PHY-1002 : len = 48872, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 48872, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 48888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035278s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.6%)

PHY-1001 : End global routing;  0.126917s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (110.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.029858s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 102736, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End Routed; 0.502233s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (174.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 102728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.017733s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (176.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 102760, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.014962s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 102808, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 102808
PHY-1001 : End DR Iter 3; 0.016358s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (191.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.016810s wall, 2.328125s user + 0.171875s system = 2.500000s CPU (124.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.297306s wall, 2.625000s user + 0.171875s system = 2.796875s CPU (121.7%)

RUN-1004 : used memory is 549 MB, reserved memory is 560 MB, peak memory is 763 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  515   out of  19600    2.63%
#reg                  622   out of  19600    3.17%
#le                   983
  #lut only           361   out of    983   36.72%
  #reg only           468   out of    983   47.61%
  #lut&reg            154   out of    983   15.67%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 3
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 507
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1202, pip num: 8277
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 731 valid insts, and 21788 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.743543s wall, 8.000000s user + 0.062500s system = 8.062500s CPU (293.9%)

RUN-1004 : used memory is 550 MB, reserved memory is 560 MB, peak memory is 763 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.963267s wall, 1.906250s user + 0.109375s system = 2.015625s CPU (102.7%)

RUN-1004 : used memory is 609 MB, reserved memory is 621 MB, peak memory is 763 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.632777s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 638 MB, reserved memory is 652 MB, peak memory is 763 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.141756s wall, 2.265625s user + 0.171875s system = 2.437500s CPU (26.7%)

RUN-1004 : used memory is 579 MB, reserved memory is 591 MB, peak memory is 763 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-8007 ERROR: net 'count[3]' is constantly driven from multiple places in source/rtl/rgb_tx.v(31)
HDL-8007 ERROR: another driver from here in source/rtl/rgb_tx.v(83)
HDL-1007 : module 'rgb_tx' remains a black box, due to errors in its contents in source/rtl/rgb_tx.v(1)
HDL-8007 ERROR: rgb_tx is a black box in source/rtl/rgb_tx.v(1)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(37)
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(44)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(37)
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(44)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-5007 WARNING: net 'n1' does not have a driver
HDL-5007 WARNING: net 'wei[2]' does not have a driver in source/rtl/rgb_tx.v(15)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1738/1733 useful/useless nets, 1568/1579 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1002 :     rgb_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 184 onehot mux instances.
SYN-1020 : Optimized 812 distributor mux.
SYN-1016 : Merged 1146 instances.
SYN-1015 : Optimize round 1, 5750 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 630/310 useful/useless nets, 460/826 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 839 better
SYN-1014 : Optimize round 3
SYN-1032 : 629/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             15
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |33     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 643/0 useful/useless nets, 474/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 776/0 useful/useless nets, 607/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 742/0 useful/useless nets, 573/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-1032 : 981/0 useful/useless nets, 812/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 97 (3.32), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 829/0 useful/useless nets, 660/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 31 SEQ (756 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 235 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 333/436 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  280   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   515
  #lut only           192   out of    515   37.28%
  #reg only           235   out of    515   45.63%
  #lut&reg             88   out of    515   17.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |515   |280   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 271 instances
RUN-1001 : 130 mslices, 129 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 269 instances, 259 slices, 15 macros(91 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2036, tnet num: 635, tinst num: 269, tnode num: 2732, tedge num: 3740.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 696 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072535s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (129.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 169869
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1228): len = 147036, overlap = 0
PHY-3002 : Step(1229): len = 136242, overlap = 0
PHY-3002 : Step(1230): len = 127504, overlap = 0
PHY-3002 : Step(1231): len = 121301, overlap = 0
PHY-3002 : Step(1232): len = 116070, overlap = 0
PHY-3002 : Step(1233): len = 111149, overlap = 0
PHY-3002 : Step(1234): len = 106247, overlap = 0
PHY-3002 : Step(1235): len = 101721, overlap = 0
PHY-3002 : Step(1236): len = 97127.6, overlap = 0
PHY-3002 : Step(1237): len = 93085, overlap = 0
PHY-3002 : Step(1238): len = 88654.6, overlap = 0
PHY-3002 : Step(1239): len = 84715.1, overlap = 0
PHY-3002 : Step(1240): len = 80654, overlap = 0
PHY-3002 : Step(1241): len = 77215.1, overlap = 0
PHY-3002 : Step(1242): len = 73437.1, overlap = 0
PHY-3002 : Step(1243): len = 70108.1, overlap = 0
PHY-3002 : Step(1244): len = 66686.8, overlap = 0
PHY-3002 : Step(1245): len = 63475, overlap = 0
PHY-3002 : Step(1246): len = 60577.8, overlap = 0
PHY-3002 : Step(1247): len = 57706.9, overlap = 0
PHY-3002 : Step(1248): len = 54706.6, overlap = 0
PHY-3002 : Step(1249): len = 51513.5, overlap = 0
PHY-3002 : Step(1250): len = 48719.3, overlap = 0
PHY-3002 : Step(1251): len = 45974, overlap = 0
PHY-3002 : Step(1252): len = 43495.2, overlap = 0
PHY-3002 : Step(1253): len = 41172.7, overlap = 0
PHY-3002 : Step(1254): len = 38128.1, overlap = 0
PHY-3002 : Step(1255): len = 36200.7, overlap = 0
PHY-3002 : Step(1256): len = 34597.8, overlap = 0
PHY-3002 : Step(1257): len = 32087, overlap = 0
PHY-3002 : Step(1258): len = 30479.7, overlap = 0
PHY-3002 : Step(1259): len = 28688.1, overlap = 0
PHY-3002 : Step(1260): len = 26358.7, overlap = 0
PHY-3002 : Step(1261): len = 24545.2, overlap = 0
PHY-3002 : Step(1262): len = 22847, overlap = 0
PHY-3002 : Step(1263): len = 21387.3, overlap = 0.5
PHY-3002 : Step(1264): len = 19363.8, overlap = 1.75
PHY-3002 : Step(1265): len = 18240.1, overlap = 2
PHY-3002 : Step(1266): len = 17067.4, overlap = 1.5
PHY-3002 : Step(1267): len = 15743.1, overlap = 0.5
PHY-3002 : Step(1268): len = 14616.9, overlap = 0
PHY-3002 : Step(1269): len = 13886, overlap = 0
PHY-3002 : Step(1270): len = 12975, overlap = 0
PHY-3002 : Step(1271): len = 11292.1, overlap = 1
PHY-3002 : Step(1272): len = 10846.9, overlap = 1.5
PHY-3002 : Step(1273): len = 9892.3, overlap = 2.25
PHY-3002 : Step(1274): len = 9108.2, overlap = 2.75
PHY-3002 : Step(1275): len = 8751, overlap = 3
PHY-3002 : Step(1276): len = 8129.3, overlap = 4.25
PHY-3002 : Step(1277): len = 7961.9, overlap = 4.25
PHY-3002 : Step(1278): len = 7773.4, overlap = 4.25
PHY-3002 : Step(1279): len = 7363.5, overlap = 4.5
PHY-3002 : Step(1280): len = 7426, overlap = 4.25
PHY-3002 : Step(1281): len = 7276, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006923s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.28853e-06
PHY-3002 : Step(1282): len = 7052.7, overlap = 12.75
PHY-3002 : Step(1283): len = 6865.3, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.57705e-06
PHY-3002 : Step(1284): len = 6751.4, overlap = 13.75
PHY-3002 : Step(1285): len = 6777.6, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.31541e-05
PHY-3002 : Step(1286): len = 6709.4, overlap = 13.75
PHY-3002 : Step(1287): len = 6732.2, overlap = 13.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.03025e-06
PHY-3002 : Step(1288): len = 6713.2, overlap = 21
PHY-3002 : Step(1289): len = 6779.6, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.20605e-05
PHY-3002 : Step(1290): len = 6806.1, overlap = 21
PHY-3002 : Step(1291): len = 7181.6, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.4121e-05
PHY-3002 : Step(1292): len = 7075.9, overlap = 20
PHY-3002 : Step(1293): len = 8060.4, overlap = 19
PHY-3002 : Step(1294): len = 8938, overlap = 15.5
PHY-3002 : Step(1295): len = 8940.7, overlap = 15
PHY-3002 : Step(1296): len = 9030.9, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.8242e-05
PHY-3002 : Step(1297): len = 9229, overlap = 15.25
PHY-3002 : Step(1298): len = 9880.5, overlap = 14.25
PHY-3002 : Step(1299): len = 10327.2, overlap = 12.5
PHY-3002 : Step(1300): len = 10640, overlap = 10.25
PHY-3002 : Step(1301): len = 10824.4, overlap = 10.5
PHY-3002 : Step(1302): len = 11057.8, overlap = 10.25
PHY-3002 : Step(1303): len = 11253.9, overlap = 9.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.64839e-05
PHY-3002 : Step(1304): len = 11654.7, overlap = 9.5
PHY-3002 : Step(1305): len = 12330.2, overlap = 7.5
PHY-3002 : Step(1306): len = 12738.7, overlap = 7
PHY-3002 : Step(1307): len = 12746.5, overlap = 7.5
PHY-3002 : Step(1308): len = 12559.2, overlap = 6.75
PHY-3002 : Step(1309): len = 12424.3, overlap = 6.75
PHY-3002 : Step(1310): len = 12465.3, overlap = 6.75
PHY-3002 : Step(1311): len = 12388, overlap = 7
PHY-3002 : Step(1312): len = 12398, overlap = 7
PHY-3002 : Step(1313): len = 12399.9, overlap = 6.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000192968
PHY-3002 : Step(1314): len = 12508.9, overlap = 6.75
PHY-3002 : Step(1315): len = 12731.7, overlap = 5.75
PHY-3002 : Step(1316): len = 12989.9, overlap = 5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000385936
PHY-3002 : Step(1317): len = 13220.3, overlap = 4.25
PHY-3002 : Step(1318): len = 13361.5, overlap = 4.5
PHY-3002 : Step(1319): len = 13420.1, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042848s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (182.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00709159
PHY-3002 : Step(1320): len = 15760.6, overlap = 0.75
PHY-3002 : Step(1321): len = 15338.7, overlap = 1.5
PHY-3002 : Step(1322): len = 14932.3, overlap = 2.75
PHY-3002 : Step(1323): len = 14627.7, overlap = 3.5
PHY-3002 : Step(1324): len = 14241.6, overlap = 4
PHY-3002 : Step(1325): len = 13971.2, overlap = 3.75
PHY-3002 : Step(1326): len = 13824, overlap = 4
PHY-3002 : Step(1327): len = 13686.1, overlap = 4
PHY-3002 : Step(1328): len = 13563.9, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0141832
PHY-3002 : Step(1329): len = 13579, overlap = 4.25
PHY-3002 : Step(1330): len = 13570.2, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0283664
PHY-3002 : Step(1331): len = 13559.6, overlap = 4.75
PHY-3002 : Step(1332): len = 13548.9, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008251s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (189.4%)

PHY-3001 : Legalized: Len = 14683.2, Over = 0
PHY-3001 : Final: Len = 14683.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22168, over cnt = 29(0%), over = 46, worst = 3
PHY-1002 : len = 22768, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 22944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023050s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (338.9%)

RUN-1003 : finish command "place" in  2.187067s wall, 3.250000s user + 1.156250s system = 4.406250s CPU (201.5%)

RUN-1004 : used memory is 533 MB, reserved memory is 571 MB, peak memory is 763 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 98 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 70
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 271 instances
RUN-1001 : 130 mslices, 129 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22168, over cnt = 29(0%), over = 46, worst = 3
PHY-1002 : len = 22768, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 22944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025096s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (249.0%)

PHY-1001 : End global routing;  0.114756s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (122.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.024286s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53680, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.293199s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (143.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 53688, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012852s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (121.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 53704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 53704
PHY-1001 : End DR Iter 2; 0.012019s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (260.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.718970s wall, 1.734375s user + 0.203125s system = 1.937500s CPU (112.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.956300s wall, 2.000000s user + 0.218750s system = 2.218750s CPU (113.4%)

RUN-1004 : used memory is 542 MB, reserved memory is 580 MB, peak memory is 763 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  280   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   515
  #lut only           192   out of    515   37.28%
  #reg only           235   out of    515   45.63%
  #lut&reg             88   out of    515   17.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 271
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4410
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 562 valid insts, and 11609 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.302761s wall, 5.859375s user + 0.093750s system = 5.953125s CPU (258.5%)

RUN-1004 : used memory is 542 MB, reserved memory is 580 MB, peak memory is 763 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.699221s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (100.2%)

RUN-1004 : used memory is 593 MB, reserved memory is 632 MB, peak memory is 763 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.600912s wall, 0.234375s user + 0.250000s system = 0.484375s CPU (7.3%)

RUN-1004 : used memory is 617 MB, reserved memory is 658 MB, peak memory is 763 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.842989s wall, 2.078125s user + 0.250000s system = 2.328125s CPU (26.3%)

RUN-1004 : used memory is 556 MB, reserved memory is 594 MB, peak memory is 763 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3496/2 useful/useless nets, 3173/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5018 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1233/629 useful/useless nets, 910/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1725 better
SYN-1014 : Optimize round 3
SYN-1032 : 1232/0 useful/useless nets, 909/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          728
  #and                 55
  #nand                 0
  #or                  10
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                649
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              34
#MACRO_MUX            112

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |79     |649    |66     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1248/0 useful/useless nets, 926/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1489/0 useful/useless nets, 1167/0 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-2501 : Optimize round 1, 270 better
SYN-2501 : Optimize round 2
SYN-1032 : 1429/0 useful/useless nets, 1107/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 1913/0 useful/useless nets, 1591/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 182 (3.16), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 432 instances into 186 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1639/0 useful/useless nets, 1317/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 645 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 238 adder to BLE ...
SYN-4008 : Packed 238 adder and 7 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 183 LUT to BLE ...
SYN-4008 : Packed 183 LUT and 110 SEQ to BLE.
SYN-4003 : Packing 528 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (528 nodes)...
SYN-4004 : #1: Packed 62 SEQ (1551 nodes)...
SYN-4005 : Packed 62 SEQ with LUT/SLICE
SYN-4006 : 41 single LUT's are left
SYN-4006 : 466 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 649/855 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  645   out of  19600    3.29%
#le                  1035
  #lut only           390   out of   1035   37.68%
  #reg only           466   out of   1035   45.02%
  #lut&reg            179   out of   1035   17.29%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1035  |569   |645   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (346 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 534 instances
RUN-1001 : 260 mslices, 260 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1245 nets
RUN-1001 : 774 nets have 2 pins
RUN-1001 : 434 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 532 instances, 520 slices, 31 macros(193 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3976, tnet num: 1243, tinst num: 532, tnode num: 5352, tedge num: 7325.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 704 clock pins, and constraint 1376 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.146787s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (106.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 347298
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1333): len = 281540, overlap = 0
PHY-3002 : Step(1334): len = 250448, overlap = 0
PHY-3002 : Step(1335): len = 235478, overlap = 0
PHY-3002 : Step(1336): len = 224082, overlap = 0
PHY-3002 : Step(1337): len = 214479, overlap = 0
PHY-3002 : Step(1338): len = 206162, overlap = 0
PHY-3002 : Step(1339): len = 198792, overlap = 0
PHY-3002 : Step(1340): len = 191454, overlap = 0
PHY-3002 : Step(1341): len = 185070, overlap = 0
PHY-3002 : Step(1342): len = 178167, overlap = 0
PHY-3002 : Step(1343): len = 172084, overlap = 0
PHY-3002 : Step(1344): len = 165852, overlap = 0
PHY-3002 : Step(1345): len = 160060, overlap = 0
PHY-3002 : Step(1346): len = 153840, overlap = 0
PHY-3002 : Step(1347): len = 148342, overlap = 0
PHY-3002 : Step(1348): len = 142626, overlap = 0
PHY-3002 : Step(1349): len = 137184, overlap = 0
PHY-3002 : Step(1350): len = 131774, overlap = 0
PHY-3002 : Step(1351): len = 126258, overlap = 0
PHY-3002 : Step(1352): len = 121483, overlap = 0
PHY-3002 : Step(1353): len = 116476, overlap = 0
PHY-3002 : Step(1354): len = 112001, overlap = 0
PHY-3002 : Step(1355): len = 107628, overlap = 0
PHY-3002 : Step(1356): len = 102658, overlap = 0
PHY-3002 : Step(1357): len = 98135.7, overlap = 0
PHY-3002 : Step(1358): len = 93889.7, overlap = 0
PHY-3002 : Step(1359): len = 89924.5, overlap = 0
PHY-3002 : Step(1360): len = 85183.7, overlap = 0
PHY-3002 : Step(1361): len = 81454.9, overlap = 0
PHY-3002 : Step(1362): len = 77944.6, overlap = 0
PHY-3002 : Step(1363): len = 73726.6, overlap = 0
PHY-3002 : Step(1364): len = 69336.1, overlap = 0.5
PHY-3002 : Step(1365): len = 66025.7, overlap = 0.5
PHY-3002 : Step(1366): len = 62569.9, overlap = 1.25
PHY-3002 : Step(1367): len = 59448.7, overlap = 2
PHY-3002 : Step(1368): len = 55960.5, overlap = 2.75
PHY-3002 : Step(1369): len = 51960.8, overlap = 2.75
PHY-3002 : Step(1370): len = 48853.3, overlap = 3.75
PHY-3002 : Step(1371): len = 46572.4, overlap = 4.25
PHY-3002 : Step(1372): len = 43624, overlap = 7.25
PHY-3002 : Step(1373): len = 39079.2, overlap = 10
PHY-3002 : Step(1374): len = 36902, overlap = 9.25
PHY-3002 : Step(1375): len = 35198.3, overlap = 9.25
PHY-3002 : Step(1376): len = 32337.1, overlap = 9.5
PHY-3002 : Step(1377): len = 29052, overlap = 8.25
PHY-3002 : Step(1378): len = 27812.5, overlap = 8.5
PHY-3002 : Step(1379): len = 26130.5, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.09737e-05
PHY-3002 : Step(1380): len = 25085.7, overlap = 10.25
PHY-3002 : Step(1381): len = 26623.5, overlap = 8.5
PHY-3002 : Step(1382): len = 26321.3, overlap = 10.25
PHY-3002 : Step(1383): len = 25565.8, overlap = 9.25
PHY-3002 : Step(1384): len = 24347, overlap = 8
PHY-3002 : Step(1385): len = 22790.3, overlap = 8.25
PHY-3002 : Step(1386): len = 21631.5, overlap = 13
PHY-3002 : Step(1387): len = 20777.1, overlap = 13.25
PHY-3002 : Step(1388): len = 19573.5, overlap = 13.5
PHY-3002 : Step(1389): len = 18701.2, overlap = 11.5
PHY-3002 : Step(1390): len = 18363.6, overlap = 11.75
PHY-3002 : Step(1391): len = 17703.1, overlap = 10
PHY-3002 : Step(1392): len = 16836.4, overlap = 9.5
PHY-3002 : Step(1393): len = 15703.9, overlap = 9.25
PHY-3002 : Step(1394): len = 14952.2, overlap = 9.25
PHY-3002 : Step(1395): len = 14993.9, overlap = 9.25
PHY-3002 : Step(1396): len = 15119.9, overlap = 9
PHY-3002 : Step(1397): len = 14418.6, overlap = 10.25
PHY-3002 : Step(1398): len = 13843.9, overlap = 9.75
PHY-3002 : Step(1399): len = 13316.5, overlap = 9.75
PHY-3002 : Step(1400): len = 13473.9, overlap = 10
PHY-3002 : Step(1401): len = 13422.9, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000121947
PHY-3002 : Step(1402): len = 13162.7, overlap = 10.25
PHY-3002 : Step(1403): len = 13099.7, overlap = 10.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000243895
PHY-3002 : Step(1404): len = 12787, overlap = 10
PHY-3002 : Step(1405): len = 12650.7, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005182s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (301.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.48046e-07
PHY-3002 : Step(1406): len = 12523.8, overlap = 26
PHY-3002 : Step(1407): len = 12523.8, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89609e-06
PHY-3002 : Step(1408): len = 12455.1, overlap = 26
PHY-3002 : Step(1409): len = 12465.9, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.79219e-06
PHY-3002 : Step(1410): len = 12392.5, overlap = 26.5
PHY-3002 : Step(1411): len = 12392.5, overlap = 26.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75737e-06
PHY-3002 : Step(1412): len = 12442.3, overlap = 49.75
PHY-3002 : Step(1413): len = 12531.5, overlap = 49.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.51474e-06
PHY-3002 : Step(1414): len = 12420.2, overlap = 48.75
PHY-3002 : Step(1415): len = 12529.7, overlap = 48.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.54389e-06
PHY-3002 : Step(1416): len = 12478.9, overlap = 48.5
PHY-3002 : Step(1417): len = 13944.3, overlap = 46.5
PHY-3002 : Step(1418): len = 15122.1, overlap = 43.25
PHY-3002 : Step(1419): len = 15204, overlap = 43
PHY-3002 : Step(1420): len = 15418.8, overlap = 40.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.90878e-05
PHY-3002 : Step(1421): len = 15398.5, overlap = 39.25
PHY-3002 : Step(1422): len = 16628.2, overlap = 33
PHY-3002 : Step(1423): len = 18497.4, overlap = 24.5
PHY-3002 : Step(1424): len = 19420.6, overlap = 19.5
PHY-3002 : Step(1425): len = 19271.4, overlap = 18.5
PHY-3002 : Step(1426): len = 19249.1, overlap = 19
PHY-3002 : Step(1427): len = 19391.9, overlap = 21.75
PHY-3002 : Step(1428): len = 19625, overlap = 21.5
PHY-3002 : Step(1429): len = 19611.2, overlap = 21.25
PHY-3002 : Step(1430): len = 19637.7, overlap = 21.25
PHY-3002 : Step(1431): len = 19854.8, overlap = 20.75
PHY-3002 : Step(1432): len = 20096.3, overlap = 21.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.81755e-05
PHY-3002 : Step(1433): len = 20097.6, overlap = 21.25
PHY-3002 : Step(1434): len = 20799.2, overlap = 19.75
PHY-3002 : Step(1435): len = 21031.9, overlap = 19.5
PHY-3002 : Step(1436): len = 21250.3, overlap = 19.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.63511e-05
PHY-3002 : Step(1437): len = 22057.3, overlap = 17.5
PHY-3002 : Step(1438): len = 23014.7, overlap = 16.25
PHY-3002 : Step(1439): len = 23271.2, overlap = 14.75
PHY-3002 : Step(1440): len = 23226.7, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053691s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (232.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000337325
PHY-3002 : Step(1441): len = 29433, overlap = 8.75
PHY-3002 : Step(1442): len = 27965.8, overlap = 10.75
PHY-3002 : Step(1443): len = 26792.7, overlap = 18
PHY-3002 : Step(1444): len = 25991.1, overlap = 19.75
PHY-3002 : Step(1445): len = 25743.6, overlap = 19.75
PHY-3002 : Step(1446): len = 25726.8, overlap = 19.5
PHY-3002 : Step(1447): len = 25560.1, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00067465
PHY-3002 : Step(1448): len = 25887.6, overlap = 21
PHY-3002 : Step(1449): len = 26026.2, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0013493
PHY-3002 : Step(1450): len = 26287.4, overlap = 18.75
PHY-3002 : Step(1451): len = 26377.2, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010275s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 29004.3, Over = 0
PHY-3001 : Final: Len = 29004.3, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 44928, over cnt = 61(0%), over = 83, worst = 2
PHY-1002 : len = 45824, over cnt = 20(0%), over = 25, worst = 2
PHY-1002 : len = 46120, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 46208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039525s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.6%)

RUN-1003 : finish command "place" in  3.087904s wall, 5.140625s user + 1.265625s system = 6.406250s CPU (207.5%)

RUN-1004 : used memory is 537 MB, reserved memory is 575 MB, peak memory is 763 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 169 to 124
PHY-1001 : Pin misalignment score is improved from 124 to 124
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 534 instances
RUN-1001 : 260 mslices, 260 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1245 nets
RUN-1001 : 774 nets have 2 pins
RUN-1001 : 434 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 44928, over cnt = 61(0%), over = 83, worst = 2
PHY-1002 : len = 45824, over cnt = 20(0%), over = 25, worst = 2
PHY-1002 : len = 46120, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 46208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036397s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (85.9%)

PHY-1001 : End global routing;  0.163131s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (95.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.122269s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (127.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 99176, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End Routed; 0.532502s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (143.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 99088, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.025185s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (186.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 99208, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 99208
PHY-1001 : End DR Iter 2; 0.018901s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.295643s wall, 2.421875s user + 0.265625s system = 2.687500s CPU (117.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.623882s wall, 2.750000s user + 0.312500s system = 3.062500s CPU (116.7%)

RUN-1004 : used memory is 555 MB, reserved memory is 594 MB, peak memory is 768 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  645   out of  19600    3.29%
#le                  1035
  #lut only           390   out of   1035   37.68%
  #reg only           466   out of   1035   45.02%
  #lut&reg            179   out of   1035   17.29%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 534
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1245, pip num: 8536
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 724 valid insts, and 22917 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.157424s wall, 8.171875s user + 0.156250s system = 8.328125s CPU (263.8%)

RUN-1004 : used memory is 556 MB, reserved memory is 594 MB, peak memory is 768 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.956422s wall, 1.921875s user + 0.109375s system = 2.031250s CPU (103.8%)

RUN-1004 : used memory is 618 MB, reserved memory is 658 MB, peak memory is 768 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.631047s wall, 0.328125s user + 0.140625s system = 0.468750s CPU (7.1%)

RUN-1004 : used memory is 647 MB, reserved memory is 689 MB, peak memory is 768 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.123140s wall, 2.390625s user + 0.281250s system = 2.671875s CPU (29.3%)

RUN-1004 : used memory is 588 MB, reserved memory is 629 MB, peak memory is 768 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2446/1050 useful/useless nets, 2258/912 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 208 onehot mux instances.
SYN-1020 : Optimized 1143 distributor mux.
SYN-1016 : Merged 1651 instances.
SYN-1015 : Optimize round 1, 5385 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 891/452 useful/useless nets, 703/1171 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1209 better
SYN-1014 : Optimize round 3
SYN-1032 : 632/249 useful/useless nets, 462/231 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1002 :     rgb_tx/reg0_b1
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 491 better
SYN-1014 : Optimize round 4
SYN-1032 : 629/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             15
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |33     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 643/0 useful/useless nets, 474/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 776/0 useful/useless nets, 607/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 742/0 useful/useless nets, 573/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-1032 : 981/0 useful/useless nets, 812/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 97 (3.32), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 829/0 useful/useless nets, 660/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 31 SEQ (756 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 235 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 333/436 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  280   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   515
  #lut only           192   out of    515   37.28%
  #reg only           235   out of    515   45.63%
  #lut&reg             88   out of    515   17.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |515   |280   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 271 instances
RUN-1001 : 130 mslices, 129 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 269 instances, 259 slices, 15 macros(91 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2036, tnet num: 635, tinst num: 269, tnode num: 2732, tedge num: 3740.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 696 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078491s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (119.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 169869
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1452): len = 147036, overlap = 0
PHY-3002 : Step(1453): len = 136242, overlap = 0
PHY-3002 : Step(1454): len = 127504, overlap = 0
PHY-3002 : Step(1455): len = 121301, overlap = 0
PHY-3002 : Step(1456): len = 116070, overlap = 0
PHY-3002 : Step(1457): len = 111149, overlap = 0
PHY-3002 : Step(1458): len = 106247, overlap = 0
PHY-3002 : Step(1459): len = 101721, overlap = 0
PHY-3002 : Step(1460): len = 97127.6, overlap = 0
PHY-3002 : Step(1461): len = 93085, overlap = 0
PHY-3002 : Step(1462): len = 88654.6, overlap = 0
PHY-3002 : Step(1463): len = 84715.1, overlap = 0
PHY-3002 : Step(1464): len = 80654, overlap = 0
PHY-3002 : Step(1465): len = 77215.1, overlap = 0
PHY-3002 : Step(1466): len = 73437.1, overlap = 0
PHY-3002 : Step(1467): len = 70108.1, overlap = 0
PHY-3002 : Step(1468): len = 66686.8, overlap = 0
PHY-3002 : Step(1469): len = 63475, overlap = 0
PHY-3002 : Step(1470): len = 60577.8, overlap = 0
PHY-3002 : Step(1471): len = 57706.9, overlap = 0
PHY-3002 : Step(1472): len = 54706.6, overlap = 0
PHY-3002 : Step(1473): len = 51513.5, overlap = 0
PHY-3002 : Step(1474): len = 48719.3, overlap = 0
PHY-3002 : Step(1475): len = 45974, overlap = 0
PHY-3002 : Step(1476): len = 43495.2, overlap = 0
PHY-3002 : Step(1477): len = 41172.7, overlap = 0
PHY-3002 : Step(1478): len = 38128.1, overlap = 0
PHY-3002 : Step(1479): len = 36200.7, overlap = 0
PHY-3002 : Step(1480): len = 34597.8, overlap = 0
PHY-3002 : Step(1481): len = 32087, overlap = 0
PHY-3002 : Step(1482): len = 30479.7, overlap = 0
PHY-3002 : Step(1483): len = 28688.1, overlap = 0
PHY-3002 : Step(1484): len = 26358.7, overlap = 0
PHY-3002 : Step(1485): len = 24545.2, overlap = 0
PHY-3002 : Step(1486): len = 22847, overlap = 0
PHY-3002 : Step(1487): len = 21387.3, overlap = 0.5
PHY-3002 : Step(1488): len = 19363.8, overlap = 1.75
PHY-3002 : Step(1489): len = 18240.1, overlap = 2
PHY-3002 : Step(1490): len = 17067.4, overlap = 1.5
PHY-3002 : Step(1491): len = 15743.1, overlap = 0.5
PHY-3002 : Step(1492): len = 14616.9, overlap = 0
PHY-3002 : Step(1493): len = 13886, overlap = 0
PHY-3002 : Step(1494): len = 12975, overlap = 0
PHY-3002 : Step(1495): len = 11292.1, overlap = 1
PHY-3002 : Step(1496): len = 10846.9, overlap = 1.5
PHY-3002 : Step(1497): len = 9892.3, overlap = 2.25
PHY-3002 : Step(1498): len = 9108.2, overlap = 2.75
PHY-3002 : Step(1499): len = 8751, overlap = 3
PHY-3002 : Step(1500): len = 8129.3, overlap = 4.25
PHY-3002 : Step(1501): len = 7961.9, overlap = 4.25
PHY-3002 : Step(1502): len = 7773.4, overlap = 4.25
PHY-3002 : Step(1503): len = 7363.5, overlap = 4.5
PHY-3002 : Step(1504): len = 7426, overlap = 4.25
PHY-3002 : Step(1505): len = 7276, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005200s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.28853e-06
PHY-3002 : Step(1506): len = 7052.7, overlap = 12.75
PHY-3002 : Step(1507): len = 6865.3, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.57705e-06
PHY-3002 : Step(1508): len = 6751.4, overlap = 13.75
PHY-3002 : Step(1509): len = 6777.6, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.31541e-05
PHY-3002 : Step(1510): len = 6709.4, overlap = 13.75
PHY-3002 : Step(1511): len = 6732.2, overlap = 13.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.03025e-06
PHY-3002 : Step(1512): len = 6713.2, overlap = 21
PHY-3002 : Step(1513): len = 6779.6, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.20605e-05
PHY-3002 : Step(1514): len = 6806.1, overlap = 21
PHY-3002 : Step(1515): len = 7181.6, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.4121e-05
PHY-3002 : Step(1516): len = 7075.9, overlap = 20
PHY-3002 : Step(1517): len = 8060.4, overlap = 19
PHY-3002 : Step(1518): len = 8938, overlap = 15.5
PHY-3002 : Step(1519): len = 8940.7, overlap = 15
PHY-3002 : Step(1520): len = 9030.9, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.8242e-05
PHY-3002 : Step(1521): len = 9229, overlap = 15.25
PHY-3002 : Step(1522): len = 9880.5, overlap = 14.25
PHY-3002 : Step(1523): len = 10327.2, overlap = 12.5
PHY-3002 : Step(1524): len = 10640, overlap = 10.25
PHY-3002 : Step(1525): len = 10824.4, overlap = 10.5
PHY-3002 : Step(1526): len = 11057.8, overlap = 10.25
PHY-3002 : Step(1527): len = 11253.9, overlap = 9.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.64839e-05
PHY-3002 : Step(1528): len = 11654.7, overlap = 9.5
PHY-3002 : Step(1529): len = 12330.2, overlap = 7.5
PHY-3002 : Step(1530): len = 12738.7, overlap = 7
PHY-3002 : Step(1531): len = 12746.5, overlap = 7.5
PHY-3002 : Step(1532): len = 12559.2, overlap = 6.75
PHY-3002 : Step(1533): len = 12424.3, overlap = 6.75
PHY-3002 : Step(1534): len = 12465.3, overlap = 6.75
PHY-3002 : Step(1535): len = 12388, overlap = 7
PHY-3002 : Step(1536): len = 12398, overlap = 7
PHY-3002 : Step(1537): len = 12399.9, overlap = 6.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000192968
PHY-3002 : Step(1538): len = 12508.9, overlap = 6.75
PHY-3002 : Step(1539): len = 12731.7, overlap = 5.75
PHY-3002 : Step(1540): len = 12989.9, overlap = 5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000385936
PHY-3002 : Step(1541): len = 13220.3, overlap = 4.25
PHY-3002 : Step(1542): len = 13361.5, overlap = 4.5
PHY-3002 : Step(1543): len = 13420.1, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044508s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (70.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00709159
PHY-3002 : Step(1544): len = 15760.6, overlap = 0.75
PHY-3002 : Step(1545): len = 15338.7, overlap = 1.5
PHY-3002 : Step(1546): len = 14932.3, overlap = 2.75
PHY-3002 : Step(1547): len = 14627.7, overlap = 3.5
PHY-3002 : Step(1548): len = 14241.6, overlap = 4
PHY-3002 : Step(1549): len = 13971.2, overlap = 3.75
PHY-3002 : Step(1550): len = 13824, overlap = 4
PHY-3002 : Step(1551): len = 13686.1, overlap = 4
PHY-3002 : Step(1552): len = 13563.9, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0141832
PHY-3002 : Step(1553): len = 13579, overlap = 4.25
PHY-3002 : Step(1554): len = 13570.2, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0283664
PHY-3002 : Step(1555): len = 13559.6, overlap = 4.75
PHY-3002 : Step(1556): len = 13548.9, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008542s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14683.2, Over = 0
PHY-3001 : Final: Len = 14683.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22168, over cnt = 29(0%), over = 46, worst = 3
PHY-1002 : len = 22768, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 22944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023158s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.5%)

RUN-1003 : finish command "place" in  2.184590s wall, 3.218750s user + 0.968750s system = 4.187500s CPU (191.7%)

RUN-1004 : used memory is 504 MB, reserved memory is 610 MB, peak memory is 768 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 98 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 70
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 271 instances
RUN-1001 : 130 mslices, 129 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22168, over cnt = 29(0%), over = 46, worst = 3
PHY-1002 : len = 22768, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 22944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026085s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (239.6%)

PHY-1001 : End global routing;  0.114578s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (122.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.023287s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53680, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.279513s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (156.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 53688, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.011846s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 53704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 53704
PHY-1001 : End DR Iter 2; 0.013831s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (113.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.636513s wall, 1.687500s user + 0.203125s system = 1.890625s CPU (115.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.875016s wall, 1.968750s user + 0.203125s system = 2.171875s CPU (115.8%)

RUN-1004 : used memory is 516 MB, reserved memory is 621 MB, peak memory is 768 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  280   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   515
  #lut only           192   out of    515   37.28%
  #reg only           235   out of    515   45.63%
  #lut&reg             88   out of    515   17.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 271
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4414
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 562 valid insts, and 11613 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.348077s wall, 5.796875s user + 0.046875s system = 5.843750s CPU (248.9%)

RUN-1004 : used memory is 516 MB, reserved memory is 621 MB, peak memory is 768 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.703665s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (102.7%)

RUN-1004 : used memory is 569 MB, reserved memory is 674 MB, peak memory is 768 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.646607s wall, 0.390625s user + 0.140625s system = 0.531250s CPU (8.0%)

RUN-1004 : used memory is 582 MB, reserved memory is 689 MB, peak memory is 768 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.893090s wall, 2.203125s user + 0.218750s system = 2.421875s CPU (27.2%)

RUN-1004 : used memory is 533 MB, reserved memory is 639 MB, peak memory is 768 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(39)
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(47)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(39)
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(47)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-8007 ERROR: net 'wei[3]' is constantly driven from multiple places in source/rtl/rgb_tx.v(49)
HDL-8007 ERROR: another driver from here in source/rtl/rgb_tx.v(85)
HDL-1007 : module 'rgb_tx' remains a black box, due to errors in its contents in source/rtl/rgb_tx.v(1)
HDL-8007 ERROR: rgb_tx is a black box in source/rtl/rgb_tx.v(1)
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2447/1050 useful/useless nets, 2259/912 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 208 onehot mux instances.
SYN-1020 : Optimized 1143 distributor mux.
SYN-1016 : Merged 1651 instances.
SYN-1015 : Optimize round 1, 5385 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 892/452 useful/useless nets, 704/1171 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1209 better
SYN-1014 : Optimize round 3
SYN-1032 : 632/249 useful/useless nets, 462/232 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     rgb_tx/reg0_b0
SYN-1002 :     rgb_tx/reg0_b1
SYN-1002 :     rgb_tx/reg0_b2
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 492 better
SYN-1014 : Optimize round 4
SYN-1032 : 629/0 useful/useless nets, 459/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          364
  #and                 29
  #nand                 0
  #or                   4
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                324
  #LATCH                0
#MACRO_ADD             15
#MACRO_EQ              17
#MACRO_MUX             59

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |40     |324    |33     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 7 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 643/0 useful/useless nets, 474/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 776/0 useful/useless nets, 607/0 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2501 : Optimize round 1, 150 better
SYN-2501 : Optimize round 2
SYN-1032 : 742/0 useful/useless nets, 573/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 15 macro adder
SYN-1032 : 981/0 useful/useless nets, 812/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 97 (3.32), #lev = 3 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 237 instances into 100 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 829/0 useful/useless nets, 660/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 323 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 98 LUT to BLE ...
SYN-4008 : Packed 98 LUT and 56 SEQ to BLE.
SYN-4003 : Packing 266 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (266 nodes)...
SYN-4004 : #1: Packed 31 SEQ (756 nodes)...
SYN-4005 : Packed 31 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 235 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 333/436 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  280   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   515
  #lut only           192   out of    515   37.28%
  #reg only           235   out of    515   45.63%
  #lut&reg             88   out of    515   17.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |515   |280   |323   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (177 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 271 instances
RUN-1001 : 130 mslices, 129 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 269 instances, 259 slices, 15 macros(91 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2036, tnet num: 635, tinst num: 269, tnode num: 2732, tedge num: 3740.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 354 clock pins, and constraint 696 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.064115s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 169869
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1557): len = 147036, overlap = 0
PHY-3002 : Step(1558): len = 136242, overlap = 0
PHY-3002 : Step(1559): len = 127504, overlap = 0
PHY-3002 : Step(1560): len = 121301, overlap = 0
PHY-3002 : Step(1561): len = 116070, overlap = 0
PHY-3002 : Step(1562): len = 111149, overlap = 0
PHY-3002 : Step(1563): len = 106247, overlap = 0
PHY-3002 : Step(1564): len = 101721, overlap = 0
PHY-3002 : Step(1565): len = 97127.6, overlap = 0
PHY-3002 : Step(1566): len = 93085, overlap = 0
PHY-3002 : Step(1567): len = 88654.6, overlap = 0
PHY-3002 : Step(1568): len = 84715.1, overlap = 0
PHY-3002 : Step(1569): len = 80654, overlap = 0
PHY-3002 : Step(1570): len = 77215.1, overlap = 0
PHY-3002 : Step(1571): len = 73437.1, overlap = 0
PHY-3002 : Step(1572): len = 70108.1, overlap = 0
PHY-3002 : Step(1573): len = 66686.8, overlap = 0
PHY-3002 : Step(1574): len = 63475, overlap = 0
PHY-3002 : Step(1575): len = 60577.8, overlap = 0
PHY-3002 : Step(1576): len = 57706.9, overlap = 0
PHY-3002 : Step(1577): len = 54706.6, overlap = 0
PHY-3002 : Step(1578): len = 51513.5, overlap = 0
PHY-3002 : Step(1579): len = 48719.3, overlap = 0
PHY-3002 : Step(1580): len = 45974, overlap = 0
PHY-3002 : Step(1581): len = 43495.2, overlap = 0
PHY-3002 : Step(1582): len = 41172.7, overlap = 0
PHY-3002 : Step(1583): len = 38128.1, overlap = 0
PHY-3002 : Step(1584): len = 36200.7, overlap = 0
PHY-3002 : Step(1585): len = 34597.8, overlap = 0
PHY-3002 : Step(1586): len = 32087, overlap = 0
PHY-3002 : Step(1587): len = 30479.7, overlap = 0
PHY-3002 : Step(1588): len = 28688.1, overlap = 0
PHY-3002 : Step(1589): len = 26358.7, overlap = 0
PHY-3002 : Step(1590): len = 24545.2, overlap = 0
PHY-3002 : Step(1591): len = 22847, overlap = 0
PHY-3002 : Step(1592): len = 21387.3, overlap = 0.5
PHY-3002 : Step(1593): len = 19363.8, overlap = 1.75
PHY-3002 : Step(1594): len = 18240.1, overlap = 2
PHY-3002 : Step(1595): len = 17067.4, overlap = 1.5
PHY-3002 : Step(1596): len = 15743.1, overlap = 0.5
PHY-3002 : Step(1597): len = 14616.9, overlap = 0
PHY-3002 : Step(1598): len = 13886, overlap = 0
PHY-3002 : Step(1599): len = 12975, overlap = 0
PHY-3002 : Step(1600): len = 11292.1, overlap = 1
PHY-3002 : Step(1601): len = 10846.9, overlap = 1.5
PHY-3002 : Step(1602): len = 9892.3, overlap = 2.25
PHY-3002 : Step(1603): len = 9108.2, overlap = 2.75
PHY-3002 : Step(1604): len = 8751, overlap = 3
PHY-3002 : Step(1605): len = 8129.3, overlap = 4.25
PHY-3002 : Step(1606): len = 7961.9, overlap = 4.25
PHY-3002 : Step(1607): len = 7773.4, overlap = 4.25
PHY-3002 : Step(1608): len = 7363.5, overlap = 4.5
PHY-3002 : Step(1609): len = 7426, overlap = 4.25
PHY-3002 : Step(1610): len = 7276, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006461s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.28853e-06
PHY-3002 : Step(1611): len = 7052.7, overlap = 12.75
PHY-3002 : Step(1612): len = 6865.3, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.57705e-06
PHY-3002 : Step(1613): len = 6751.4, overlap = 13.75
PHY-3002 : Step(1614): len = 6777.6, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.31541e-05
PHY-3002 : Step(1615): len = 6709.4, overlap = 13.75
PHY-3002 : Step(1616): len = 6732.2, overlap = 13.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.03025e-06
PHY-3002 : Step(1617): len = 6713.2, overlap = 21
PHY-3002 : Step(1618): len = 6779.6, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.20605e-05
PHY-3002 : Step(1619): len = 6806.1, overlap = 21
PHY-3002 : Step(1620): len = 7181.6, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.4121e-05
PHY-3002 : Step(1621): len = 7075.9, overlap = 20
PHY-3002 : Step(1622): len = 8060.4, overlap = 19
PHY-3002 : Step(1623): len = 8938, overlap = 15.5
PHY-3002 : Step(1624): len = 8940.7, overlap = 15
PHY-3002 : Step(1625): len = 9030.9, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.8242e-05
PHY-3002 : Step(1626): len = 9229, overlap = 15.25
PHY-3002 : Step(1627): len = 9880.5, overlap = 14.25
PHY-3002 : Step(1628): len = 10327.2, overlap = 12.5
PHY-3002 : Step(1629): len = 10640, overlap = 10.25
PHY-3002 : Step(1630): len = 10824.4, overlap = 10.5
PHY-3002 : Step(1631): len = 11057.8, overlap = 10.25
PHY-3002 : Step(1632): len = 11253.9, overlap = 9.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.64839e-05
PHY-3002 : Step(1633): len = 11654.7, overlap = 9.5
PHY-3002 : Step(1634): len = 12330.2, overlap = 7.5
PHY-3002 : Step(1635): len = 12738.7, overlap = 7
PHY-3002 : Step(1636): len = 12746.5, overlap = 7.5
PHY-3002 : Step(1637): len = 12559.2, overlap = 6.75
PHY-3002 : Step(1638): len = 12424.3, overlap = 6.75
PHY-3002 : Step(1639): len = 12465.3, overlap = 6.75
PHY-3002 : Step(1640): len = 12388, overlap = 7
PHY-3002 : Step(1641): len = 12398, overlap = 7
PHY-3002 : Step(1642): len = 12399.9, overlap = 6.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000192968
PHY-3002 : Step(1643): len = 12508.9, overlap = 6.75
PHY-3002 : Step(1644): len = 12731.7, overlap = 5.75
PHY-3002 : Step(1645): len = 12989.9, overlap = 5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000385936
PHY-3002 : Step(1646): len = 13220.3, overlap = 4.25
PHY-3002 : Step(1647): len = 13361.5, overlap = 4.5
PHY-3002 : Step(1648): len = 13420.1, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044314s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (176.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.984143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00709159
PHY-3002 : Step(1649): len = 15760.6, overlap = 0.75
PHY-3002 : Step(1650): len = 15338.7, overlap = 1.5
PHY-3002 : Step(1651): len = 14932.3, overlap = 2.75
PHY-3002 : Step(1652): len = 14627.7, overlap = 3.5
PHY-3002 : Step(1653): len = 14241.6, overlap = 4
PHY-3002 : Step(1654): len = 13971.2, overlap = 3.75
PHY-3002 : Step(1655): len = 13824, overlap = 4
PHY-3002 : Step(1656): len = 13686.1, overlap = 4
PHY-3002 : Step(1657): len = 13563.9, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0141832
PHY-3002 : Step(1658): len = 13579, overlap = 4.25
PHY-3002 : Step(1659): len = 13570.2, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0283664
PHY-3002 : Step(1660): len = 13559.6, overlap = 4.75
PHY-3002 : Step(1661): len = 13548.9, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009549s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14683.2, Over = 0
PHY-3001 : Final: Len = 14683.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22168, over cnt = 29(0%), over = 46, worst = 3
PHY-1002 : len = 22768, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 22944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027711s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (169.2%)

RUN-1003 : finish command "place" in  2.232426s wall, 3.312500s user + 1.187500s system = 4.500000s CPU (201.6%)

RUN-1004 : used memory is 533 MB, reserved memory is 638 MB, peak memory is 768 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 98 to 69
PHY-1001 : Pin misalignment score is improved from 69 to 70
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 271 instances
RUN-1001 : 130 mslices, 129 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 637 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 215 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 22168, over cnt = 29(0%), over = 46, worst = 3
PHY-1002 : len = 22768, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 22944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026871s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (174.4%)

PHY-1001 : End global routing;  0.169317s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.024287s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 53680, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End Routed; 0.303061s wall, 0.390625s user + 0.062500s system = 0.453125s CPU (149.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 53688, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010938s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (285.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 53704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 53704
PHY-1001 : End DR Iter 2; 0.010551s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (148.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.750771s wall, 1.765625s user + 0.171875s system = 1.937500s CPU (110.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.050069s wall, 2.109375s user + 0.171875s system = 2.281250s CPU (111.3%)

RUN-1004 : used memory is 551 MB, reserved memory is 654 MB, peak memory is 768 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  280   out of  19600    1.43%
#reg                  323   out of  19600    1.65%
#le                   515
  #lut only           192   out of    515   37.28%
  #reg only           235   out of    515   45.63%
  #lut&reg             88   out of    515   17.09%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    7   out of    188    3.72%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 271
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 637, pip num: 4414
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 562 valid insts, and 11613 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.472970s wall, 6.093750s user + 0.062500s system = 6.156250s CPU (248.9%)

RUN-1004 : used memory is 551 MB, reserved memory is 654 MB, peak memory is 768 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.979024s wall, 2.062500s user + 0.078125s system = 2.140625s CPU (108.2%)

RUN-1004 : used memory is 584 MB, reserved memory is 688 MB, peak memory is 768 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.652773s wall, 0.281250s user + 0.203125s system = 0.484375s CPU (7.3%)

RUN-1004 : used memory is 598 MB, reserved memory is 703 MB, peak memory is 768 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.165419s wall, 2.500000s user + 0.359375s system = 2.859375s CPU (31.2%)

RUN-1004 : used memory is 553 MB, reserved memory is 657 MB, peak memory is 768 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(60)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(60)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2446/1050 useful/useless nets, 2258/912 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 208 onehot mux instances.
SYN-1020 : Optimized 1143 distributor mux.
SYN-1016 : Merged 1651 instances.
SYN-1015 : Optimize round 1, 5384 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 892/451 useful/useless nets, 704/1171 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1208 better
SYN-1014 : Optimize round 3
SYN-1032 : 891/0 useful/useless nets, 703/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          550
  #and                 58
  #nand                 0
  #or                   9
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                470
  #LATCH                0
#MACRO_ADD             20
#MACRO_EQ              33
#MACRO_MUX             96

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |80     |470    |54     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 910/0 useful/useless nets, 723/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1150/0 useful/useless nets, 963/0 useful/useless insts
SYN-1016 : Merged 59 instances.
SYN-2501 : Optimize round 1, 267 better
SYN-2501 : Optimize round 2
SYN-1032 : 1091/0 useful/useless nets, 904/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1032 : 1388/0 useful/useless nets, 1201/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 164 (3.29), #lev = 3 (1.96)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 416 instances into 169 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1122/0 useful/useless nets, 935/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b1
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 1120/0 useful/useless nets, 933/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 468 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 6 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 165 LUT to BLE ...
SYN-4008 : Packed 165 LUT and 94 SEQ to BLE.
SYN-4003 : Packing 368 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (368 nodes)...
SYN-4004 : #1: Packed 47 SEQ (1017 nodes)...
SYN-4005 : Packed 47 SEQ with LUT/SLICE
SYN-4006 : 40 single LUT's are left
SYN-4006 : 321 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 486/613 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  393   out of  19600    2.01%
#reg                  468   out of  19600    2.39%
#le                   714
  #lut only           246   out of    714   34.45%
  #reg only           321   out of    714   44.96%
  #lut&reg            147   out of    714   20.59%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |714   |393   |468   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (257 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 374 instances
RUN-1001 : 180 mslices, 180 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 852 nets
RUN-1001 : 546 nets have 2 pins
RUN-1001 : 270 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 372 instances, 360 slices, 20 macros(114 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2817, tnet num: 850, tinst num: 372, tnode num: 3832, tedge num: 5035.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 520 clock pins, and constraint 1015 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.106496s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (205.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 226168
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.977959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1662): len = 189743, overlap = 0
PHY-3002 : Step(1663): len = 171365, overlap = 0
PHY-3002 : Step(1664): len = 160913, overlap = 0
PHY-3002 : Step(1665): len = 154578, overlap = 0
PHY-3002 : Step(1666): len = 146994, overlap = 0
PHY-3002 : Step(1667): len = 141614, overlap = 0
PHY-3002 : Step(1668): len = 134917, overlap = 0
PHY-3002 : Step(1669): len = 130562, overlap = 0
PHY-3002 : Step(1670): len = 124998, overlap = 0
PHY-3002 : Step(1671): len = 121284, overlap = 0
PHY-3002 : Step(1672): len = 116363, overlap = 0
PHY-3002 : Step(1673): len = 112653, overlap = 0
PHY-3002 : Step(1674): len = 107899, overlap = 0
PHY-3002 : Step(1675): len = 103962, overlap = 0
PHY-3002 : Step(1676): len = 99721.9, overlap = 0
PHY-3002 : Step(1677): len = 96094.2, overlap = 0
PHY-3002 : Step(1678): len = 92206.2, overlap = 0
PHY-3002 : Step(1679): len = 88953.9, overlap = 0
PHY-3002 : Step(1680): len = 85133.8, overlap = 0
PHY-3002 : Step(1681): len = 81936.5, overlap = 0
PHY-3002 : Step(1682): len = 78271.6, overlap = 0
PHY-3002 : Step(1683): len = 75322.1, overlap = 0
PHY-3002 : Step(1684): len = 72373.8, overlap = 0
PHY-3002 : Step(1685): len = 69227.8, overlap = 0
PHY-3002 : Step(1686): len = 66800.1, overlap = 0
PHY-3002 : Step(1687): len = 64487.9, overlap = 0
PHY-3002 : Step(1688): len = 62141.8, overlap = 0
PHY-3002 : Step(1689): len = 59904.3, overlap = 0
PHY-3002 : Step(1690): len = 57587.5, overlap = 0
PHY-3002 : Step(1691): len = 55369.2, overlap = 0
PHY-3002 : Step(1692): len = 53138, overlap = 0
PHY-3002 : Step(1693): len = 50924.6, overlap = 0
PHY-3002 : Step(1694): len = 48882.3, overlap = 0
PHY-3002 : Step(1695): len = 46482.6, overlap = 0
PHY-3002 : Step(1696): len = 44283.5, overlap = 0
PHY-3002 : Step(1697): len = 42269.5, overlap = 0.75
PHY-3002 : Step(1698): len = 40289.9, overlap = 1
PHY-3002 : Step(1699): len = 38100.3, overlap = 1.5
PHY-3002 : Step(1700): len = 36083.7, overlap = 1.5
PHY-3002 : Step(1701): len = 34255.2, overlap = 2
PHY-3002 : Step(1702): len = 32569, overlap = 1.75
PHY-3002 : Step(1703): len = 30183.3, overlap = 2.75
PHY-3002 : Step(1704): len = 28238.5, overlap = 2.75
PHY-3002 : Step(1705): len = 26935.8, overlap = 2.5
PHY-3002 : Step(1706): len = 25453.9, overlap = 2.25
PHY-3002 : Step(1707): len = 23732.5, overlap = 2.25
PHY-3002 : Step(1708): len = 21972.5, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00117946
PHY-3002 : Step(1709): len = 21551.5, overlap = 3.5
PHY-3002 : Step(1710): len = 21561.7, overlap = 2.75
PHY-3002 : Step(1711): len = 21242.3, overlap = 2.5
PHY-3002 : Step(1712): len = 20012.5, overlap = 2.25
PHY-3002 : Step(1713): len = 18199, overlap = 2
PHY-3002 : Step(1714): len = 17501, overlap = 1.75
PHY-3002 : Step(1715): len = 16896.5, overlap = 2.25
PHY-3002 : Step(1716): len = 16061.5, overlap = 2.75
PHY-3002 : Step(1717): len = 14662.2, overlap = 2.5
PHY-3002 : Step(1718): len = 13996.1, overlap = 1.5
PHY-3002 : Step(1719): len = 13493.5, overlap = 1.5
PHY-3002 : Step(1720): len = 12974.9, overlap = 2.5
PHY-3002 : Step(1721): len = 12589.4, overlap = 2
PHY-3002 : Step(1722): len = 12421.4, overlap = 1.75
PHY-3002 : Step(1723): len = 12104.3, overlap = 2.25
PHY-3002 : Step(1724): len = 11711, overlap = 2.75
PHY-3002 : Step(1725): len = 11092.4, overlap = 3.75
PHY-3002 : Step(1726): len = 10870.6, overlap = 3
PHY-3002 : Step(1727): len = 10925.2, overlap = 3
PHY-3002 : Step(1728): len = 10637.4, overlap = 3
PHY-3002 : Step(1729): len = 10137.7, overlap = 3.5
PHY-3002 : Step(1730): len = 9811.8, overlap = 2.5
PHY-3002 : Step(1731): len = 9887.5, overlap = 2.5
PHY-3002 : Step(1732): len = 9848.5, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00235893
PHY-3002 : Step(1733): len = 9668, overlap = 2.5
PHY-3002 : Step(1734): len = 9283.2, overlap = 4
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00471786
PHY-3002 : Step(1735): len = 9130.6, overlap = 4
PHY-3002 : Step(1736): len = 9161.4, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005328s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.26598e-06
PHY-3002 : Step(1737): len = 9076, overlap = 16.75
PHY-3002 : Step(1738): len = 9080.3, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.53195e-06
PHY-3002 : Step(1739): len = 8993.1, overlap = 16.5
PHY-3002 : Step(1740): len = 8993.1, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.06391e-06
PHY-3002 : Step(1741): len = 9029.5, overlap = 16.5
PHY-3002 : Step(1742): len = 9042.1, overlap = 16.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.58633e-06
PHY-3002 : Step(1743): len = 8934.3, overlap = 33.5
PHY-3002 : Step(1744): len = 8978.7, overlap = 33.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.45096e-06
PHY-3002 : Step(1745): len = 9065.5, overlap = 33.25
PHY-3002 : Step(1746): len = 9838.4, overlap = 28.5
PHY-3002 : Step(1747): len = 10201, overlap = 27.25
PHY-3002 : Step(1748): len = 10444.5, overlap = 28
PHY-3002 : Step(1749): len = 10632.2, overlap = 27.25
PHY-3002 : Step(1750): len = 10962.3, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.69019e-05
PHY-3002 : Step(1751): len = 10930, overlap = 25.5
PHY-3002 : Step(1752): len = 11152.1, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.87484e-05
PHY-3002 : Step(1753): len = 11398.7, overlap = 24.5
PHY-3002 : Step(1754): len = 12472.4, overlap = 22.5
PHY-3002 : Step(1755): len = 12935.8, overlap = 21.25
PHY-3002 : Step(1756): len = 13127.4, overlap = 19.25
PHY-3002 : Step(1757): len = 13811.6, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034962s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (134.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000187031
PHY-3002 : Step(1758): len = 22721.7, overlap = 5.5
PHY-3002 : Step(1759): len = 21533.9, overlap = 11
PHY-3002 : Step(1760): len = 20752.5, overlap = 14.25
PHY-3002 : Step(1761): len = 19939, overlap = 13.75
PHY-3002 : Step(1762): len = 19548.8, overlap = 14
PHY-3002 : Step(1763): len = 19405.6, overlap = 13.25
PHY-3002 : Step(1764): len = 19241.8, overlap = 12.5
PHY-3002 : Step(1765): len = 18901.3, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000374062
PHY-3002 : Step(1766): len = 19243.4, overlap = 13.5
PHY-3002 : Step(1767): len = 19364.2, overlap = 14
PHY-3002 : Step(1768): len = 19426, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000748124
PHY-3002 : Step(1769): len = 19666.8, overlap = 12.75
PHY-3002 : Step(1770): len = 19737, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010629s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.0%)

PHY-3001 : Legalized: Len = 21445.6, Over = 0
PHY-3001 : Final: Len = 21445.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33896, over cnt = 48(0%), over = 58, worst = 2
PHY-1002 : len = 34712, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 34944, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 34960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041299s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.5%)

RUN-1003 : finish command "place" in  2.774486s wall, 3.890625s user + 1.625000s system = 5.515625s CPU (198.8%)

RUN-1004 : used memory is 553 MB, reserved memory is 657 MB, peak memory is 768 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 163 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 117
PHY-1001 : Pin misalignment score is improved from 117 to 117
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 374 instances
RUN-1001 : 180 mslices, 180 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 852 nets
RUN-1001 : 546 nets have 2 pins
RUN-1001 : 270 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 33896, over cnt = 48(0%), over = 58, worst = 2
PHY-1002 : len = 34712, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 34944, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 34960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038373s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (244.3%)

PHY-1001 : End global routing;  0.162798s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (144.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.163289s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (114.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 74624, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 0.465877s wall, 0.796875s user + 0.062500s system = 0.859375s CPU (184.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 74616, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.017158s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 74632, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.013806s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 74648, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 74648
PHY-1001 : End DR Iter 3; 0.015782s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (396.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.224650s wall, 2.546875s user + 0.187500s system = 2.734375s CPU (122.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.561344s wall, 2.937500s user + 0.218750s system = 3.156250s CPU (123.2%)

RUN-1004 : used memory is 544 MB, reserved memory is 648 MB, peak memory is 783 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  393   out of  19600    2.01%
#reg                  468   out of  19600    2.39%
#le                   714
  #lut only           246   out of    714   34.45%
  #reg only           321   out of    714   44.96%
  #lut&reg            147   out of    714   20.59%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 374
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 852, pip num: 6274
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 634 valid insts, and 16342 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.595541s wall, 7.000000s user + 0.171875s system = 7.171875s CPU (276.3%)

RUN-1004 : used memory is 548 MB, reserved memory is 650 MB, peak memory is 783 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.016912s wall, 1.968750s user + 0.125000s system = 2.093750s CPU (103.8%)

RUN-1004 : used memory is 581 MB, reserved memory is 699 MB, peak memory is 783 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.647840s wall, 0.328125s user + 0.156250s system = 0.484375s CPU (7.3%)

RUN-1004 : used memory is 595 MB, reserved memory is 712 MB, peak memory is 783 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.201896s wall, 2.437500s user + 0.296875s system = 2.734375s CPU (29.7%)

RUN-1004 : used memory is 550 MB, reserved memory is 668 MB, peak memory is 783 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(61)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(61)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2445/1050 useful/useless nets, 2257/912 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 208 onehot mux instances.
SYN-1020 : Optimized 1143 distributor mux.
SYN-1016 : Merged 1651 instances.
SYN-1015 : Optimize round 1, 5384 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 891/451 useful/useless nets, 703/1171 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1208 better
SYN-1014 : Optimize round 3
SYN-1032 : 890/0 useful/useless nets, 702/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          550
  #and                 58
  #nand                 0
  #or                   9
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                470
  #LATCH                0
#MACRO_ADD             20
#MACRO_EQ              32
#MACRO_MUX             96

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |80     |470    |53     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 909/0 useful/useless nets, 722/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1145/0 useful/useless nets, 958/0 useful/useless insts
SYN-1016 : Merged 59 instances.
SYN-2501 : Optimize round 1, 263 better
SYN-2501 : Optimize round 2
SYN-1032 : 1086/0 useful/useless nets, 899/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1032 : 1383/0 useful/useless nets, 1196/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 163 (3.29), #lev = 3 (1.97)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 411 instances into 168 LUTs, name keeping = 75%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1121/0 useful/useless nets, 934/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     rgb_tx/reg0_b1
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 1119/0 useful/useless nets, 932/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 468 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 6 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 164 LUT to BLE ...
SYN-4008 : Packed 164 LUT and 94 SEQ to BLE.
SYN-4003 : Packing 368 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (368 nodes)...
SYN-4004 : #1: Packed 47 SEQ (1017 nodes)...
SYN-4005 : Packed 47 SEQ with LUT/SLICE
SYN-4006 : 39 single LUT's are left
SYN-4006 : 321 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 485/612 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  392   out of  19600    2.00%
#reg                  468   out of  19600    2.39%
#le                   713
  #lut only           245   out of    713   34.36%
  #reg only           321   out of    713   45.02%
  #lut&reg            147   out of    713   20.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |713   |392   |468   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (256 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 374 instances
RUN-1001 : 180 mslices, 180 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 852 nets
RUN-1001 : 546 nets have 2 pins
RUN-1001 : 270 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 372 instances, 360 slices, 20 macros(114 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 2812, tnet num: 850, tinst num: 372, tnode num: 3826, tedge num: 5030.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 518 clock pins, and constraint 1014 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.114180s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (123.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 218634
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.977959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1771): len = 189388, overlap = 0
PHY-3002 : Step(1772): len = 173085, overlap = 0
PHY-3002 : Step(1773): len = 160638, overlap = 0
PHY-3002 : Step(1774): len = 152771, overlap = 0
PHY-3002 : Step(1775): len = 145411, overlap = 0
PHY-3002 : Step(1776): len = 139206, overlap = 0
PHY-3002 : Step(1777): len = 132848, overlap = 0
PHY-3002 : Step(1778): len = 127139, overlap = 0
PHY-3002 : Step(1779): len = 121674, overlap = 0
PHY-3002 : Step(1780): len = 116866, overlap = 0
PHY-3002 : Step(1781): len = 112120, overlap = 0
PHY-3002 : Step(1782): len = 107629, overlap = 0
PHY-3002 : Step(1783): len = 103189, overlap = 0
PHY-3002 : Step(1784): len = 99159.2, overlap = 0
PHY-3002 : Step(1785): len = 94849.7, overlap = 0
PHY-3002 : Step(1786): len = 91163, overlap = 0
PHY-3002 : Step(1787): len = 87421.3, overlap = 0
PHY-3002 : Step(1788): len = 83737.2, overlap = 0
PHY-3002 : Step(1789): len = 80195.2, overlap = 0
PHY-3002 : Step(1790): len = 76606.5, overlap = 0
PHY-3002 : Step(1791): len = 73529.8, overlap = 0
PHY-3002 : Step(1792): len = 70576.4, overlap = 0
PHY-3002 : Step(1793): len = 67950.6, overlap = 0
PHY-3002 : Step(1794): len = 65116.6, overlap = 0
PHY-3002 : Step(1795): len = 62527.3, overlap = 0
PHY-3002 : Step(1796): len = 60438.3, overlap = 0
PHY-3002 : Step(1797): len = 58174.2, overlap = 0
PHY-3002 : Step(1798): len = 56006.5, overlap = 0
PHY-3002 : Step(1799): len = 53948.6, overlap = 0
PHY-3002 : Step(1800): len = 51610.5, overlap = 0
PHY-3002 : Step(1801): len = 49365, overlap = 0
PHY-3002 : Step(1802): len = 47411.8, overlap = 0
PHY-3002 : Step(1803): len = 45464.4, overlap = 0
PHY-3002 : Step(1804): len = 43233.8, overlap = 0
PHY-3002 : Step(1805): len = 41226.1, overlap = 0
PHY-3002 : Step(1806): len = 39234.3, overlap = 0
PHY-3002 : Step(1807): len = 37625.1, overlap = 0
PHY-3002 : Step(1808): len = 35910.2, overlap = 0
PHY-3002 : Step(1809): len = 34242.3, overlap = 0
PHY-3002 : Step(1810): len = 32275.7, overlap = 0
PHY-3002 : Step(1811): len = 30147.6, overlap = 0
PHY-3002 : Step(1812): len = 28622.6, overlap = 0
PHY-3002 : Step(1813): len = 27598.5, overlap = 0
PHY-3002 : Step(1814): len = 25331, overlap = 0
PHY-3002 : Step(1815): len = 23756, overlap = 0.25
PHY-3002 : Step(1816): len = 22562.5, overlap = 1.25
PHY-3002 : Step(1817): len = 21089.9, overlap = 2.25
PHY-3002 : Step(1818): len = 18647.3, overlap = 3.25
PHY-3002 : Step(1819): len = 17604.6, overlap = 2.75
PHY-3002 : Step(1820): len = 17206.2, overlap = 3
PHY-3002 : Step(1821): len = 14491.5, overlap = 2.5
PHY-3002 : Step(1822): len = 14087, overlap = 2.5
PHY-3002 : Step(1823): len = 13456.4, overlap = 3.25
PHY-3002 : Step(1824): len = 13043.3, overlap = 3.25
PHY-3002 : Step(1825): len = 12624.3, overlap = 3.5
PHY-3002 : Step(1826): len = 11958.9, overlap = 3.5
PHY-3002 : Step(1827): len = 11627.4, overlap = 3.5
PHY-3002 : Step(1828): len = 11196.9, overlap = 3.5
PHY-3002 : Step(1829): len = 10986, overlap = 6
PHY-3002 : Step(1830): len = 10983.1, overlap = 7
PHY-3002 : Step(1831): len = 11125.1, overlap = 6.5
PHY-3002 : Step(1832): len = 10769.6, overlap = 7.5
PHY-3002 : Step(1833): len = 10300.7, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000409238
PHY-3002 : Step(1834): len = 9884.5, overlap = 5.25
PHY-3002 : Step(1835): len = 9807.1, overlap = 3.5
PHY-3002 : Step(1836): len = 9830.5, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000818476
PHY-3002 : Step(1837): len = 9641.6, overlap = 5.25
PHY-3002 : Step(1838): len = 9687.1, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006782s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (230.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.53807e-06
PHY-3002 : Step(1839): len = 9556.5, overlap = 17.5
PHY-3002 : Step(1840): len = 9587.5, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.07614e-06
PHY-3002 : Step(1841): len = 9547.8, overlap = 20.75
PHY-3002 : Step(1842): len = 9547.8, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.15229e-06
PHY-3002 : Step(1843): len = 9529.8, overlap = 21
PHY-3002 : Step(1844): len = 9529.8, overlap = 21
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.33249e-06
PHY-3002 : Step(1845): len = 9571, overlap = 33.75
PHY-3002 : Step(1846): len = 9608.8, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.66497e-06
PHY-3002 : Step(1847): len = 9569.3, overlap = 33.75
PHY-3002 : Step(1848): len = 10124.2, overlap = 32.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.73299e-05
PHY-3002 : Step(1849): len = 9911.4, overlap = 32
PHY-3002 : Step(1850): len = 11620.1, overlap = 25
PHY-3002 : Step(1851): len = 11495.9, overlap = 23
PHY-3002 : Step(1852): len = 11898.6, overlap = 22.25
PHY-3002 : Step(1853): len = 12503.3, overlap = 20
PHY-3002 : Step(1854): len = 12399, overlap = 19.75
PHY-3002 : Step(1855): len = 12364.3, overlap = 19.5
PHY-3002 : Step(1856): len = 12554.6, overlap = 19.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.46599e-05
PHY-3002 : Step(1857): len = 13089.8, overlap = 16.75
PHY-3002 : Step(1858): len = 14303.2, overlap = 15.5
PHY-3002 : Step(1859): len = 14510.7, overlap = 14
PHY-3002 : Step(1860): len = 14692.7, overlap = 13.5
PHY-3002 : Step(1861): len = 15163.5, overlap = 13.5
PHY-3002 : Step(1862): len = 15405, overlap = 12.25
PHY-3002 : Step(1863): len = 15638.7, overlap = 11
PHY-3002 : Step(1864): len = 15585.8, overlap = 10.75
PHY-3002 : Step(1865): len = 15490.6, overlap = 11.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.93198e-05
PHY-3002 : Step(1866): len = 15919.4, overlap = 10
PHY-3002 : Step(1867): len = 16605.1, overlap = 9
PHY-3002 : Step(1868): len = 16830.2, overlap = 9
PHY-3002 : Step(1869): len = 16939, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00013864
PHY-3002 : Step(1870): len = 17420.7, overlap = 9.75
PHY-3002 : Step(1871): len = 17913.2, overlap = 8.75
PHY-3002 : Step(1872): len = 18288.2, overlap = 8.5
PHY-3002 : Step(1873): len = 18450.9, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.071773s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (239.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.977959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000364352
PHY-3002 : Step(1874): len = 21435.6, overlap = 3.5
PHY-3002 : Step(1875): len = 20260.4, overlap = 6.5
PHY-3002 : Step(1876): len = 19341.5, overlap = 7.5
PHY-3002 : Step(1877): len = 18992.6, overlap = 9.25
PHY-3002 : Step(1878): len = 18827.7, overlap = 10.5
PHY-3002 : Step(1879): len = 18725.4, overlap = 11.25
PHY-3002 : Step(1880): len = 18411.2, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000714274
PHY-3002 : Step(1881): len = 18670.9, overlap = 11.5
PHY-3002 : Step(1882): len = 18774.3, overlap = 10.75
PHY-3002 : Step(1883): len = 18794.3, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00142855
PHY-3002 : Step(1884): len = 18901.2, overlap = 11
PHY-3002 : Step(1885): len = 18948.4, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009848s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20615, Over = 0
PHY-3001 : Final: Len = 20615, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 31784, over cnt = 28(0%), over = 37, worst = 2
PHY-1002 : len = 32328, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 32392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035212s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (177.5%)

RUN-1003 : finish command "place" in  3.054882s wall, 5.062500s user + 1.343750s system = 6.406250s CPU (209.7%)

RUN-1004 : used memory is 552 MB, reserved memory is 668 MB, peak memory is 783 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 165 to 118
PHY-1001 : Pin misalignment score is improved from 118 to 117
PHY-1001 : Pin misalignment score is improved from 117 to 117
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 374 instances
RUN-1001 : 180 mslices, 180 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 852 nets
RUN-1001 : 546 nets have 2 pins
RUN-1001 : 270 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 31784, over cnt = 28(0%), over = 37, worst = 2
PHY-1002 : len = 32328, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 32392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035886s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (174.2%)

PHY-1001 : End global routing;  0.202804s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (107.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.288708s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (108.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 71704, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.518503s wall, 0.718750s user + 0.062500s system = 0.781250s CPU (150.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 71752, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.021352s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 71768, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 71768
PHY-1001 : End DR Iter 2; 0.015823s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.498420s wall, 2.562500s user + 0.312500s system = 2.875000s CPU (115.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.876766s wall, 2.968750s user + 0.328125s system = 3.296875s CPU (114.6%)

RUN-1004 : used memory is 575 MB, reserved memory is 690 MB, peak memory is 783 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  392   out of  19600    2.00%
#reg                  468   out of  19600    2.39%
#le                   713
  #lut only           245   out of    713   34.36%
  #reg only           321   out of    713   45.02%
  #lut&reg            147   out of    713   20.62%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 374
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 852, pip num: 6129
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 616 valid insts, and 16017 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.698049s wall, 6.859375s user + 0.156250s system = 7.015625s CPU (260.0%)

RUN-1004 : used memory is 575 MB, reserved memory is 690 MB, peak memory is 783 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.025128s wall, 1.984375s user + 0.062500s system = 2.046875s CPU (101.1%)

RUN-1004 : used memory is 608 MB, reserved memory is 724 MB, peak memory is 783 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.658715s wall, 0.328125s user + 0.156250s system = 0.484375s CPU (7.3%)

RUN-1004 : used memory is 616 MB, reserved memory is 733 MB, peak memory is 783 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.224349s wall, 2.453125s user + 0.218750s system = 2.671875s CPU (29.0%)

RUN-1004 : used memory is 571 MB, reserved memory is 688 MB, peak memory is 783 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(61)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(61)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3504/2 useful/useless nets, 3181/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 384 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2360 instances.
SYN-1015 : Optimize round 1, 5017 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1247/629 useful/useless nets, 924/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 1739 better
SYN-1014 : Optimize round 3
SYN-1032 : 1245/0 useful/useless nets, 922/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          742
  #and                 58
  #nand                 0
  #or                  17
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                650
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              33
#MACRO_MUX            112

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |92     |650    |65     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1264/0 useful/useless nets, 942/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1504/0 useful/useless nets, 1182/0 useful/useless insts
SYN-1016 : Merged 59 instances.
SYN-2501 : Optimize round 1, 267 better
SYN-2501 : Optimize round 2
SYN-1032 : 1445/0 useful/useless nets, 1123/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 1929/0 useful/useless nets, 1607/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 186 (3.17), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 444 instances into 189 LUTs, name keeping = 76%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1646/0 useful/useless nets, 1324/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 649 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 238 adder to BLE ...
SYN-4008 : Packed 238 adder and 7 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 186 LUT to BLE ...
SYN-4008 : Packed 186 LUT and 113 SEQ to BLE.
SYN-4003 : Packing 529 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (529 nodes)...
SYN-4004 : #1: Packed 63 SEQ (1552 nodes)...
SYN-4005 : Packed 63 SEQ with LUT/SLICE
SYN-4006 : 40 single LUT's are left
SYN-4006 : 466 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 652/858 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  572   out of  19600    2.92%
#reg                  649   out of  19600    3.31%
#le                  1038
  #lut only           389   out of   1038   37.48%
  #reg only           466   out of   1038   44.89%
  #lut&reg            183   out of   1038   17.63%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1038  |572   |649   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (346 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 537 instances
RUN-1001 : 261 mslices, 262 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1249 nets
RUN-1001 : 774 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 535 instances, 523 slices, 31 macros(193 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3991, tnet num: 1247, tinst num: 535, tnode num: 5368, tedge num: 7348.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 704 clock pins, and constraint 1377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.179684s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (121.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 345321
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.967980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1886): len = 298620, overlap = 0
PHY-3002 : Step(1887): len = 267708, overlap = 0
PHY-3002 : Step(1888): len = 245896, overlap = 0
PHY-3002 : Step(1889): len = 230870, overlap = 0
PHY-3002 : Step(1890): len = 219046, overlap = 0
PHY-3002 : Step(1891): len = 209462, overlap = 0
PHY-3002 : Step(1892): len = 201353, overlap = 0
PHY-3002 : Step(1893): len = 193670, overlap = 0
PHY-3002 : Step(1894): len = 186576, overlap = 0
PHY-3002 : Step(1895): len = 179834, overlap = 0
PHY-3002 : Step(1896): len = 173645, overlap = 0
PHY-3002 : Step(1897): len = 167874, overlap = 0
PHY-3002 : Step(1898): len = 162171, overlap = 0
PHY-3002 : Step(1899): len = 156452, overlap = 0
PHY-3002 : Step(1900): len = 150762, overlap = 0
PHY-3002 : Step(1901): len = 145085, overlap = 0
PHY-3002 : Step(1902): len = 139890, overlap = 0
PHY-3002 : Step(1903): len = 134732, overlap = 0
PHY-3002 : Step(1904): len = 129558, overlap = 0
PHY-3002 : Step(1905): len = 125071, overlap = 0
PHY-3002 : Step(1906): len = 120453, overlap = 0
PHY-3002 : Step(1907): len = 116052, overlap = 0
PHY-3002 : Step(1908): len = 111598, overlap = 0
PHY-3002 : Step(1909): len = 107268, overlap = 0
PHY-3002 : Step(1910): len = 102798, overlap = 0
PHY-3002 : Step(1911): len = 98882, overlap = 0
PHY-3002 : Step(1912): len = 94877.9, overlap = 0
PHY-3002 : Step(1913): len = 90377.6, overlap = 0
PHY-3002 : Step(1914): len = 86643.6, overlap = 0
PHY-3002 : Step(1915): len = 83171.5, overlap = 0.25
PHY-3002 : Step(1916): len = 78947.6, overlap = 0
PHY-3002 : Step(1917): len = 74112.5, overlap = 0.25
PHY-3002 : Step(1918): len = 70648.7, overlap = 0.25
PHY-3002 : Step(1919): len = 67412.1, overlap = 0.5
PHY-3002 : Step(1920): len = 63569.2, overlap = 0.75
PHY-3002 : Step(1921): len = 59173.7, overlap = 2
PHY-3002 : Step(1922): len = 56036.6, overlap = 2.5
PHY-3002 : Step(1923): len = 53028, overlap = 4.5
PHY-3002 : Step(1924): len = 49653.1, overlap = 6.5
PHY-3002 : Step(1925): len = 45705.6, overlap = 8
PHY-3002 : Step(1926): len = 43552.8, overlap = 7.75
PHY-3002 : Step(1927): len = 40768.5, overlap = 9.5
PHY-3002 : Step(1928): len = 36382.7, overlap = 13
PHY-3002 : Step(1929): len = 34235.2, overlap = 14.75
PHY-3002 : Step(1930): len = 33197.1, overlap = 16
PHY-3002 : Step(1931): len = 27701.1, overlap = 18.75
PHY-3002 : Step(1932): len = 25897.1, overlap = 20
PHY-3002 : Step(1933): len = 25447.8, overlap = 20.25
PHY-3002 : Step(1934): len = 21222.6, overlap = 29
PHY-3002 : Step(1935): len = 19862.7, overlap = 30.25
PHY-3002 : Step(1936): len = 18510.7, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.49939e-05
PHY-3002 : Step(1937): len = 18109.7, overlap = 30.75
PHY-3002 : Step(1938): len = 18504.8, overlap = 28.75
PHY-3002 : Step(1939): len = 19498.3, overlap = 24.75
PHY-3002 : Step(1940): len = 19263.6, overlap = 24
PHY-3002 : Step(1941): len = 19272.9, overlap = 23.5
PHY-3002 : Step(1942): len = 19558.1, overlap = 20.75
PHY-3002 : Step(1943): len = 19647.1, overlap = 17.25
PHY-3002 : Step(1944): len = 19571.5, overlap = 12.25
PHY-3002 : Step(1945): len = 19120.8, overlap = 8.5
PHY-3002 : Step(1946): len = 18924.4, overlap = 8
PHY-3002 : Step(1947): len = 18991.4, overlap = 4
PHY-3002 : Step(1948): len = 18882.1, overlap = 1.5
PHY-3002 : Step(1949): len = 18477.8, overlap = 1
PHY-3002 : Step(1950): len = 17794.1, overlap = 0.5
PHY-3002 : Step(1951): len = 17257.6, overlap = 0.75
PHY-3002 : Step(1952): len = 16880.1, overlap = 1.5
PHY-3002 : Step(1953): len = 16587.8, overlap = 4.75
PHY-3002 : Step(1954): len = 16014.4, overlap = 6.25
PHY-3002 : Step(1955): len = 15254.1, overlap = 7.25
PHY-3002 : Step(1956): len = 14556.3, overlap = 8
PHY-3002 : Step(1957): len = 14409.3, overlap = 7.75
PHY-3002 : Step(1958): len = 14449, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.99877e-05
PHY-3002 : Step(1959): len = 14162.9, overlap = 8.75
PHY-3002 : Step(1960): len = 13854.6, overlap = 9.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.99755e-05
PHY-3002 : Step(1961): len = 13632.4, overlap = 9.25
PHY-3002 : Step(1962): len = 13662.4, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006686s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.967980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.76757e-07
PHY-3002 : Step(1963): len = 13569.8, overlap = 20.25
PHY-3002 : Step(1964): len = 13576.6, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.75351e-06
PHY-3002 : Step(1965): len = 13459.7, overlap = 20.25
PHY-3002 : Step(1966): len = 13459.7, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.50703e-06
PHY-3002 : Step(1967): len = 13410.7, overlap = 20.25
PHY-3002 : Step(1968): len = 13446.8, overlap = 20
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.967980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.54799e-06
PHY-3002 : Step(1969): len = 13264, overlap = 38.5
PHY-3002 : Step(1970): len = 13340.2, overlap = 38.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.05432e-05
PHY-3002 : Step(1971): len = 13382, overlap = 38.25
PHY-3002 : Step(1972): len = 14389.6, overlap = 39
PHY-3002 : Step(1973): len = 15369.7, overlap = 35.5
PHY-3002 : Step(1974): len = 15863.2, overlap = 34.75
PHY-3002 : Step(1975): len = 16295.1, overlap = 32.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.10865e-05
PHY-3002 : Step(1976): len = 16861.7, overlap = 30.25
PHY-3002 : Step(1977): len = 17524.2, overlap = 25.75
PHY-3002 : Step(1978): len = 18559.8, overlap = 24.75
PHY-3002 : Step(1979): len = 18698.3, overlap = 24.25
PHY-3002 : Step(1980): len = 18813, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.054280s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (115.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.967980
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000251377
PHY-3002 : Step(1981): len = 31566.1, overlap = 11.25
PHY-3002 : Step(1982): len = 30686.3, overlap = 11.25
PHY-3002 : Step(1983): len = 29684.8, overlap = 14.25
PHY-3002 : Step(1984): len = 28818.6, overlap = 16.75
PHY-3002 : Step(1985): len = 28454.3, overlap = 16.75
PHY-3002 : Step(1986): len = 28325.2, overlap = 16.5
PHY-3002 : Step(1987): len = 28242.6, overlap = 15.5
PHY-3002 : Step(1988): len = 28216.4, overlap = 14.75
PHY-3002 : Step(1989): len = 27978.8, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000502754
PHY-3002 : Step(1990): len = 28600.4, overlap = 17.5
PHY-3002 : Step(1991): len = 28769.7, overlap = 16.5
PHY-3002 : Step(1992): len = 28711.2, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00100551
PHY-3002 : Step(1993): len = 29115.6, overlap = 16.75
PHY-3002 : Step(1994): len = 29278, overlap = 16.5
PHY-3002 : Step(1995): len = 29278, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009959s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (156.9%)

PHY-3001 : Legalized: Len = 31843.4, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 31963.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 47112, over cnt = 65(0%), over = 86, worst = 2
PHY-1002 : len = 48240, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 48512, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 48624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051447s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (121.5%)

RUN-1003 : finish command "place" in  3.237276s wall, 5.046875s user + 1.296875s system = 6.343750s CPU (196.0%)

RUN-1004 : used memory is 571 MB, reserved memory is 687 MB, peak memory is 783 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 182 to 129
PHY-1001 : Pin misalignment score is improved from 129 to 129
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 537 instances
RUN-1001 : 261 mslices, 262 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1249 nets
RUN-1001 : 774 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 47112, over cnt = 65(0%), over = 86, worst = 2
PHY-1002 : len = 48240, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 48512, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 48624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051883s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (120.5%)

PHY-1001 : End global routing;  0.214549s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (116.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.261354s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (107.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 102096, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 0.741058s wall, 1.015625s user + 0.062500s system = 1.078125s CPU (145.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 102064, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.028088s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 102096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 102096
PHY-1001 : End DR Iter 2; 0.020555s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (152.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.821314s wall, 2.953125s user + 0.265625s system = 3.218750s CPU (114.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.216143s wall, 3.359375s user + 0.296875s system = 3.656250s CPU (113.7%)

RUN-1004 : used memory is 593 MB, reserved memory is 706 MB, peak memory is 800 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  572   out of  19600    2.92%
#reg                  649   out of  19600    3.31%
#le                  1038
  #lut only           389   out of   1038   37.48%
  #reg only           466   out of   1038   44.89%
  #lut&reg            183   out of   1038   17.63%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 537
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1249, pip num: 8594
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 744 valid insts, and 23046 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.196246s wall, 8.328125s user + 0.187500s system = 8.515625s CPU (266.4%)

RUN-1004 : used memory is 593 MB, reserved memory is 706 MB, peak memory is 800 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.990251s wall, 1.921875s user + 0.078125s system = 2.000000s CPU (100.5%)

RUN-1004 : used memory is 625 MB, reserved memory is 740 MB, peak memory is 800 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.617940s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (3.1%)

RUN-1004 : used memory is 638 MB, reserved memory is 754 MB, peak memory is 800 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.145004s wall, 2.250000s user + 0.156250s system = 2.406250s CPU (26.3%)

RUN-1004 : used memory is 595 MB, reserved memory is 711 MB, peak memory is 800 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(56)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(56)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(128)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3498/2 useful/useless nets, 3175/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 384 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2358 instances.
SYN-1015 : Optimize round 1, 5016 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1241/629 useful/useless nets, 918/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 1735 better
SYN-1014 : Optimize round 3
SYN-1032 : 1239/0 useful/useless nets, 916/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Gate Statistics
#Basic gates          736
  #and                 58
  #nand                 0
  #or                  14
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                649
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              33
#MACRO_MUX            112

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |87     |649    |65     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 8 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1258/0 useful/useless nets, 936/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1497/0 useful/useless nets, 1175/0 useful/useless insts
SYN-1016 : Merged 59 instances.
SYN-2501 : Optimize round 1, 266 better
SYN-2501 : Optimize round 2
SYN-1032 : 1438/0 useful/useless nets, 1116/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 1922/0 useful/useless nets, 1600/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 182 (3.19), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 438 instances into 186 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1642/0 useful/useless nets, 1320/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 648 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 238 adder to BLE ...
SYN-4008 : Packed 238 adder and 7 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 183 LUT to BLE ...
SYN-4008 : Packed 183 LUT and 113 SEQ to BLE.
SYN-4003 : Packing 528 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (528 nodes)...
SYN-4004 : #1: Packed 61 SEQ (1556 nodes)...
SYN-4005 : Packed 61 SEQ with LUT/SLICE
SYN-4006 : 39 single LUT's are left
SYN-4006 : 467 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 650/856 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  648   out of  19600    3.31%
#le                  1036
  #lut only           388   out of   1036   37.45%
  #reg only           467   out of   1036   45.08%
  #lut&reg            181   out of   1036   17.47%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1036  |569   |648   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (345 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 536 instances
RUN-1001 : 261 mslices, 261 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1245 nets
RUN-1001 : 771 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 534 instances, 522 slices, 31 macros(193 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 3979, tnet num: 1243, tinst num: 534, tnode num: 5354, tedge num: 7332.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1243 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 702 clock pins, and constraint 1375 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.157699s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (109.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 347932
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1996): len = 277700, overlap = 0
PHY-3002 : Step(1997): len = 247426, overlap = 0
PHY-3002 : Step(1998): len = 233558, overlap = 0
PHY-3002 : Step(1999): len = 223357, overlap = 0
PHY-3002 : Step(2000): len = 214117, overlap = 0
PHY-3002 : Step(2001): len = 206053, overlap = 0
PHY-3002 : Step(2002): len = 198343, overlap = 0
PHY-3002 : Step(2003): len = 191682, overlap = 0
PHY-3002 : Step(2004): len = 184905, overlap = 0
PHY-3002 : Step(2005): len = 178933, overlap = 0
PHY-3002 : Step(2006): len = 172962, overlap = 0
PHY-3002 : Step(2007): len = 167245, overlap = 0
PHY-3002 : Step(2008): len = 161807, overlap = 0
PHY-3002 : Step(2009): len = 156454, overlap = 0
PHY-3002 : Step(2010): len = 151499, overlap = 0
PHY-3002 : Step(2011): len = 146524, overlap = 0
PHY-3002 : Step(2012): len = 141681, overlap = 0.25
PHY-3002 : Step(2013): len = 136698, overlap = 0.5
PHY-3002 : Step(2014): len = 132276, overlap = 0
PHY-3002 : Step(2015): len = 127870, overlap = 0
PHY-3002 : Step(2016): len = 123364, overlap = 0
PHY-3002 : Step(2017): len = 119030, overlap = 0
PHY-3002 : Step(2018): len = 114526, overlap = 0
PHY-3002 : Step(2019): len = 110466, overlap = 0
PHY-3002 : Step(2020): len = 106436, overlap = 0
PHY-3002 : Step(2021): len = 101915, overlap = 0
PHY-3002 : Step(2022): len = 98011.3, overlap = 0
PHY-3002 : Step(2023): len = 94469.5, overlap = 0
PHY-3002 : Step(2024): len = 90698.7, overlap = 0
PHY-3002 : Step(2025): len = 87324.6, overlap = 0
PHY-3002 : Step(2026): len = 83372.3, overlap = 0.25
PHY-3002 : Step(2027): len = 79760.4, overlap = 0.5
PHY-3002 : Step(2028): len = 76575.5, overlap = 0.75
PHY-3002 : Step(2029): len = 72848.5, overlap = 1.75
PHY-3002 : Step(2030): len = 69015.1, overlap = 2.75
PHY-3002 : Step(2031): len = 65714.5, overlap = 3
PHY-3002 : Step(2032): len = 62550.1, overlap = 4
PHY-3002 : Step(2033): len = 59592, overlap = 4.75
PHY-3002 : Step(2034): len = 55880.5, overlap = 6.25
PHY-3002 : Step(2035): len = 51880, overlap = 7.5
PHY-3002 : Step(2036): len = 48671.1, overlap = 9.5
PHY-3002 : Step(2037): len = 46382.6, overlap = 9.75
PHY-3002 : Step(2038): len = 42229.4, overlap = 12.5
PHY-3002 : Step(2039): len = 38224.8, overlap = 13
PHY-3002 : Step(2040): len = 36209.5, overlap = 14.75
PHY-3002 : Step(2041): len = 34612.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.56271e-05
PHY-3002 : Step(2042): len = 34123.1, overlap = 16
PHY-3002 : Step(2043): len = 35717.3, overlap = 2.75
PHY-3002 : Step(2044): len = 35143.5, overlap = 3.25
PHY-3002 : Step(2045): len = 34113, overlap = 2.75
PHY-3002 : Step(2046): len = 32776.6, overlap = 1.5
PHY-3002 : Step(2047): len = 30615.6, overlap = 1.25
PHY-3002 : Step(2048): len = 28709.6, overlap = 2.75
PHY-3002 : Step(2049): len = 27473.7, overlap = 4.25
PHY-3002 : Step(2050): len = 26340.3, overlap = 4.5
PHY-3002 : Step(2051): len = 24674.1, overlap = 6.5
PHY-3002 : Step(2052): len = 22841.5, overlap = 5.75
PHY-3002 : Step(2053): len = 21362.5, overlap = 6.5
PHY-3002 : Step(2054): len = 20200, overlap = 7
PHY-3002 : Step(2055): len = 18716.5, overlap = 9
PHY-3002 : Step(2056): len = 17793.7, overlap = 9.75
PHY-3002 : Step(2057): len = 17372.8, overlap = 10.75
PHY-3002 : Step(2058): len = 16550.8, overlap = 11.5
PHY-3002 : Step(2059): len = 15997.4, overlap = 10.75
PHY-3002 : Step(2060): len = 14824.6, overlap = 8.75
PHY-3002 : Step(2061): len = 14182.4, overlap = 8.25
PHY-3002 : Step(2062): len = 14188.3, overlap = 8.25
PHY-3002 : Step(2063): len = 14201.8, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000151254
PHY-3002 : Step(2064): len = 13899.3, overlap = 7.5
PHY-3002 : Step(2065): len = 13494.8, overlap = 8.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000302508
PHY-3002 : Step(2066): len = 13285.2, overlap = 8
PHY-3002 : Step(2067): len = 13352.6, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005163s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (302.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.21177e-06
PHY-3002 : Step(2068): len = 13141.5, overlap = 24
PHY-3002 : Step(2069): len = 13149.8, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.42355e-06
PHY-3002 : Step(2070): len = 12981.4, overlap = 24.25
PHY-3002 : Step(2071): len = 12981.4, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.8471e-06
PHY-3002 : Step(2072): len = 12922.7, overlap = 25
PHY-3002 : Step(2073): len = 12922.7, overlap = 25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.34012e-06
PHY-3002 : Step(2074): len = 12910.7, overlap = 43.5
PHY-3002 : Step(2075): len = 13267.2, overlap = 41.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.68025e-06
PHY-3002 : Step(2076): len = 12923.9, overlap = 41.25
PHY-3002 : Step(2077): len = 13188.9, overlap = 41.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.24684e-05
PHY-3002 : Step(2078): len = 13230.6, overlap = 39
PHY-3002 : Step(2079): len = 14814.8, overlap = 35.5
PHY-3002 : Step(2080): len = 15945.3, overlap = 33.5
PHY-3002 : Step(2081): len = 16384.1, overlap = 32.25
PHY-3002 : Step(2082): len = 17199.1, overlap = 29.25
PHY-3002 : Step(2083): len = 17636.7, overlap = 27.25
PHY-3002 : Step(2084): len = 17942.8, overlap = 24.25
PHY-3002 : Step(2085): len = 18374.2, overlap = 21.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.49367e-05
PHY-3002 : Step(2086): len = 18623.3, overlap = 21.5
PHY-3002 : Step(2087): len = 19013.5, overlap = 22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.12865e-05
PHY-3002 : Step(2088): len = 19459.3, overlap = 23
PHY-3002 : Step(2089): len = 21082.4, overlap = 23.25
PHY-3002 : Step(2090): len = 22182.1, overlap = 20.75
PHY-3002 : Step(2091): len = 22738, overlap = 21.5
PHY-3002 : Step(2092): len = 23178.5, overlap = 18.75
PHY-3002 : Step(2093): len = 23523.7, overlap = 18.25
PHY-3002 : Step(2094): len = 23460, overlap = 20.5
PHY-3002 : Step(2095): len = 23197.9, overlap = 19.75
PHY-3002 : Step(2096): len = 22899.3, overlap = 20.5
PHY-3002 : Step(2097): len = 22511.2, overlap = 18.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.2573e-05
PHY-3002 : Step(2098): len = 22731.2, overlap = 20
PHY-3002 : Step(2099): len = 23348.6, overlap = 20
PHY-3002 : Step(2100): len = 24007.7, overlap = 18.75
PHY-3002 : Step(2101): len = 24517.9, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000165146
PHY-3002 : Step(2102): len = 25096.1, overlap = 19.25
PHY-3002 : Step(2103): len = 25555.6, overlap = 19.25
PHY-3002 : Step(2104): len = 25842, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.082303s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (208.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00126562
PHY-3002 : Step(2105): len = 30926.6, overlap = 5.25
PHY-3002 : Step(2106): len = 30001.7, overlap = 7
PHY-3002 : Step(2107): len = 28828.1, overlap = 11.75
PHY-3002 : Step(2108): len = 27968, overlap = 15.75
PHY-3002 : Step(2109): len = 27415.2, overlap = 15.25
PHY-3002 : Step(2110): len = 27269.7, overlap = 15.75
PHY-3002 : Step(2111): len = 27248.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00253125
PHY-3002 : Step(2112): len = 27348.7, overlap = 16.25
PHY-3002 : Step(2113): len = 27394.7, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00506249
PHY-3002 : Step(2114): len = 27449.4, overlap = 15.75
PHY-3002 : Step(2115): len = 27468.9, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009650s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (161.9%)

PHY-3001 : Legalized: Len = 29761.9, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 29785.9, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45096, over cnt = 51(0%), over = 61, worst = 2
PHY-1002 : len = 45704, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 45864, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 45992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043568s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (179.3%)

RUN-1003 : finish command "place" in  3.317322s wall, 5.406250s user + 1.515625s system = 6.921875s CPU (208.7%)

RUN-1004 : used memory is 596 MB, reserved memory is 711 MB, peak memory is 800 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 168 to 115
PHY-1001 : Pin misalignment score is improved from 115 to 116
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 536 instances
RUN-1001 : 261 mslices, 261 lslices, 8 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1245 nets
RUN-1001 : 771 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45096, over cnt = 51(0%), over = 61, worst = 2
PHY-1002 : len = 45704, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 45864, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 45992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036743s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.0%)

PHY-1001 : End global routing;  0.181729s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.268223s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 101176, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End Routed; 0.574561s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (133.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 101200, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.021999s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 101248, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 101248
PHY-1001 : End DR Iter 2; 0.018239s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.513061s wall, 2.562500s user + 0.265625s system = 2.828125s CPU (112.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.863130s wall, 2.937500s user + 0.265625s system = 3.203125s CPU (111.9%)

RUN-1004 : used memory is 617 MB, reserved memory is 732 MB, peak memory is 820 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     8
  #input                4
  #output               4
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  648   out of  19600    3.31%
#le                  1036
  #lut only           388   out of   1036   37.45%
  #reg only           467   out of   1036   45.08%
  #lut&reg            181   out of   1036   17.47%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    8   out of    188    4.26%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 536
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1245, pip num: 8481
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 767 valid insts, and 22827 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.385480s wall, 8.937500s user + 0.140625s system = 9.078125s CPU (268.1%)

RUN-1004 : used memory is 617 MB, reserved memory is 732 MB, peak memory is 820 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  2.039394s wall, 2.062500s user + 0.093750s system = 2.156250s CPU (105.7%)

RUN-1004 : used memory is 650 MB, reserved memory is 766 MB, peak memory is 820 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.703337s wall, 0.265625s user + 0.171875s system = 0.437500s CPU (6.5%)

RUN-1004 : used memory is 658 MB, reserved memory is 774 MB, peak memory is 820 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.269957s wall, 2.468750s user + 0.281250s system = 2.750000s CPU (29.7%)

RUN-1004 : used memory is 615 MB, reserved memory is 731 MB, peak memory is 820 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.942052s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (100.6%)

RUN-1004 : used memory is 647 MB, reserved memory is 763 MB, peak memory is 820 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.679386s wall, 0.296875s user + 0.187500s system = 0.484375s CPU (7.3%)

RUN-1004 : used memory is 655 MB, reserved memory is 772 MB, peak memory is 820 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.164573s wall, 2.406250s user + 0.218750s system = 2.625000s CPU (28.6%)

RUN-1004 : used memory is 611 MB, reserved memory is 727 MB, peak memory is 820 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-8007 ERROR: syntax error near 'else' in source/rtl/rgb_tx.v(22)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/rgb_tx.v(22)
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(60)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/rgb_tx.v(105)
HDL-1007 : Verilog file 'source/rtl/rgb_tx.v' ignored due to errors
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-8007 ERROR: syntax error near 'else' in source/rtl/rgb_tx.v(22)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/rgb_tx.v(22)
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(60)
HDL-8007 ERROR: ignore module module due to previous errors in source/rtl/rgb_tx.v(105)
HDL-1007 : Verilog file 'source/rtl/rgb_tx.v' ignored due to errors
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(60)
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(60)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(130)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment ext_rst  LOCATION = L12;  "
USR-8055 ERROR: Pin ext_rst is set to the same pad with ext_rst_n.
USR-8064 ERROR: Read source/sdc/mini_EG4S20BG256.adc error-out.
GUI-8309 ERROR: Failed to read adc source/sdc/mini_EG4S20BG256.adc.
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-5007 WARNING: invalid size of integer constant literal in source/rtl/rgb_tx.v(60)
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(130)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment ext_rst  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3503/2 useful/useless nets, 3179/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 384 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2358 instances.
SYN-1015 : Optimize round 1, 5016 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1246/633 useful/useless nets, 922/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 1735 better
SYN-1014 : Optimize round 3
SYN-1032 : 1244/0 useful/useless nets, 920/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Gate Statistics
#Basic gates          736
  #and                 58
  #nand                 0
  #or                  14
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                649
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              33
#MACRO_MUX            116

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |86     |649    |65     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1264/0 useful/useless nets, 941/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1503/0 useful/useless nets, 1180/0 useful/useless insts
SYN-1016 : Merged 59 instances.
SYN-2501 : Optimize round 1, 266 better
SYN-2501 : Optimize round 2
SYN-1032 : 1444/0 useful/useless nets, 1121/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 1928/0 useful/useless nets, 1605/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 186 (3.16), #lev = 3 (1.87)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 442 instances into 190 LUTs, name keeping = 78%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1648/0 useful/useless nets, 1325/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 648 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 238 adder to BLE ...
SYN-4008 : Packed 238 adder and 3 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 187 LUT to BLE ...
SYN-4008 : Packed 187 LUT and 116 SEQ to BLE.
SYN-4003 : Packing 529 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (529 nodes)...
SYN-4004 : #1: Packed 62 SEQ (1559 nodes)...
SYN-4005 : Packed 62 SEQ with LUT/SLICE
SYN-4006 : 39 single LUT's are left
SYN-4006 : 467 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 654/861 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Utilization Statistics
#lut                  573   out of  19600    2.92%
#reg                  648   out of  19600    3.31%
#le                  1040
  #lut only           392   out of   1040   37.69%
  #reg only           467   out of   1040   44.90%
  #lut&reg            181   out of   1040   17.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1040  |573   |648   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (345 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 539 instances
RUN-1001 : 262 mslices, 262 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1251 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 439 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 537 instances, 524 slices, 31 macros(193 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 3994, tnet num: 1249, tinst num: 537, tnode num: 5368, tedge num: 7351.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 700 clock pins, and constraint 1374 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.139244s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (112.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 335669
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.967918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2116): len = 280230, overlap = 0
PHY-3002 : Step(2117): len = 244787, overlap = 0
PHY-3002 : Step(2118): len = 226957, overlap = 0
PHY-3002 : Step(2119): len = 216047, overlap = 0
PHY-3002 : Step(2120): len = 207497, overlap = 0
PHY-3002 : Step(2121): len = 200099, overlap = 0
PHY-3002 : Step(2122): len = 192570, overlap = 0
PHY-3002 : Step(2123): len = 185716, overlap = 0
PHY-3002 : Step(2124): len = 179339, overlap = 0
PHY-3002 : Step(2125): len = 173539, overlap = 0
PHY-3002 : Step(2126): len = 167951, overlap = 0
PHY-3002 : Step(2127): len = 162472, overlap = 0
PHY-3002 : Step(2128): len = 156943, overlap = 0
PHY-3002 : Step(2129): len = 151466, overlap = 0
PHY-3002 : Step(2130): len = 145980, overlap = 0
PHY-3002 : Step(2131): len = 140465, overlap = 0
PHY-3002 : Step(2132): len = 135323, overlap = 0
PHY-3002 : Step(2133): len = 130262, overlap = 0
PHY-3002 : Step(2134): len = 124993, overlap = 0
PHY-3002 : Step(2135): len = 120554, overlap = 0
PHY-3002 : Step(2136): len = 115544, overlap = 0
PHY-3002 : Step(2137): len = 111100, overlap = 0
PHY-3002 : Step(2138): len = 105950, overlap = 0
PHY-3002 : Step(2139): len = 101160, overlap = 0
PHY-3002 : Step(2140): len = 97048.8, overlap = 0
PHY-3002 : Step(2141): len = 93321.5, overlap = 0
PHY-3002 : Step(2142): len = 88968.2, overlap = 0
PHY-3002 : Step(2143): len = 84644.9, overlap = 0
PHY-3002 : Step(2144): len = 80238.4, overlap = 0
PHY-3002 : Step(2145): len = 76506.4, overlap = 0
PHY-3002 : Step(2146): len = 72538.5, overlap = 0
PHY-3002 : Step(2147): len = 67984.5, overlap = 0
PHY-3002 : Step(2148): len = 63609.3, overlap = 0
PHY-3002 : Step(2149): len = 60504.7, overlap = 0
PHY-3002 : Step(2150): len = 57472, overlap = 0
PHY-3002 : Step(2151): len = 53230.1, overlap = 0.25
PHY-3002 : Step(2152): len = 50027.7, overlap = 0.75
PHY-3002 : Step(2153): len = 46957, overlap = 1.75
PHY-3002 : Step(2154): len = 44235.7, overlap = 1.75
PHY-3002 : Step(2155): len = 40909, overlap = 6
PHY-3002 : Step(2156): len = 37894.8, overlap = 9
PHY-3002 : Step(2157): len = 34956.1, overlap = 10.5
PHY-3002 : Step(2158): len = 33105.4, overlap = 10.5
PHY-3002 : Step(2159): len = 31428.2, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.92589e-05
PHY-3002 : Step(2160): len = 30960.4, overlap = 9.5
PHY-3002 : Step(2161): len = 32405.2, overlap = 8.5
PHY-3002 : Step(2162): len = 32201.3, overlap = 9
PHY-3002 : Step(2163): len = 31235.9, overlap = 9.25
PHY-3002 : Step(2164): len = 29842.7, overlap = 8.25
PHY-3002 : Step(2165): len = 27932, overlap = 8.25
PHY-3002 : Step(2166): len = 26580.7, overlap = 9.25
PHY-3002 : Step(2167): len = 25354.2, overlap = 11
PHY-3002 : Step(2168): len = 24087.6, overlap = 11.5
PHY-3002 : Step(2169): len = 22929.2, overlap = 10.5
PHY-3002 : Step(2170): len = 22055.8, overlap = 10.5
PHY-3002 : Step(2171): len = 21136.7, overlap = 11
PHY-3002 : Step(2172): len = 20035.2, overlap = 10.5
PHY-3002 : Step(2173): len = 19037, overlap = 11.75
PHY-3002 : Step(2174): len = 18242.7, overlap = 12.5
PHY-3002 : Step(2175): len = 17394.1, overlap = 12.5
PHY-3002 : Step(2176): len = 17011.3, overlap = 12.5
PHY-3002 : Step(2177): len = 16678.2, overlap = 11.25
PHY-3002 : Step(2178): len = 16369.3, overlap = 10.5
PHY-3002 : Step(2179): len = 16073.2, overlap = 10.75
PHY-3002 : Step(2180): len = 15795.5, overlap = 10.75
PHY-3002 : Step(2181): len = 15934.7, overlap = 8.5
PHY-3002 : Step(2182): len = 15783.3, overlap = 6.75
PHY-3002 : Step(2183): len = 15371.7, overlap = 6.25
PHY-3002 : Step(2184): len = 14921.9, overlap = 4.25
PHY-3002 : Step(2185): len = 14780, overlap = 6.25
PHY-3002 : Step(2186): len = 14686.9, overlap = 7
PHY-3002 : Step(2187): len = 14221.7, overlap = 9.75
PHY-3002 : Step(2188): len = 13802.3, overlap = 9.75
PHY-3002 : Step(2189): len = 13609.8, overlap = 10
PHY-3002 : Step(2190): len = 13367.9, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.85178e-05
PHY-3002 : Step(2191): len = 13247.1, overlap = 10.25
PHY-3002 : Step(2192): len = 13154.1, overlap = 10
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000197036
PHY-3002 : Step(2193): len = 13093, overlap = 10
PHY-3002 : Step(2194): len = 13151.8, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007399s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.11405e-06
PHY-3002 : Step(2195): len = 13028, overlap = 25
PHY-3002 : Step(2196): len = 13028, overlap = 25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.2281e-06
PHY-3002 : Step(2197): len = 12973.3, overlap = 25
PHY-3002 : Step(2198): len = 12973.3, overlap = 25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.17729e-06
PHY-3002 : Step(2199): len = 12976.2, overlap = 48.25
PHY-3002 : Step(2200): len = 13037.1, overlap = 48.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.35458e-06
PHY-3002 : Step(2201): len = 12978.4, overlap = 48
PHY-3002 : Step(2202): len = 13245.5, overlap = 47.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.12342e-05
PHY-3002 : Step(2203): len = 13119.5, overlap = 47.25
PHY-3002 : Step(2204): len = 13509.4, overlap = 47
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.41035e-05
PHY-3002 : Step(2205): len = 13359.3, overlap = 47
PHY-3002 : Step(2206): len = 14303.5, overlap = 44.75
PHY-3002 : Step(2207): len = 15407.9, overlap = 35.75
PHY-3002 : Step(2208): len = 16003.5, overlap = 33
PHY-3002 : Step(2209): len = 17742.5, overlap = 30
PHY-3002 : Step(2210): len = 18223.9, overlap = 27.5
PHY-3002 : Step(2211): len = 18464.5, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.82071e-05
PHY-3002 : Step(2212): len = 18484, overlap = 27.5
PHY-3002 : Step(2213): len = 19346.9, overlap = 27
PHY-3002 : Step(2214): len = 20016.7, overlap = 27.5
PHY-3002 : Step(2215): len = 20149.9, overlap = 28.5
PHY-3002 : Step(2216): len = 20270.5, overlap = 29
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.64142e-05
PHY-3002 : Step(2217): len = 21140.8, overlap = 26.5
PHY-3002 : Step(2218): len = 22180.5, overlap = 24.25
PHY-3002 : Step(2219): len = 22829.3, overlap = 20.75
PHY-3002 : Step(2220): len = 23239.3, overlap = 18
PHY-3002 : Step(2221): len = 23756, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061462s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (152.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.967918
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000277391
PHY-3002 : Step(2222): len = 30827.3, overlap = 9
PHY-3002 : Step(2223): len = 29665, overlap = 12
PHY-3002 : Step(2224): len = 28266.3, overlap = 12.25
PHY-3002 : Step(2225): len = 27511.5, overlap = 16
PHY-3002 : Step(2226): len = 27178.8, overlap = 16.75
PHY-3002 : Step(2227): len = 27157.5, overlap = 15.25
PHY-3002 : Step(2228): len = 27040.6, overlap = 17.75
PHY-3002 : Step(2229): len = 26982.9, overlap = 16.75
PHY-3002 : Step(2230): len = 26761.8, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000554782
PHY-3002 : Step(2231): len = 27194.7, overlap = 16
PHY-3002 : Step(2232): len = 27331.8, overlap = 15
PHY-3002 : Step(2233): len = 27311.8, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00110956
PHY-3002 : Step(2234): len = 27605.2, overlap = 14
PHY-3002 : Step(2235): len = 27718.8, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009271s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (168.5%)

PHY-3001 : Legalized: Len = 30237, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 30245, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 44320, over cnt = 55(0%), over = 77, worst = 3
PHY-1002 : len = 45528, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 45976, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033633s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (278.7%)

RUN-1003 : finish command "place" in  2.834707s wall, 4.546875s user + 1.343750s system = 5.890625s CPU (207.8%)

RUN-1004 : used memory is 578 MB, reserved memory is 709 MB, peak memory is 820 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 161 to 113
PHY-1001 : Pin misalignment score is improved from 113 to 114
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 539 instances
RUN-1001 : 262 mslices, 262 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1251 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 439 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 44320, over cnt = 55(0%), over = 77, worst = 3
PHY-1002 : len = 45528, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 45976, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 45992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035582s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (175.6%)

PHY-1001 : End global routing;  0.138637s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (124.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.170582s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (100.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 24736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 97464, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End Routed; 0.475247s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (180.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 97392, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.020171s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 97464, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.014757s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 97480, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 97480
PHY-1001 : End DR Iter 3; 0.013705s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.230977s wall, 2.484375s user + 0.218750s system = 2.703125s CPU (121.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.523943s wall, 2.750000s user + 0.265625s system = 3.015625s CPU (119.5%)

RUN-1004 : used memory is 599 MB, reserved memory is 730 MB, peak memory is 820 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Utilization Statistics
#lut                  573   out of  19600    2.92%
#reg                  648   out of  19600    3.31%
#le                  1040
  #lut only           392   out of   1040   37.69%
  #reg only           467   out of   1040   44.90%
  #lut&reg            181   out of   1040   17.40%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 539
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1251, pip num: 8430
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 760 valid insts, and 22776 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.044035s wall, 8.156250s user + 0.093750s system = 8.250000s CPU (271.0%)

RUN-1004 : used memory is 600 MB, reserved memory is 730 MB, peak memory is 820 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.806374s wall, 1.781250s user + 0.078125s system = 1.859375s CPU (102.9%)

RUN-1004 : used memory is 650 MB, reserved memory is 781 MB, peak memory is 820 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.612956s wall, 0.390625s user + 0.203125s system = 0.593750s CPU (9.0%)

RUN-1004 : used memory is 657 MB, reserved memory is 790 MB, peak memory is 820 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.955331s wall, 2.281250s user + 0.312500s system = 2.593750s CPU (29.0%)

RUN-1004 : used memory is 616 MB, reserved memory is 748 MB, peak memory is 820 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(130)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment ext_rst  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3506/2 useful/useless nets, 3182/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5018 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1243/633 useful/useless nets, 919/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1725 better
SYN-1014 : Optimize round 3
SYN-1032 : 1242/0 useful/useless nets, 918/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Gate Statistics
#Basic gates          734
  #and                 57
  #nand                 0
  #or                  12
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                649
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              33
#MACRO_MUX            116

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |84     |649    |65     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1259/0 useful/useless nets, 936/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1498/0 useful/useless nets, 1175/0 useful/useless insts
SYN-1016 : Merged 59 instances.
SYN-2501 : Optimize round 1, 266 better
SYN-2501 : Optimize round 2
SYN-1032 : 1439/0 useful/useless nets, 1116/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 1923/0 useful/useless nets, 1600/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 186 (3.14), #lev = 3 (1.87)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 440 instances into 190 LUTs, name keeping = 78%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1645/0 useful/useless nets, 1322/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 645 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 238 adder to BLE ...
SYN-4008 : Packed 238 adder and 3 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 187 LUT to BLE ...
SYN-4008 : Packed 187 LUT and 113 SEQ to BLE.
SYN-4003 : Packing 529 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (529 nodes)...
SYN-4004 : #1: Packed 63 SEQ (1552 nodes)...
SYN-4005 : Packed 63 SEQ with LUT/SLICE
SYN-4006 : 41 single LUT's are left
SYN-4006 : 466 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 653/860 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Utilization Statistics
#lut                  573   out of  19600    2.92%
#reg                  645   out of  19600    3.29%
#le                  1039
  #lut only           394   out of   1039   37.92%
  #reg only           466   out of   1039   44.85%
  #lut&reg            179   out of   1039   17.23%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1039  |573   |645   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (346 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 537 instances
RUN-1001 : 261 mslices, 261 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1251 nets
RUN-1001 : 778 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 535 instances, 522 slices, 31 macros(193 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 3991, tnet num: 1249, tinst num: 535, tnode num: 5366, tedge num: 7344.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 702 clock pins, and constraint 1375 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.138284s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 355387
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2236): len = 304612, overlap = 0
PHY-3002 : Step(2237): len = 262891, overlap = 0
PHY-3002 : Step(2238): len = 235925, overlap = 0
PHY-3002 : Step(2239): len = 219785, overlap = 0
PHY-3002 : Step(2240): len = 207810, overlap = 0
PHY-3002 : Step(2241): len = 198742, overlap = 0
PHY-3002 : Step(2242): len = 190494, overlap = 0
PHY-3002 : Step(2243): len = 183077, overlap = 0
PHY-3002 : Step(2244): len = 176083, overlap = 0
PHY-3002 : Step(2245): len = 169583, overlap = 0
PHY-3002 : Step(2246): len = 163651, overlap = 0
PHY-3002 : Step(2247): len = 158072, overlap = 0
PHY-3002 : Step(2248): len = 153140, overlap = 0
PHY-3002 : Step(2249): len = 147514, overlap = 0
PHY-3002 : Step(2250): len = 143132, overlap = 0
PHY-3002 : Step(2251): len = 137869, overlap = 0
PHY-3002 : Step(2252): len = 133467, overlap = 0
PHY-3002 : Step(2253): len = 128229, overlap = 0
PHY-3002 : Step(2254): len = 123867, overlap = 0
PHY-3002 : Step(2255): len = 118717, overlap = 0
PHY-3002 : Step(2256): len = 114372, overlap = 0
PHY-3002 : Step(2257): len = 109814, overlap = 0
PHY-3002 : Step(2258): len = 106124, overlap = 0
PHY-3002 : Step(2259): len = 101979, overlap = 0
PHY-3002 : Step(2260): len = 98196, overlap = 0
PHY-3002 : Step(2261): len = 94280, overlap = 0
PHY-3002 : Step(2262): len = 90171.7, overlap = 0
PHY-3002 : Step(2263): len = 86394.9, overlap = 0
PHY-3002 : Step(2264): len = 83250.3, overlap = 0
PHY-3002 : Step(2265): len = 78980, overlap = 0
PHY-3002 : Step(2266): len = 74840.7, overlap = 0
PHY-3002 : Step(2267): len = 71600.5, overlap = 0
PHY-3002 : Step(2268): len = 68269.6, overlap = 0
PHY-3002 : Step(2269): len = 65233.9, overlap = 0
PHY-3002 : Step(2270): len = 62060.8, overlap = 0
PHY-3002 : Step(2271): len = 59090.5, overlap = 0
PHY-3002 : Step(2272): len = 56116, overlap = 1
PHY-3002 : Step(2273): len = 53143.2, overlap = 1.25
PHY-3002 : Step(2274): len = 50516.4, overlap = 1.75
PHY-3002 : Step(2275): len = 46725.7, overlap = 2.25
PHY-3002 : Step(2276): len = 44269.8, overlap = 4
PHY-3002 : Step(2277): len = 41710.8, overlap = 5.5
PHY-3002 : Step(2278): len = 38886.8, overlap = 6.5
PHY-3002 : Step(2279): len = 35683.4, overlap = 7.25
PHY-3002 : Step(2280): len = 33580.5, overlap = 8.25
PHY-3002 : Step(2281): len = 31429.3, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.59004e-05
PHY-3002 : Step(2282): len = 30756.7, overlap = 9.5
PHY-3002 : Step(2283): len = 31379, overlap = 7
PHY-3002 : Step(2284): len = 31049, overlap = 5.25
PHY-3002 : Step(2285): len = 30368.1, overlap = 3.25
PHY-3002 : Step(2286): len = 29032.1, overlap = 3.5
PHY-3002 : Step(2287): len = 27640.2, overlap = 4
PHY-3002 : Step(2288): len = 26451.2, overlap = 4.25
PHY-3002 : Step(2289): len = 25238.7, overlap = 4.25
PHY-3002 : Step(2290): len = 23134.6, overlap = 5.75
PHY-3002 : Step(2291): len = 21451.3, overlap = 7.25
PHY-3002 : Step(2292): len = 20366, overlap = 7.75
PHY-3002 : Step(2293): len = 19666.5, overlap = 7.5
PHY-3002 : Step(2294): len = 18834.9, overlap = 9
PHY-3002 : Step(2295): len = 18411.3, overlap = 9.25
PHY-3002 : Step(2296): len = 17838.7, overlap = 10
PHY-3002 : Step(2297): len = 17213.5, overlap = 10.5
PHY-3002 : Step(2298): len = 16344.8, overlap = 10.5
PHY-3002 : Step(2299): len = 15658.3, overlap = 10.5
PHY-3002 : Step(2300): len = 15524.2, overlap = 10.75
PHY-3002 : Step(2301): len = 15084.7, overlap = 10.5
PHY-3002 : Step(2302): len = 14689.9, overlap = 11.5
PHY-3002 : Step(2303): len = 14483.6, overlap = 11.75
PHY-3002 : Step(2304): len = 14545.8, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000151801
PHY-3002 : Step(2305): len = 14368.7, overlap = 11.25
PHY-3002 : Step(2306): len = 14323.2, overlap = 11.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000303602
PHY-3002 : Step(2307): len = 14404.4, overlap = 11.5
PHY-3002 : Step(2308): len = 14715.2, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005794s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.56597e-06
PHY-3002 : Step(2309): len = 14513.4, overlap = 31
PHY-3002 : Step(2310): len = 14465.4, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.13194e-06
PHY-3002 : Step(2311): len = 14224.2, overlap = 31.25
PHY-3002 : Step(2312): len = 14265.8, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.26388e-06
PHY-3002 : Step(2313): len = 14047.2, overlap = 31.25
PHY-3002 : Step(2314): len = 14076.6, overlap = 31.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.06247e-06
PHY-3002 : Step(2315): len = 13911, overlap = 46.25
PHY-3002 : Step(2316): len = 14172.9, overlap = 45.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.41249e-05
PHY-3002 : Step(2317): len = 13980.4, overlap = 45
PHY-3002 : Step(2318): len = 14888.5, overlap = 44
PHY-3002 : Step(2319): len = 16275.2, overlap = 40.25
PHY-3002 : Step(2320): len = 16715.6, overlap = 38
PHY-3002 : Step(2321): len = 17771.7, overlap = 38.25
PHY-3002 : Step(2322): len = 18660.5, overlap = 34.25
PHY-3002 : Step(2323): len = 18892.1, overlap = 32.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.82499e-05
PHY-3002 : Step(2324): len = 19159.4, overlap = 31.25
PHY-3002 : Step(2325): len = 19944.1, overlap = 29
PHY-3002 : Step(2326): len = 20212.7, overlap = 29.5
PHY-3002 : Step(2327): len = 20839.2, overlap = 28.25
PHY-3002 : Step(2328): len = 21006.1, overlap = 29
PHY-3002 : Step(2329): len = 21080.2, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.64997e-05
PHY-3002 : Step(2330): len = 22100, overlap = 26.75
PHY-3002 : Step(2331): len = 24318.5, overlap = 20.75
PHY-3002 : Step(2332): len = 24693.5, overlap = 19
PHY-3002 : Step(2333): len = 24928.6, overlap = 18.75
PHY-3002 : Step(2334): len = 24936.3, overlap = 18.25
PHY-3002 : Step(2335): len = 25008.5, overlap = 17.75
PHY-3002 : Step(2336): len = 24929.7, overlap = 18.25
PHY-3002 : Step(2337): len = 24807, overlap = 18.5
PHY-3002 : Step(2338): len = 24480.6, overlap = 18.5
PHY-3002 : Step(2339): len = 24283, overlap = 19
PHY-3002 : Step(2340): len = 24087.4, overlap = 20
PHY-3002 : Step(2341): len = 23854.2, overlap = 19
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000112999
PHY-3002 : Step(2342): len = 24540.1, overlap = 19.25
PHY-3002 : Step(2343): len = 24660.7, overlap = 19.25
PHY-3002 : Step(2344): len = 24900.1, overlap = 18.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000225999
PHY-3002 : Step(2345): len = 25618.8, overlap = 17.25
PHY-3002 : Step(2346): len = 25803.3, overlap = 16.75
PHY-3002 : Step(2347): len = 26037.6, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.067724s wall, 0.062500s user + 0.078125s system = 0.140625s CPU (207.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000669127
PHY-3002 : Step(2348): len = 31669.5, overlap = 3.25
PHY-3002 : Step(2349): len = 30301.5, overlap = 5
PHY-3002 : Step(2350): len = 28873.8, overlap = 9
PHY-3002 : Step(2351): len = 28094.5, overlap = 12
PHY-3002 : Step(2352): len = 27808.1, overlap = 13.5
PHY-3002 : Step(2353): len = 27605.7, overlap = 14.5
PHY-3002 : Step(2354): len = 27373.5, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00133825
PHY-3002 : Step(2355): len = 27570.3, overlap = 15.5
PHY-3002 : Step(2356): len = 27605.7, overlap = 15.5
PHY-3002 : Step(2357): len = 27605.7, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00267651
PHY-3002 : Step(2358): len = 27706.3, overlap = 15.5
PHY-3002 : Step(2359): len = 27735.1, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009227s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 30140.5, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 30178.5, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 46304, over cnt = 48(0%), over = 59, worst = 2
PHY-1002 : len = 46624, over cnt = 32(0%), over = 37, worst = 2
PHY-1002 : len = 46784, over cnt = 16(0%), over = 18, worst = 2
PHY-1002 : len = 46976, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 46992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036964s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (211.4%)

RUN-1003 : finish command "place" in  2.914313s wall, 4.781250s user + 1.421875s system = 6.203125s CPU (212.9%)

RUN-1004 : used memory is 614 MB, reserved memory is 745 MB, peak memory is 820 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 176 to 117
PHY-1001 : Pin misalignment score is improved from 117 to 118
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 537 instances
RUN-1001 : 261 mslices, 261 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1251 nets
RUN-1001 : 778 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 46304, over cnt = 48(0%), over = 59, worst = 2
PHY-1002 : len = 46624, over cnt = 32(0%), over = 37, worst = 2
PHY-1002 : len = 46784, over cnt = 16(0%), over = 18, worst = 2
PHY-1002 : len = 46976, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 46992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040649s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (307.5%)

PHY-1001 : End global routing;  0.142822s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (164.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 25384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.078285s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 25384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 98968, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End Routed; 0.443071s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (148.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 98920, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.019068s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (245.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 98992, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.016863s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (92.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 99024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 99024
PHY-1001 : End DR Iter 3; 0.015721s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.130113s wall, 2.156250s user + 0.234375s system = 2.390625s CPU (112.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.440192s wall, 2.531250s user + 0.281250s system = 2.812500s CPU (115.3%)

RUN-1004 : used memory is 638 MB, reserved memory is 769 MB, peak memory is 840 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Utilization Statistics
#lut                  573   out of  19600    2.92%
#reg                  645   out of  19600    3.29%
#le                  1039
  #lut only           394   out of   1039   37.92%
  #reg only           466   out of   1039   44.85%
  #lut&reg            179   out of   1039   17.23%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 537
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1251, pip num: 8512
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 725 valid insts, and 22884 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.886288s wall, 8.078125s user + 0.156250s system = 8.234375s CPU (285.3%)

RUN-1004 : used memory is 638 MB, reserved memory is 769 MB, peak memory is 840 MB
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(130)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment ext_rst  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3501/2 useful/useless nets, 3177/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5018 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1238/633 useful/useless nets, 914/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1725 better
SYN-1014 : Optimize round 3
SYN-1032 : 1237/0 useful/useless nets, 913/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Gate Statistics
#Basic gates          728
  #and                 55
  #nand                 0
  #or                  10
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                649
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              34
#MACRO_MUX            116

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |78     |649    |66     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1254/0 useful/useless nets, 931/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1495/0 useful/useless nets, 1172/0 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-2501 : Optimize round 1, 270 better
SYN-2501 : Optimize round 2
SYN-1032 : 1435/0 useful/useless nets, 1112/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 1919/0 useful/useless nets, 1596/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 186 (3.14), #lev = 3 (1.87)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 436 instances into 190 LUTs, name keeping = 78%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1645/0 useful/useless nets, 1322/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 645 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 238 adder to BLE ...
SYN-4008 : Packed 238 adder and 3 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 187 LUT to BLE ...
SYN-4008 : Packed 187 LUT and 113 SEQ to BLE.
SYN-4003 : Packing 529 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (529 nodes)...
SYN-4004 : #1: Packed 63 SEQ (1552 nodes)...
SYN-4005 : Packed 63 SEQ with LUT/SLICE
SYN-4006 : 41 single LUT's are left
SYN-4006 : 466 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 653/860 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Utilization Statistics
#lut                  573   out of  19600    2.92%
#reg                  645   out of  19600    3.29%
#le                  1039
  #lut only           394   out of   1039   37.92%
  #reg only           466   out of   1039   44.85%
  #lut&reg            179   out of   1039   17.23%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1039  |573   |645   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (346 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 537 instances
RUN-1001 : 261 mslices, 261 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1251 nets
RUN-1001 : 778 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 535 instances, 522 slices, 31 macros(193 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 3991, tnet num: 1249, tinst num: 535, tnode num: 5366, tedge num: 7344.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 702 clock pins, and constraint 1375 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.134304s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 347271
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2360): len = 297094, overlap = 0
PHY-3002 : Step(2361): len = 264045, overlap = 0
PHY-3002 : Step(2362): len = 234736, overlap = 0
PHY-3002 : Step(2363): len = 220182, overlap = 0
PHY-3002 : Step(2364): len = 206979, overlap = 0
PHY-3002 : Step(2365): len = 197982, overlap = 0
PHY-3002 : Step(2366): len = 190178, overlap = 0
PHY-3002 : Step(2367): len = 183452, overlap = 0
PHY-3002 : Step(2368): len = 176231, overlap = 0
PHY-3002 : Step(2369): len = 170022, overlap = 0
PHY-3002 : Step(2370): len = 163589, overlap = 0
PHY-3002 : Step(2371): len = 158191, overlap = 0
PHY-3002 : Step(2372): len = 152571, overlap = 0
PHY-3002 : Step(2373): len = 147350, overlap = 0
PHY-3002 : Step(2374): len = 142045, overlap = 0
PHY-3002 : Step(2375): len = 136773, overlap = 0
PHY-3002 : Step(2376): len = 131827, overlap = 0
PHY-3002 : Step(2377): len = 126490, overlap = 0
PHY-3002 : Step(2378): len = 121766, overlap = 0
PHY-3002 : Step(2379): len = 116423, overlap = 0
PHY-3002 : Step(2380): len = 112315, overlap = 0
PHY-3002 : Step(2381): len = 107569, overlap = 0
PHY-3002 : Step(2382): len = 103301, overlap = 0
PHY-3002 : Step(2383): len = 99084.5, overlap = 0
PHY-3002 : Step(2384): len = 95608.6, overlap = 0
PHY-3002 : Step(2385): len = 91843.5, overlap = 0
PHY-3002 : Step(2386): len = 88309.9, overlap = 0
PHY-3002 : Step(2387): len = 84734, overlap = 0
PHY-3002 : Step(2388): len = 81266.4, overlap = 0
PHY-3002 : Step(2389): len = 77785, overlap = 0
PHY-3002 : Step(2390): len = 74366.7, overlap = 0
PHY-3002 : Step(2391): len = 70986.5, overlap = 0
PHY-3002 : Step(2392): len = 67604.8, overlap = 0
PHY-3002 : Step(2393): len = 64442.4, overlap = 0
PHY-3002 : Step(2394): len = 60787.3, overlap = 0.25
PHY-3002 : Step(2395): len = 57534.7, overlap = 1
PHY-3002 : Step(2396): len = 54536.4, overlap = 1.5
PHY-3002 : Step(2397): len = 51544.4, overlap = 2.25
PHY-3002 : Step(2398): len = 48536.7, overlap = 2
PHY-3002 : Step(2399): len = 44747, overlap = 2.25
PHY-3002 : Step(2400): len = 42181.7, overlap = 1.5
PHY-3002 : Step(2401): len = 39423.6, overlap = 1.75
PHY-3002 : Step(2402): len = 36473.2, overlap = 6.25
PHY-3002 : Step(2403): len = 34394.7, overlap = 8
PHY-3002 : Step(2404): len = 32853.2, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.53345e-05
PHY-3002 : Step(2405): len = 32203.9, overlap = 8.5
PHY-3002 : Step(2406): len = 33585.4, overlap = 7
PHY-3002 : Step(2407): len = 32915.3, overlap = 6.75
PHY-3002 : Step(2408): len = 32071.3, overlap = 5.75
PHY-3002 : Step(2409): len = 30779, overlap = 4
PHY-3002 : Step(2410): len = 28839.4, overlap = 1.5
PHY-3002 : Step(2411): len = 27505.3, overlap = 2.5
PHY-3002 : Step(2412): len = 26217.6, overlap = 4
PHY-3002 : Step(2413): len = 24542.2, overlap = 6.5
PHY-3002 : Step(2414): len = 22620.7, overlap = 6.75
PHY-3002 : Step(2415): len = 21193.1, overlap = 8.25
PHY-3002 : Step(2416): len = 20319.6, overlap = 8.75
PHY-3002 : Step(2417): len = 19118.3, overlap = 11.25
PHY-3002 : Step(2418): len = 18104.5, overlap = 10.25
PHY-3002 : Step(2419): len = 17228.2, overlap = 7.75
PHY-3002 : Step(2420): len = 16656.8, overlap = 7.5
PHY-3002 : Step(2421): len = 15892, overlap = 7
PHY-3002 : Step(2422): len = 15127.2, overlap = 7
PHY-3002 : Step(2423): len = 14858, overlap = 9
PHY-3002 : Step(2424): len = 14830.3, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000150669
PHY-3002 : Step(2425): len = 14571.3, overlap = 9.25
PHY-3002 : Step(2426): len = 14194.4, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000301338
PHY-3002 : Step(2427): len = 13934.1, overlap = 9
PHY-3002 : Step(2428): len = 14038.6, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005192s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (300.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.28297e-06
PHY-3002 : Step(2429): len = 13805.2, overlap = 24
PHY-3002 : Step(2430): len = 13805.2, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.56594e-06
PHY-3002 : Step(2431): len = 13778, overlap = 24.25
PHY-3002 : Step(2432): len = 13834.4, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.13189e-06
PHY-3002 : Step(2433): len = 13684.9, overlap = 23.5
PHY-3002 : Step(2434): len = 13712.6, overlap = 23
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.99967e-06
PHY-3002 : Step(2435): len = 13655.8, overlap = 41.5
PHY-3002 : Step(2436): len = 13857.4, overlap = 41.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.99935e-06
PHY-3002 : Step(2437): len = 13750.9, overlap = 41
PHY-3002 : Step(2438): len = 14210.2, overlap = 40.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.29175e-05
PHY-3002 : Step(2439): len = 14168.8, overlap = 40
PHY-3002 : Step(2440): len = 15180.4, overlap = 39.75
PHY-3002 : Step(2441): len = 16363.9, overlap = 39
PHY-3002 : Step(2442): len = 16455.2, overlap = 38.75
PHY-3002 : Step(2443): len = 17489.5, overlap = 36
PHY-3002 : Step(2444): len = 18105.7, overlap = 34.5
PHY-3002 : Step(2445): len = 18292.2, overlap = 32
PHY-3002 : Step(2446): len = 19196.7, overlap = 25.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.5835e-05
PHY-3002 : Step(2447): len = 19231.5, overlap = 25
PHY-3002 : Step(2448): len = 19943.6, overlap = 25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.20014e-05
PHY-3002 : Step(2449): len = 20524.3, overlap = 24.75
PHY-3002 : Step(2450): len = 22716.2, overlap = 21.75
PHY-3002 : Step(2451): len = 23452, overlap = 19.25
PHY-3002 : Step(2452): len = 23987.2, overlap = 18.75
PHY-3002 : Step(2453): len = 24140.5, overlap = 19.25
PHY-3002 : Step(2454): len = 24311.4, overlap = 18
PHY-3002 : Step(2455): len = 24059.5, overlap = 17.5
PHY-3002 : Step(2456): len = 23661.3, overlap = 17
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.40028e-05
PHY-3002 : Step(2457): len = 23812.1, overlap = 16.5
PHY-3002 : Step(2458): len = 24497.9, overlap = 14
PHY-3002 : Step(2459): len = 24774.7, overlap = 12.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000168006
PHY-3002 : Step(2460): len = 25502.7, overlap = 13.25
PHY-3002 : Step(2461): len = 26168.7, overlap = 12.75
PHY-3002 : Step(2462): len = 26140.8, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.069587s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (112.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000813513
PHY-3002 : Step(2463): len = 31372, overlap = 5.25
PHY-3002 : Step(2464): len = 30250.9, overlap = 6.75
PHY-3002 : Step(2465): len = 29282.6, overlap = 9
PHY-3002 : Step(2466): len = 28350.3, overlap = 12.25
PHY-3002 : Step(2467): len = 27909.3, overlap = 13
PHY-3002 : Step(2468): len = 27728.4, overlap = 14.25
PHY-3002 : Step(2469): len = 27608.6, overlap = 15
PHY-3002 : Step(2470): len = 27551.4, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00162703
PHY-3002 : Step(2471): len = 27652.4, overlap = 17.5
PHY-3002 : Step(2472): len = 27701, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00325405
PHY-3002 : Step(2473): len = 27780.5, overlap = 18.75
PHY-3002 : Step(2474): len = 27790.5, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008917s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 29865.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 29903.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45440, over cnt = 50(0%), over = 69, worst = 3
PHY-1002 : len = 46296, over cnt = 20(0%), over = 25, worst = 2
PHY-1002 : len = 46432, over cnt = 15(0%), over = 19, worst = 2
PHY-1002 : len = 46712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035239s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (177.4%)

RUN-1003 : finish command "place" in  2.753893s wall, 4.546875s user + 1.343750s system = 5.890625s CPU (213.9%)

RUN-1004 : used memory is 638 MB, reserved memory is 769 MB, peak memory is 840 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 172 to 117
PHY-1001 : Pin misalignment score is improved from 117 to 117
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 537 instances
RUN-1001 : 261 mslices, 261 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1251 nets
RUN-1001 : 778 nets have 2 pins
RUN-1001 : 436 nets have [3 - 5] pins
RUN-1001 : 13 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45440, over cnt = 50(0%), over = 69, worst = 3
PHY-1002 : len = 46296, over cnt = 20(0%), over = 25, worst = 2
PHY-1002 : len = 46432, over cnt = 15(0%), over = 19, worst = 2
PHY-1002 : len = 46712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033599s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (186.0%)

PHY-1001 : End global routing;  0.132027s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (118.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 28168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.106546s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 28168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 104256, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End Routed; 0.442290s wall, 0.640625s user + 0.093750s system = 0.734375s CPU (166.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 104360, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.020242s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (154.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 104456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.017264s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (181.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 104488, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 104488
PHY-1001 : End DR Iter 3; 0.015112s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.097449s wall, 2.203125s user + 0.265625s system = 2.468750s CPU (117.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.386566s wall, 2.515625s user + 0.312500s system = 2.828125s CPU (118.5%)

RUN-1004 : used memory is 641 MB, reserved memory is 773 MB, peak memory is 843 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Utilization Statistics
#lut                  573   out of  19600    2.92%
#reg                  645   out of  19600    3.29%
#le                  1039
  #lut only           394   out of   1039   37.92%
  #reg only           466   out of   1039   44.85%
  #lut&reg            179   out of   1039   17.23%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 537
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1251, pip num: 8548
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 789 valid insts, and 22936 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.053936s wall, 8.359375s user + 0.093750s system = 8.453125s CPU (276.8%)

RUN-1004 : used memory is 641 MB, reserved memory is 773 MB, peak memory is 843 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.857172s wall, 1.859375s user + 0.062500s system = 1.921875s CPU (103.5%)

RUN-1004 : used memory is 673 MB, reserved memory is 807 MB, peak memory is 843 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.609491s wall, 0.250000s user + 0.203125s system = 0.453125s CPU (6.9%)

RUN-1004 : used memory is 686 MB, reserved memory is 821 MB, peak memory is 843 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.007043s wall, 2.250000s user + 0.296875s system = 2.546875s CPU (28.3%)

RUN-1004 : used memory is 644 MB, reserved memory is 779 MB, peak memory is 843 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(130)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment ext_rst  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3497/2 useful/useless nets, 3173/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5014 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1237/626 useful/useless nets, 913/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1725 better
SYN-1014 : Optimize round 3
SYN-1032 : 1236/0 useful/useless nets, 912/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Gate Statistics
#Basic gates          727
  #and                 55
  #nand                 0
  #or                  10
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                649
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              34
#MACRO_MUX            116

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |78     |649    |66     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1253/0 useful/useless nets, 930/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1494/0 useful/useless nets, 1171/0 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-2501 : Optimize round 1, 270 better
SYN-2501 : Optimize round 2
SYN-1032 : 1434/0 useful/useless nets, 1111/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 1918/0 useful/useless nets, 1595/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 186 (3.14), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 435 instances into 189 LUTs, name keeping = 78%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1644/0 useful/useless nets, 1321/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 645 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 238 adder to BLE ...
SYN-4008 : Packed 238 adder and 3 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 186 LUT to BLE ...
SYN-4008 : Packed 186 LUT and 113 SEQ to BLE.
SYN-4003 : Packing 529 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (529 nodes)...
SYN-4004 : #1: Packed 63 SEQ (1552 nodes)...
SYN-4005 : Packed 63 SEQ with LUT/SLICE
SYN-4006 : 40 single LUT's are left
SYN-4006 : 466 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 652/859 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Utilization Statistics
#lut                  572   out of  19600    2.92%
#reg                  645   out of  19600    3.29%
#le                  1038
  #lut only           393   out of   1038   37.86%
  #reg only           466   out of   1038   44.89%
  #lut&reg            179   out of   1038   17.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1038  |572   |645   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (346 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 537 instances
RUN-1001 : 261 mslices, 261 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1250 nets
RUN-1001 : 778 nets have 2 pins
RUN-1001 : 434 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 535 instances, 522 slices, 31 macros(193 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 3989, tnet num: 1248, tinst num: 535, tnode num: 5364, tedge num: 7342.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 702 clock pins, and constraint 1375 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.137117s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (102.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 342392
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2475): len = 282359, overlap = 0
PHY-3002 : Step(2476): len = 238183, overlap = 0
PHY-3002 : Step(2477): len = 222444, overlap = 0
PHY-3002 : Step(2478): len = 211562, overlap = 0
PHY-3002 : Step(2479): len = 202918, overlap = 0
PHY-3002 : Step(2480): len = 195419, overlap = 0
PHY-3002 : Step(2481): len = 188182, overlap = 0
PHY-3002 : Step(2482): len = 181632, overlap = 0
PHY-3002 : Step(2483): len = 175335, overlap = 0
PHY-3002 : Step(2484): len = 169240, overlap = 0
PHY-3002 : Step(2485): len = 163456, overlap = 0
PHY-3002 : Step(2486): len = 157502, overlap = 0
PHY-3002 : Step(2487): len = 151974, overlap = 0
PHY-3002 : Step(2488): len = 146522, overlap = 0
PHY-3002 : Step(2489): len = 141417, overlap = 0
PHY-3002 : Step(2490): len = 136126, overlap = 0
PHY-3002 : Step(2491): len = 130940, overlap = 0
PHY-3002 : Step(2492): len = 125830, overlap = 0
PHY-3002 : Step(2493): len = 121066, overlap = 0
PHY-3002 : Step(2494): len = 116469, overlap = 0
PHY-3002 : Step(2495): len = 111735, overlap = 0
PHY-3002 : Step(2496): len = 107325, overlap = 0
PHY-3002 : Step(2497): len = 102255, overlap = 0
PHY-3002 : Step(2498): len = 98053.3, overlap = 0
PHY-3002 : Step(2499): len = 93841.5, overlap = 0
PHY-3002 : Step(2500): len = 89910, overlap = 0
PHY-3002 : Step(2501): len = 85759.6, overlap = 0
PHY-3002 : Step(2502): len = 82427.9, overlap = 0
PHY-3002 : Step(2503): len = 78937.1, overlap = 0
PHY-3002 : Step(2504): len = 75205.5, overlap = 0
PHY-3002 : Step(2505): len = 71612.9, overlap = 0.25
PHY-3002 : Step(2506): len = 68441.2, overlap = 0
PHY-3002 : Step(2507): len = 65257.8, overlap = 0.25
PHY-3002 : Step(2508): len = 61746.6, overlap = 0.25
PHY-3002 : Step(2509): len = 58440.9, overlap = 0.25
PHY-3002 : Step(2510): len = 55584.3, overlap = 0.75
PHY-3002 : Step(2511): len = 52440, overlap = 1
PHY-3002 : Step(2512): len = 49851.9, overlap = 1.75
PHY-3002 : Step(2513): len = 46092.1, overlap = 4
PHY-3002 : Step(2514): len = 43166.4, overlap = 4.75
PHY-3002 : Step(2515): len = 41027.5, overlap = 5.75
PHY-3002 : Step(2516): len = 38035.3, overlap = 9.5
PHY-3002 : Step(2517): len = 35301.5, overlap = 11.75
PHY-3002 : Step(2518): len = 32764.7, overlap = 10.25
PHY-3002 : Step(2519): len = 31554.9, overlap = 10.5
PHY-3002 : Step(2520): len = 29087, overlap = 8
PHY-3002 : Step(2521): len = 26985.2, overlap = 8
PHY-3002 : Step(2522): len = 25775.7, overlap = 7.75
PHY-3002 : Step(2523): len = 23475.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.18459e-05
PHY-3002 : Step(2524): len = 22598.2, overlap = 9.75
PHY-3002 : Step(2525): len = 23829.9, overlap = 7.25
PHY-3002 : Step(2526): len = 23195.2, overlap = 6.5
PHY-3002 : Step(2527): len = 22026, overlap = 6.25
PHY-3002 : Step(2528): len = 21166.3, overlap = 6.75
PHY-3002 : Step(2529): len = 19991.2, overlap = 8
PHY-3002 : Step(2530): len = 18752.2, overlap = 7.75
PHY-3002 : Step(2531): len = 17702.8, overlap = 9.25
PHY-3002 : Step(2532): len = 17091.2, overlap = 9.75
PHY-3002 : Step(2533): len = 16458.5, overlap = 11
PHY-3002 : Step(2534): len = 16047.7, overlap = 10.75
PHY-3002 : Step(2535): len = 15971.9, overlap = 10.75
PHY-3002 : Step(2536): len = 15692.6, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.36919e-05
PHY-3002 : Step(2537): len = 15411.2, overlap = 11
PHY-3002 : Step(2538): len = 15395.2, overlap = 11.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000167384
PHY-3002 : Step(2539): len = 15225.6, overlap = 11.25
PHY-3002 : Step(2540): len = 15496.8, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004752s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7055e-06
PHY-3002 : Step(2541): len = 15083.7, overlap = 27.25
PHY-3002 : Step(2542): len = 15111.2, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.411e-06
PHY-3002 : Step(2543): len = 14941.6, overlap = 27.5
PHY-3002 : Step(2544): len = 14990.3, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.82199e-06
PHY-3002 : Step(2545): len = 14803.5, overlap = 28
PHY-3002 : Step(2546): len = 14803.5, overlap = 28
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.0532e-06
PHY-3002 : Step(2547): len = 14940.2, overlap = 42.5
PHY-3002 : Step(2548): len = 15127.6, overlap = 40.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21064e-05
PHY-3002 : Step(2549): len = 14797.4, overlap = 40.25
PHY-3002 : Step(2550): len = 15274.5, overlap = 38.5
PHY-3002 : Step(2551): len = 16327.1, overlap = 35.25
PHY-3002 : Step(2552): len = 17170, overlap = 33.75
PHY-3002 : Step(2553): len = 17642.9, overlap = 32.5
PHY-3002 : Step(2554): len = 18428.5, overlap = 28.5
PHY-3002 : Step(2555): len = 19108.8, overlap = 27.75
PHY-3002 : Step(2556): len = 19301.6, overlap = 27.75
PHY-3002 : Step(2557): len = 19467.7, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.42128e-05
PHY-3002 : Step(2558): len = 19405.1, overlap = 25.75
PHY-3002 : Step(2559): len = 19761.6, overlap = 25.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.71942e-05
PHY-3002 : Step(2560): len = 20254.4, overlap = 24
PHY-3002 : Step(2561): len = 22522.2, overlap = 21.5
PHY-3002 : Step(2562): len = 23228.2, overlap = 19.5
PHY-3002 : Step(2563): len = 23338.6, overlap = 17.75
PHY-3002 : Step(2564): len = 23531.6, overlap = 18.5
PHY-3002 : Step(2565): len = 23455.5, overlap = 18.5
PHY-3002 : Step(2566): len = 23382.4, overlap = 19.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.43885e-05
PHY-3002 : Step(2567): len = 23556.2, overlap = 18.5
PHY-3002 : Step(2568): len = 24138.3, overlap = 17
PHY-3002 : Step(2569): len = 24776.1, overlap = 16.25
PHY-3002 : Step(2570): len = 25032.9, overlap = 15.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000188777
PHY-3002 : Step(2571): len = 25306.1, overlap = 14.5
PHY-3002 : Step(2572): len = 25872.1, overlap = 12.75
PHY-3002 : Step(2573): len = 26537.4, overlap = 11.5
PHY-3002 : Step(2574): len = 26804.7, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.081590s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (134.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00143948
PHY-3002 : Step(2575): len = 32613, overlap = 2.75
PHY-3002 : Step(2576): len = 30897.5, overlap = 4.75
PHY-3002 : Step(2577): len = 29900.5, overlap = 6
PHY-3002 : Step(2578): len = 28925.4, overlap = 8.25
PHY-3002 : Step(2579): len = 28720.8, overlap = 9
PHY-3002 : Step(2580): len = 28393.2, overlap = 9
PHY-3002 : Step(2581): len = 28127.8, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00247638
PHY-3002 : Step(2582): len = 28227.1, overlap = 10.5
PHY-3002 : Step(2583): len = 28192, overlap = 12.25
PHY-3002 : Step(2584): len = 28162.9, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00495277
PHY-3002 : Step(2585): len = 28226.6, overlap = 12.25
PHY-3002 : Step(2586): len = 28232, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009502s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 30217.7, Over = 0
PHY-3001 : Final: Len = 30217.7, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45760, over cnt = 41(0%), over = 51, worst = 2
PHY-1002 : len = 46280, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 46472, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 46480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032182s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.1%)

RUN-1003 : finish command "place" in  2.676915s wall, 4.109375s user + 1.046875s system = 5.156250s CPU (192.6%)

RUN-1004 : used memory is 643 MB, reserved memory is 777 MB, peak memory is 843 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 167 to 117
PHY-1001 : Pin misalignment score is improved from 117 to 117
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 537 instances
RUN-1001 : 261 mslices, 261 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1250 nets
RUN-1001 : 778 nets have 2 pins
RUN-1001 : 434 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 45760, over cnt = 41(0%), over = 51, worst = 2
PHY-1002 : len = 46280, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 46472, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 46480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034159s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (45.7%)

PHY-1001 : End global routing;  0.138092s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (113.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 25000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.191591s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 25000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 101200, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 0.496049s wall, 0.671875s user + 0.062500s system = 0.734375s CPU (148.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 101184, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.019026s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 101248, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 101248
PHY-1001 : End DR Iter 2; 0.016579s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (188.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.259389s wall, 2.281250s user + 0.296875s system = 2.578125s CPU (114.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.555881s wall, 2.562500s user + 0.328125s system = 2.890625s CPU (113.1%)

RUN-1004 : used memory is 670 MB, reserved memory is 804 MB, peak memory is 883 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Utilization Statistics
#lut                  572   out of  19600    2.92%
#reg                  645   out of  19600    3.29%
#le                  1038
  #lut only           393   out of   1038   37.86%
  #reg only           466   out of   1038   44.89%
  #lut&reg            179   out of   1038   17.24%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 537
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1250, pip num: 8530
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 792 valid insts, and 22920 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.018403s wall, 8.500000s user + 0.109375s system = 8.609375s CPU (285.2%)

RUN-1004 : used memory is 671 MB, reserved memory is 804 MB, peak memory is 883 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.778075s wall, 1.734375s user + 0.062500s system = 1.796875s CPU (101.1%)

RUN-1004 : used memory is 704 MB, reserved memory is 838 MB, peak memory is 883 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.623086s wall, 0.343750s user + 0.109375s system = 0.453125s CPU (6.8%)

RUN-1004 : used memory is 711 MB, reserved memory is 846 MB, peak memory is 883 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.939256s wall, 2.218750s user + 0.187500s system = 2.406250s CPU (26.9%)

RUN-1004 : used memory is 669 MB, reserved memory is 804 MB, peak memory is 883 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(130)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment ext_rst  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3494/2 useful/useless nets, 3170/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5015 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1233/627 useful/useless nets, 909/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1725 better
SYN-1014 : Optimize round 3
SYN-1032 : 1232/0 useful/useless nets, 908/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Gate Statistics
#Basic gates          727
  #and                 55
  #nand                 0
  #or                  10
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                649
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              34
#MACRO_MUX            112

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |78     |649    |66     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1251/0 useful/useless nets, 928/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1491/0 useful/useless nets, 1168/0 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-2501 : Optimize round 1, 271 better
SYN-2501 : Optimize round 2
SYN-1032 : 1431/0 useful/useless nets, 1108/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 1915/0 useful/useless nets, 1592/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.16), #lev = 3 (1.89)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 432 instances into 186 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1641/0 useful/useless nets, 1318/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 645 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 238 adder to BLE ...
SYN-4008 : Packed 238 adder and 7 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 183 LUT to BLE ...
SYN-4008 : Packed 183 LUT and 109 SEQ to BLE.
SYN-4003 : Packing 529 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (529 nodes)...
SYN-4004 : #1: Packed 63 SEQ (1552 nodes)...
SYN-4005 : Packed 63 SEQ with LUT/SLICE
SYN-4006 : 41 single LUT's are left
SYN-4006 : 466 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 649/856 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  645   out of  19600    3.29%
#le                  1035
  #lut only           390   out of   1035   37.68%
  #reg only           466   out of   1035   45.02%
  #lut&reg            179   out of   1035   17.29%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1035  |569   |645   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (346 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 535 instances
RUN-1001 : 260 mslices, 260 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1246 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 433 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 533 instances, 520 slices, 31 macros(193 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 3981, tnet num: 1244, tinst num: 533, tnode num: 5358, tedge num: 7328.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1244 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 704 clock pins, and constraint 1377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.140569s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (122.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 345404
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2587): len = 289781, overlap = 0
PHY-3002 : Step(2588): len = 251755, overlap = 0
PHY-3002 : Step(2589): len = 230001, overlap = 0
PHY-3002 : Step(2590): len = 215735, overlap = 0
PHY-3002 : Step(2591): len = 206704, overlap = 0
PHY-3002 : Step(2592): len = 198744, overlap = 0
PHY-3002 : Step(2593): len = 192010, overlap = 0
PHY-3002 : Step(2594): len = 184998, overlap = 0
PHY-3002 : Step(2595): len = 179061, overlap = 0
PHY-3002 : Step(2596): len = 172785, overlap = 0
PHY-3002 : Step(2597): len = 167236, overlap = 0
PHY-3002 : Step(2598): len = 161527, overlap = 0
PHY-3002 : Step(2599): len = 156314, overlap = 0
PHY-3002 : Step(2600): len = 151059, overlap = 0
PHY-3002 : Step(2601): len = 146064, overlap = 0
PHY-3002 : Step(2602): len = 140898, overlap = 0
PHY-3002 : Step(2603): len = 135809, overlap = 0
PHY-3002 : Step(2604): len = 130748, overlap = 0
PHY-3002 : Step(2605): len = 125650, overlap = 0
PHY-3002 : Step(2606): len = 121029, overlap = 0
PHY-3002 : Step(2607): len = 116730, overlap = 0
PHY-3002 : Step(2608): len = 112156, overlap = 0
PHY-3002 : Step(2609): len = 107098, overlap = 0
PHY-3002 : Step(2610): len = 103195, overlap = 0
PHY-3002 : Step(2611): len = 99469.3, overlap = 0
PHY-3002 : Step(2612): len = 95200.5, overlap = 0
PHY-3002 : Step(2613): len = 91197.6, overlap = 0
PHY-3002 : Step(2614): len = 87175.8, overlap = 0
PHY-3002 : Step(2615): len = 82752.3, overlap = 0
PHY-3002 : Step(2616): len = 78927.2, overlap = 0
PHY-3002 : Step(2617): len = 75616.8, overlap = 1.5
PHY-3002 : Step(2618): len = 71304.7, overlap = 2.5
PHY-3002 : Step(2619): len = 67314.6, overlap = 2.75
PHY-3002 : Step(2620): len = 64002.7, overlap = 2.5
PHY-3002 : Step(2621): len = 60869.1, overlap = 3
PHY-3002 : Step(2622): len = 57863.1, overlap = 3.75
PHY-3002 : Step(2623): len = 54386.1, overlap = 3
PHY-3002 : Step(2624): len = 49946.3, overlap = 2
PHY-3002 : Step(2625): len = 47284.9, overlap = 2
PHY-3002 : Step(2626): len = 45208.5, overlap = 3.75
PHY-3002 : Step(2627): len = 41410.4, overlap = 6
PHY-3002 : Step(2628): len = 37868.7, overlap = 7
PHY-3002 : Step(2629): len = 36261.1, overlap = 9
PHY-3002 : Step(2630): len = 33515.6, overlap = 11
PHY-3002 : Step(2631): len = 30222.7, overlap = 9.75
PHY-3002 : Step(2632): len = 28994.6, overlap = 8.5
PHY-3002 : Step(2633): len = 27520.8, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.51933e-05
PHY-3002 : Step(2634): len = 26694.1, overlap = 10
PHY-3002 : Step(2635): len = 27993.9, overlap = 11.75
PHY-3002 : Step(2636): len = 27685.4, overlap = 10
PHY-3002 : Step(2637): len = 26791.8, overlap = 10
PHY-3002 : Step(2638): len = 25742.3, overlap = 10.5
PHY-3002 : Step(2639): len = 24181.7, overlap = 12.5
PHY-3002 : Step(2640): len = 23446.2, overlap = 14
PHY-3002 : Step(2641): len = 22491, overlap = 15.25
PHY-3002 : Step(2642): len = 21425.1, overlap = 14.75
PHY-3002 : Step(2643): len = 20366.3, overlap = 13.75
PHY-3002 : Step(2644): len = 20451.3, overlap = 13.25
PHY-3002 : Step(2645): len = 20247, overlap = 12.5
PHY-3002 : Step(2646): len = 18663.4, overlap = 12
PHY-3002 : Step(2647): len = 17791.8, overlap = 12
PHY-3002 : Step(2648): len = 17038.7, overlap = 13
PHY-3002 : Step(2649): len = 16096.4, overlap = 17.25
PHY-3002 : Step(2650): len = 15967.5, overlap = 17
PHY-3002 : Step(2651): len = 15700, overlap = 15
PHY-3002 : Step(2652): len = 15265.6, overlap = 11
PHY-3002 : Step(2653): len = 14817.1, overlap = 11.5
PHY-3002 : Step(2654): len = 14447.9, overlap = 12.25
PHY-3002 : Step(2655): len = 14316, overlap = 13.75
PHY-3002 : Step(2656): len = 14473.3, overlap = 13.5
PHY-3002 : Step(2657): len = 14270.7, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.03866e-05
PHY-3002 : Step(2658): len = 13985.5, overlap = 13.75
PHY-3002 : Step(2659): len = 13534.8, overlap = 14.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000180773
PHY-3002 : Step(2660): len = 13312.2, overlap = 14.5
PHY-3002 : Step(2661): len = 13334.4, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006121s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (255.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.01985e-06
PHY-3002 : Step(2662): len = 13219.9, overlap = 30.75
PHY-3002 : Step(2663): len = 13219.9, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.03969e-06
PHY-3002 : Step(2664): len = 13131.8, overlap = 30.75
PHY-3002 : Step(2665): len = 13131.8, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.07939e-06
PHY-3002 : Step(2666): len = 13085.9, overlap = 30.75
PHY-3002 : Step(2667): len = 13085.9, overlap = 30.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.68808e-06
PHY-3002 : Step(2668): len = 13078.6, overlap = 46.5
PHY-3002 : Step(2669): len = 13140.5, overlap = 46.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.37616e-06
PHY-3002 : Step(2670): len = 13024, overlap = 46.5
PHY-3002 : Step(2671): len = 13180.5, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.92079e-06
PHY-3002 : Step(2672): len = 13068.5, overlap = 45.25
PHY-3002 : Step(2673): len = 13592, overlap = 46
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.39949e-05
PHY-3002 : Step(2674): len = 13291.2, overlap = 45.5
PHY-3002 : Step(2675): len = 15184.4, overlap = 41
PHY-3002 : Step(2676): len = 15780.3, overlap = 39
PHY-3002 : Step(2677): len = 15998.3, overlap = 38.5
PHY-3002 : Step(2678): len = 17303.4, overlap = 29.25
PHY-3002 : Step(2679): len = 18381.2, overlap = 26.25
PHY-3002 : Step(2680): len = 18426.7, overlap = 25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.79899e-05
PHY-3002 : Step(2681): len = 18627.2, overlap = 24
PHY-3002 : Step(2682): len = 20260, overlap = 22.75
PHY-3002 : Step(2683): len = 20790.6, overlap = 22
PHY-3002 : Step(2684): len = 21538.5, overlap = 21
PHY-3002 : Step(2685): len = 21951.5, overlap = 19.25
PHY-3002 : Step(2686): len = 22216.6, overlap = 17.25
PHY-3002 : Step(2687): len = 22106.3, overlap = 16.25
PHY-3002 : Step(2688): len = 21957.8, overlap = 16.25
PHY-3002 : Step(2689): len = 21647.7, overlap = 16.5
PHY-3002 : Step(2690): len = 21357.9, overlap = 14.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.59798e-05
PHY-3002 : Step(2691): len = 21515.5, overlap = 14.5
PHY-3002 : Step(2692): len = 22229.2, overlap = 15
PHY-3002 : Step(2693): len = 22779.1, overlap = 14.75
PHY-3002 : Step(2694): len = 22680.8, overlap = 15
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00011196
PHY-3002 : Step(2695): len = 23177.8, overlap = 14
PHY-3002 : Step(2696): len = 23877.1, overlap = 13.5
PHY-3002 : Step(2697): len = 23868.2, overlap = 13.75
PHY-3002 : Step(2698): len = 23958.6, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061554s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (228.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000871307
PHY-3002 : Step(2699): len = 29366.1, overlap = 5
PHY-3002 : Step(2700): len = 28409.6, overlap = 5.5
PHY-3002 : Step(2701): len = 27142.1, overlap = 9.75
PHY-3002 : Step(2702): len = 26405.9, overlap = 16
PHY-3002 : Step(2703): len = 26111.6, overlap = 17.75
PHY-3002 : Step(2704): len = 25963.1, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00174261
PHY-3002 : Step(2705): len = 26161.9, overlap = 16.25
PHY-3002 : Step(2706): len = 26216.8, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00348523
PHY-3002 : Step(2707): len = 26217.6, overlap = 16
PHY-3002 : Step(2708): len = 26211.4, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008870s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28916.1, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 28964.1, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 43680, over cnt = 48(0%), over = 68, worst = 2
PHY-1002 : len = 44304, over cnt = 21(0%), over = 27, worst = 2
PHY-1002 : len = 44696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029079s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (161.2%)

RUN-1003 : finish command "place" in  2.807805s wall, 4.781250s user + 1.421875s system = 6.203125s CPU (220.9%)

RUN-1004 : used memory is 662 MB, reserved memory is 802 MB, peak memory is 883 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 176 to 126
PHY-1001 : Pin misalignment score is improved from 126 to 126
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 535 instances
RUN-1001 : 260 mslices, 260 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1246 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 433 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 43680, over cnt = 48(0%), over = 68, worst = 2
PHY-1002 : len = 44304, over cnt = 21(0%), over = 27, worst = 2
PHY-1002 : len = 44696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033440s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (140.2%)

PHY-1001 : End global routing;  0.141484s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (110.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.093412s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 98840, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End Routed; 0.465341s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (171.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 98864, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.017178s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (272.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 98912, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.015545s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 98976, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 98976
PHY-1001 : End DR Iter 3; 0.014239s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (109.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.140075s wall, 2.281250s user + 0.296875s system = 2.578125s CPU (120.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.437123s wall, 2.562500s user + 0.343750s system = 2.906250s CPU (119.2%)

RUN-1004 : used memory is 679 MB, reserved memory is 819 MB, peak memory is 897 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  645   out of  19600    3.29%
#le                  1035
  #lut only           390   out of   1035   37.68%
  #reg only           466   out of   1035   45.02%
  #lut&reg            179   out of   1035   17.29%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 535
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1246, pip num: 8416
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 806 valid insts, and 22675 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.148118s wall, 8.640625s user + 0.109375s system = 8.750000s CPU (277.9%)

RUN-1004 : used memory is 679 MB, reserved memory is 819 MB, peak memory is 897 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.790974s wall, 1.781250s user + 0.062500s system = 1.843750s CPU (102.9%)

RUN-1004 : used memory is 712 MB, reserved memory is 852 MB, peak memory is 897 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.598028s wall, 0.437500s user + 0.218750s system = 0.656250s CPU (9.9%)

RUN-1004 : used memory is 720 MB, reserved memory is 861 MB, peak memory is 897 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.924966s wall, 2.328125s user + 0.375000s system = 2.703125s CPU (30.3%)

RUN-1004 : used memory is 678 MB, reserved memory is 819 MB, peak memory is 897 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
HDL-1007 : analyze verilog file al_ip/pll_test.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(60)
HDL-1007 : analyze verilog file source/rtl/my_uart_tx.v
HDL-1007 : analyze verilog file source/rtl/speed_setting.v
HDL-1007 : analyze verilog file source/rtl/uart_top.v
HDL-1007 : analyze verilog file source/rtl/my_uart_rx_2.v
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx_2.v(45)
HDL-1007 : analyze verilog file source/rtl/speed_setting_2.v
HDL-1007 : analyze verilog file source/rtl/rgb_tx.v
RUN-1002 : start command "elaborate -top uart_top"
HDL-1007 : elaborate module uart_top in source/rtl/uart_top.v(15)
HDL-1007 : elaborate module pll_test in al_ip/pll_test.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in D:/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module speed_setting in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_rx in source/rtl/my_uart_rx.v(1)
HDL-1007 : elaborate module my_uart_rx_2 in source/rtl/my_uart_rx_2.v(1)
HDL-1007 : elaborate module speed_setting(BPS_SET=1152) in source/rtl/speed_setting.v(1)
HDL-1007 : elaborate module my_uart_tx in source/rtl/my_uart_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rx_data' in source/rtl/uart_top.v(130)
HDL-1007 : elaborate module speed_setting_2 in source/rtl/speed_setting_2.v(1)
HDL-1007 : elaborate module rgb_tx in source/rtl/rgb_tx.v(1)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_clk_25m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment ext_rst  LOCATION = H14;  "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment uart_rx_2  LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment led_b  LOCATION = N16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_g  LOCATION = P16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment led_r  LOCATION = P15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_rx_2"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "rgb_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "speed_setting_2"
SYN-1012 : SanityCheck: Model "speed_setting(BPS_SET=1152)"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx_2 as IO macro for instance u15
SYN-1043 : Mark my_uart_rx as IO macro for instance u13
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_rx_2
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model rgb_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model speed_setting_2
SYN-1011 : Flatten model speed_setting(BPS_SET=1152)
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3494/2 useful/useless nets, 3170/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 387 onehot mux instances.
SYN-1020 : Optimized 1674 distributor mux.
SYN-1016 : Merged 2355 instances.
SYN-1015 : Optimize round 1, 5015 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1233/627 useful/useless nets, 909/1701 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     my_uart_tx/reg0_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 1725 better
SYN-1014 : Optimize round 3
SYN-1032 : 1232/0 useful/useless nets, 908/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Gate Statistics
#Basic gates          727
  #and                 55
  #nand                 0
  #or                  10
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 13
  #bufif1               0
  #MX21                 0
  #FADD                 0
  #DFF                649
  #LATCH                0
#MACRO_ADD             31
#MACRO_EQ              34
#MACRO_MUX            112

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |78     |649    |66     |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea uart_gate.area"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 9 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1251/0 useful/useless nets, 928/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1490/0 useful/useless nets, 1167/0 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-2501 : Optimize round 1, 271 better
SYN-2501 : Optimize round 2
SYN-1032 : 1430/0 useful/useless nets, 1107/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 31 macro adder
SYN-1032 : 1914/0 useful/useless nets, 1591/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 183 (3.16), #lev = 3 (1.89)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 431 instances into 186 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 3 lut buffers
SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1641/0 useful/useless nets, 1318/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 645 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 238 adder to BLE ...
SYN-4008 : Packed 238 adder and 7 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 183 LUT to BLE ...
SYN-4008 : Packed 183 LUT and 109 SEQ to BLE.
SYN-4003 : Packing 529 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (529 nodes)...
SYN-4004 : #1: Packed 63 SEQ (1552 nodes)...
SYN-4005 : Packed 63 SEQ with LUT/SLICE
SYN-4006 : 41 single LUT's are left
SYN-4006 : 466 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 649/856 primitive instances ...
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  645   out of  19600    3.29%
#le                  1035
  #lut only           390   out of   1035   37.68%
  #reg only           466   out of   1035   45.02%
  #lut&reg            179   out of   1035   17.29%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------+
|Instance |Module   |le    |lut   |seq   |
+----------------------------------------+
|top      |uart_top |1035  |569   |645   |
+----------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk_25m driven by BUFG (346 clock/control pins, 1 other pins).
SYN-4019 : Net ext_clk_25m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net ext_clk_25m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "rx_data_3" drive clk pins.
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net ext_clk_25m_pad as clock net
SYN-4025 : Tag rtl::Net rx_data_3 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_data_3 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 535 instances
RUN-1001 : 260 mslices, 260 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1246 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 433 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 533 instances, 520 slices, 31 macros(193 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 3981, tnet num: 1244, tinst num: 533, tnode num: 5358, tedge num: 7328.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1244 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 704 clock pins, and constraint 1377 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.154549s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (121.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 345404
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2709): len = 289781, overlap = 0
PHY-3002 : Step(2710): len = 251755, overlap = 0
PHY-3002 : Step(2711): len = 230001, overlap = 0
PHY-3002 : Step(2712): len = 215735, overlap = 0
PHY-3002 : Step(2713): len = 206704, overlap = 0
PHY-3002 : Step(2714): len = 198744, overlap = 0
PHY-3002 : Step(2715): len = 192010, overlap = 0
PHY-3002 : Step(2716): len = 184998, overlap = 0
PHY-3002 : Step(2717): len = 179061, overlap = 0
PHY-3002 : Step(2718): len = 172785, overlap = 0
PHY-3002 : Step(2719): len = 167236, overlap = 0
PHY-3002 : Step(2720): len = 161527, overlap = 0
PHY-3002 : Step(2721): len = 156314, overlap = 0
PHY-3002 : Step(2722): len = 151059, overlap = 0
PHY-3002 : Step(2723): len = 146064, overlap = 0
PHY-3002 : Step(2724): len = 140898, overlap = 0
PHY-3002 : Step(2725): len = 135809, overlap = 0
PHY-3002 : Step(2726): len = 130748, overlap = 0
PHY-3002 : Step(2727): len = 125650, overlap = 0
PHY-3002 : Step(2728): len = 121029, overlap = 0
PHY-3002 : Step(2729): len = 116730, overlap = 0
PHY-3002 : Step(2730): len = 112156, overlap = 0
PHY-3002 : Step(2731): len = 107098, overlap = 0
PHY-3002 : Step(2732): len = 103195, overlap = 0
PHY-3002 : Step(2733): len = 99469.3, overlap = 0
PHY-3002 : Step(2734): len = 95200.5, overlap = 0
PHY-3002 : Step(2735): len = 91197.6, overlap = 0
PHY-3002 : Step(2736): len = 87175.8, overlap = 0
PHY-3002 : Step(2737): len = 82752.3, overlap = 0
PHY-3002 : Step(2738): len = 78927.2, overlap = 0
PHY-3002 : Step(2739): len = 75616.8, overlap = 1.5
PHY-3002 : Step(2740): len = 71304.7, overlap = 2.5
PHY-3002 : Step(2741): len = 67314.6, overlap = 2.75
PHY-3002 : Step(2742): len = 64002.7, overlap = 2.5
PHY-3002 : Step(2743): len = 60869.1, overlap = 3
PHY-3002 : Step(2744): len = 57863.1, overlap = 3.75
PHY-3002 : Step(2745): len = 54386.1, overlap = 3
PHY-3002 : Step(2746): len = 49946.3, overlap = 2
PHY-3002 : Step(2747): len = 47284.9, overlap = 2
PHY-3002 : Step(2748): len = 45208.5, overlap = 3.75
PHY-3002 : Step(2749): len = 41410.4, overlap = 6
PHY-3002 : Step(2750): len = 37868.7, overlap = 7
PHY-3002 : Step(2751): len = 36261.1, overlap = 9
PHY-3002 : Step(2752): len = 33515.6, overlap = 11
PHY-3002 : Step(2753): len = 30222.7, overlap = 9.75
PHY-3002 : Step(2754): len = 28994.6, overlap = 8.5
PHY-3002 : Step(2755): len = 27520.8, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.51933e-05
PHY-3002 : Step(2756): len = 26694.1, overlap = 10
PHY-3002 : Step(2757): len = 27993.9, overlap = 11.75
PHY-3002 : Step(2758): len = 27685.4, overlap = 10
PHY-3002 : Step(2759): len = 26791.8, overlap = 10
PHY-3002 : Step(2760): len = 25742.3, overlap = 10.5
PHY-3002 : Step(2761): len = 24181.7, overlap = 12.5
PHY-3002 : Step(2762): len = 23446.2, overlap = 14
PHY-3002 : Step(2763): len = 22491, overlap = 15.25
PHY-3002 : Step(2764): len = 21425.1, overlap = 14.75
PHY-3002 : Step(2765): len = 20366.3, overlap = 13.75
PHY-3002 : Step(2766): len = 20451.3, overlap = 13.25
PHY-3002 : Step(2767): len = 20247, overlap = 12.5
PHY-3002 : Step(2768): len = 18663.4, overlap = 12
PHY-3002 : Step(2769): len = 17791.8, overlap = 12
PHY-3002 : Step(2770): len = 17038.7, overlap = 13
PHY-3002 : Step(2771): len = 16096.4, overlap = 17.25
PHY-3002 : Step(2772): len = 15967.5, overlap = 17
PHY-3002 : Step(2773): len = 15700, overlap = 15
PHY-3002 : Step(2774): len = 15265.6, overlap = 11
PHY-3002 : Step(2775): len = 14817.1, overlap = 11.5
PHY-3002 : Step(2776): len = 14447.9, overlap = 12.25
PHY-3002 : Step(2777): len = 14316, overlap = 13.75
PHY-3002 : Step(2778): len = 14473.3, overlap = 13.5
PHY-3002 : Step(2779): len = 14270.7, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.03866e-05
PHY-3002 : Step(2780): len = 13985.5, overlap = 13.75
PHY-3002 : Step(2781): len = 13534.8, overlap = 14.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000180773
PHY-3002 : Step(2782): len = 13312.2, overlap = 14.5
PHY-3002 : Step(2783): len = 13334.4, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004847s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.01985e-06
PHY-3002 : Step(2784): len = 13219.9, overlap = 30.75
PHY-3002 : Step(2785): len = 13219.9, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.03969e-06
PHY-3002 : Step(2786): len = 13131.8, overlap = 30.75
PHY-3002 : Step(2787): len = 13131.8, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.07939e-06
PHY-3002 : Step(2788): len = 13085.9, overlap = 30.75
PHY-3002 : Step(2789): len = 13085.9, overlap = 30.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.68808e-06
PHY-3002 : Step(2790): len = 13078.6, overlap = 46.5
PHY-3002 : Step(2791): len = 13140.5, overlap = 46.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.37616e-06
PHY-3002 : Step(2792): len = 13024, overlap = 46.5
PHY-3002 : Step(2793): len = 13180.5, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.92079e-06
PHY-3002 : Step(2794): len = 13068.5, overlap = 45.25
PHY-3002 : Step(2795): len = 13592, overlap = 46
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.39949e-05
PHY-3002 : Step(2796): len = 13291.2, overlap = 45.5
PHY-3002 : Step(2797): len = 15184.4, overlap = 41
PHY-3002 : Step(2798): len = 15780.3, overlap = 39
PHY-3002 : Step(2799): len = 15998.3, overlap = 38.5
PHY-3002 : Step(2800): len = 17303.4, overlap = 29.25
PHY-3002 : Step(2801): len = 18381.2, overlap = 26.25
PHY-3002 : Step(2802): len = 18426.7, overlap = 25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.79899e-05
PHY-3002 : Step(2803): len = 18627.2, overlap = 24
PHY-3002 : Step(2804): len = 20260, overlap = 22.75
PHY-3002 : Step(2805): len = 20790.6, overlap = 22
PHY-3002 : Step(2806): len = 21538.5, overlap = 21
PHY-3002 : Step(2807): len = 21951.5, overlap = 19.25
PHY-3002 : Step(2808): len = 22216.6, overlap = 17.25
PHY-3002 : Step(2809): len = 22106.3, overlap = 16.25
PHY-3002 : Step(2810): len = 21957.8, overlap = 16.25
PHY-3002 : Step(2811): len = 21647.7, overlap = 16.5
PHY-3002 : Step(2812): len = 21357.9, overlap = 14.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.59798e-05
PHY-3002 : Step(2813): len = 21515.5, overlap = 14.5
PHY-3002 : Step(2814): len = 22229.2, overlap = 15
PHY-3002 : Step(2815): len = 22779.1, overlap = 14.75
PHY-3002 : Step(2816): len = 22680.8, overlap = 15
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00011196
PHY-3002 : Step(2817): len = 23177.8, overlap = 14
PHY-3002 : Step(2818): len = 23877.1, overlap = 13.5
PHY-3002 : Step(2819): len = 23868.2, overlap = 13.75
PHY-3002 : Step(2820): len = 23958.6, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.066405s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (164.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.968163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000871307
PHY-3002 : Step(2821): len = 29366.1, overlap = 5
PHY-3002 : Step(2822): len = 28409.6, overlap = 5.5
PHY-3002 : Step(2823): len = 27142.1, overlap = 9.75
PHY-3002 : Step(2824): len = 26405.9, overlap = 16
PHY-3002 : Step(2825): len = 26111.6, overlap = 17.75
PHY-3002 : Step(2826): len = 25963.1, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00174261
PHY-3002 : Step(2827): len = 26161.9, overlap = 16.25
PHY-3002 : Step(2828): len = 26216.8, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00348523
PHY-3002 : Step(2829): len = 26217.6, overlap = 16
PHY-3002 : Step(2830): len = 26211.4, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009350s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.1%)

PHY-3001 : Legalized: Len = 28916.1, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 28964.1, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 43680, over cnt = 48(0%), over = 68, worst = 2
PHY-1002 : len = 44304, over cnt = 21(0%), over = 27, worst = 2
PHY-1002 : len = 44696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030977s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (151.3%)

RUN-1003 : finish command "place" in  3.028295s wall, 5.234375s user + 1.203125s system = 6.437500s CPU (212.6%)

RUN-1004 : used memory is 677 MB, reserved memory is 818 MB, peak memory is 897 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 176 to 126
PHY-1001 : Pin misalignment score is improved from 126 to 126
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 535 instances
RUN-1001 : 260 mslices, 260 lslices, 9 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1246 nets
RUN-1001 : 775 nets have 2 pins
RUN-1001 : 433 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 43680, over cnt = 48(0%), over = 68, worst = 2
PHY-1002 : len = 44304, over cnt = 21(0%), over = 27, worst = 2
PHY-1002 : len = 44696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032149s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (145.8%)

PHY-1001 : End global routing;  0.150037s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (104.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.115762s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (121.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 98840, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End Routed; 0.459911s wall, 0.546875s user + 0.062500s system = 0.609375s CPU (132.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 98864, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.017617s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 98912, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.016330s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 98976, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 98976
PHY-1001 : End DR Iter 3; 0.015226s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : net ext_clk_25m_pad will be routed on clock mesh
PHY-1001 : clock net rx_data_3_gclk_net will be merged with clock rx_data_3
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.175015s wall, 2.187500s user + 0.203125s system = 2.390625s CPU (109.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.494083s wall, 2.484375s user + 0.218750s system = 2.703125s CPU (108.4%)

RUN-1004 : used memory is 693 MB, reserved memory is 834 MB, peak memory is 910 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                     9
  #input                5
  #output               4
  #inout                0

Utilization Statistics
#lut                  569   out of  19600    2.90%
#reg                  645   out of  19600    3.29%
#le                  1035
  #lut only           390   out of   1035   37.68%
  #reg only           466   out of   1035   45.02%
  #lut&reg            179   out of   1035   17.29%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    9   out of    188    4.79%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 535
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 1246, pip num: 8416
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 806 valid insts, and 22675 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.184489s wall, 8.687500s user + 0.062500s system = 8.750000s CPU (274.8%)

RUN-1004 : used memory is 693 MB, reserved memory is 834 MB, peak memory is 910 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.789807s wall, 1.796875s user + 0.046875s system = 1.843750s CPU (103.0%)

RUN-1004 : used memory is 727 MB, reserved memory is 869 MB, peak memory is 910 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.614179s wall, 0.234375s user + 0.156250s system = 0.390625s CPU (5.9%)

RUN-1004 : used memory is 735 MB, reserved memory is 877 MB, peak memory is 910 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.945743s wall, 2.171875s user + 0.203125s system = 2.375000s CPU (26.5%)

RUN-1004 : used memory is 693 MB, reserved memory is 835 MB, peak memory is 910 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.785432s wall, 1.750000s user + 0.093750s system = 1.843750s CPU (103.3%)

RUN-1004 : used memory is 725 MB, reserved memory is 867 MB, peak memory is 910 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.520634s wall, 0.171875s user + 0.296875s system = 0.468750s CPU (7.2%)

RUN-1004 : used memory is 734 MB, reserved memory is 876 MB, peak memory is 910 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.840630s wall, 2.062500s user + 0.421875s system = 2.484375s CPU (28.1%)

RUN-1004 : used memory is 692 MB, reserved memory is 834 MB, peak memory is 910 MB
GUI-1001 : Download success!
