[INF:CM0023] Creating log file ../../build/regression/Context/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<35> s<34> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:12> el<1:18>
n<> u<5> t<IntegerAtomType_Int> p<6> l<1:19> el<1:22>
n<> u<6> t<Data_type> p<7> c<5> l<1:19> el<1:22>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:19> el<1:22>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:19> el<1:22>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:12> el<1:22>
n<a> u<10> t<StringConst> p<11> l<1:23> el<1:24>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:12> el<1:24>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:11> el<1:25>
n<> u<13> t<Module_ansi_header> p<32> c<2> s<31> l<1:1> el<1:26>
n<"DPI-C"> u<14> t<StringLiteral> p<26> s<15> l<2:11> el<2:18>
n<> u<15> t<Context_keyword> p<26> s<24> l<2:19> el<2:26>
n<get_2> u<16> t<StringConst> p<24> s<23> l<2:32> el<2:37>
n<> u<17> t<TfPortDir_Out> p<22> s<20> l<2:38> el<2:44>
n<> u<18> t<IntegerAtomType_Int> p<19> l<2:45> el<2:48>
n<> u<19> t<Data_type> p<20> c<18> l<2:45> el<2:48>
n<> u<20> t<Data_type_or_implicit> p<22> c<19> s<21> l<2:45> el<2:48>
n<x> u<21> t<StringConst> p<22> l<2:49> el<2:50>
n<> u<22> t<Tf_port_item> p<23> c<17> l<2:38> el<2:50>
n<> u<23> t<Tf_port_list> p<24> c<22> l<2:38> el<2:50>
n<> u<24> t<Task_prototype> p<26> c<16> l<2:27> el<2:51>
n<> u<25> t<Import> p<26> s<14> l<2:4> el<2:10>
n<> u<26> t<Dpi_import_export> p<27> c<25> l<2:4> el<2:52>
n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<2:4> el<2:52>
n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<2:4> el<2:52>
n<> u<29> t<Module_common_item> p<30> c<28> l<2:4> el<2:52>
n<> u<30> t<Module_or_generate_item> p<31> c<29> l<2:4> el<2:52>
n<> u<31> t<Non_port_module_item> p<32> c<30> l<2:4> el<2:52>
n<> u<32> t<Module_declaration> p<33> c<13> l<1:1> el<3:10>
n<> u<33> t<Description> p<34> c<32> l<1:1> el<3:10>
n<> u<34> t<Source_text> p<35> c<33> l<1:1> el<3:10>
n<> u<35> t<Top_level_rule> c<1> l<1:1> el<4:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/Context/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/Context/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/Context/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:3:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_task: (work@top.get_2), line:2:4, endln:2:52, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10, parent:work@top
    |vpiName:get_2
    |vpiFullName:work@top.get_2
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10, parent:work@top
    |vpiAccessType:4
    |vpiVisibility:1
    |vpiDPIContext:1
    |vpiDPICStr:2
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10, parent:work@top
    |vpiIODecl:
    \_io_decl: (x), line:2:49, endln:2:50
      |vpiDirection:2
      |vpiName:x
      |vpiTypedef:
      \_int_typespec: , line:2:45, endln:2:48
        |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:1:23, endln:1:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10, parent:work@top
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiPort:
  \_port: (a), line:1:23, endln:1:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10, parent:work@top
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:1:23, endln:1:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:3:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.a), line:1:23, endln:1:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10
    |vpiTypespec:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiSigned:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_task: (work@top.get_2), line:2:4, endln:2:52, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10
    |vpiName:get_2
    |vpiFullName:work@top.get_2
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10
    |vpiAccessType:4
    |vpiVisibility:1
    |vpiDPIContext:1
    |vpiDPICStr:2
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10
    |vpiIODecl:
    \_io_decl: (x), line:2:49, endln:2:50, parent:work@top.get_2
      |vpiParent:
      \_task: (work@top.get_2), line:2:4, endln:2:52, parent:work@top
      |vpiDirection:2
      |vpiName:x
      |vpiTypedef:
      \_int_typespec: , line:2:45, endln:2:48
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:23, endln:1:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:1:23, endln:1:24, parent:a
      |vpiParent:
      \_port: (a), line:1:23, endln:1:24, parent:work@top
      |vpiParent:
      \_port: (a), line:1:23, endln:1:24, parent:work@top
      |vpiParent:
      \_port: (a), line:1:23, endln:1:24, parent:work@top
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_int_var: (work@top.a), line:1:23, endln:1:24, parent:work@top
    |vpiTypedef:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:3:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Context/dut.sv | ${SURELOG_DIR}/build/regression/Context/roundtrip/dut_000.sv | 2 | 3 | 

