{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495650574951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495650574952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 12:29:34 2017 " "Processing started: Wed May 24 12:29:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495650574952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1495650574952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KPN_Fixed_Point -c KPN_Fixed_Point --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off KPN_Fixed_Point -c KPN_Fixed_Point --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1495650574952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1495650575677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1495650575677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_module.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_module " "Found entity 1: adder_module" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/adder_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650595989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650595989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_module_testbench " "Found entity 1: adder_module_testbench" {  } { { "adder_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/adder_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650595991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650595991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650595994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650595994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_module.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_module " "Found entity 1: subtractor_module" {  } { { "subtractor_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/subtractor_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650595997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650595997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_module_testbench " "Found entity 1: subtractor_module_testbench" {  } { { "subtractor_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/subtractor_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_module.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_module " "Found entity 1: multiplier_module" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/multiplier_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_module_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_module_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_module_testbench " "Found entity 1: multiplier_module_testbench" {  } { { "multiplier_module_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/multiplier_module_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_module.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_module " "Found entity 1: clock_divider_module" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/clock_divider_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_module " "Found entity 1: delay_module" {  } { { "delay_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/delay_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_module " "Found entity 1: fifo_module" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/fifo_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_fifo " "Found entity 1: lcd_fifo" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue_module.v 1 1 " "Found 1 design units, including 1 entities, in source file queue_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 queue_module " "Found entity 1: queue_module" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/queue_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_module.v 1 1 " "Found 1 design units, including 1 entities, in source file split_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_module " "Found entity 1: split_module" {  } { { "split_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/split_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_module " "Found entity 1: lcd_module" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_display.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_display " "Found entity 1: top_module_display" {  } { { "top_module_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_lcd " "Found entity 1: top_module_lcd" {  } { { "top_module_lcd.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_to_display.v 1 1 " "Found 1 design units, including 1 entities, in source file write_to_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_to_display " "Found entity 1: write_to_display" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_lcd_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_lcd_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_lcd_testbench " "Found entity 1: top_module_lcd_testbench" {  } { { "top_module_lcd_testbench.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module_lcd_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495650596038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495650596038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module_lcd " "Elaborating entity \"top_module_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1495650596155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_module clock_divider_module:clk_inst " "Elaborating entity \"clock_divider_module\" for hierarchy \"clock_divider_module:clk_inst\"" {  } { { "top_module_lcd.v" "clk_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module_lcd.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1495650596187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clock_divider_module.v(28) " "Verilog HDL assignment warning at clock_divider_module.v(28): truncated value with size 32 to match size of target (24)" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/clock_divider_module.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596188 "|top_module_lcd|clock_divider_module:clk_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queue_module queue_module:queue_1_inst " "Elaborating entity \"queue_module\" for hierarchy \"queue_module:queue_1_inst\"" {  } { { "top_module_lcd.v" "queue_1_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module_lcd.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1495650596190 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_reg queue_module.v(28) " "Verilog HDL or VHDL warning at queue_module.v(28): object \"full_reg\" assigned a value but never read" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/queue_module.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495650596191 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 31 queue_module.v(55) " "Verilog HDL warning at queue_module.v(55): number of words (4) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/queue_module.v" 55 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1495650596191 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 queue_module.v(67) " "Verilog HDL assignment warning at queue_module.v(67): truncated value with size 32 to match size of target (5)" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/queue_module.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596191 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.data_a 0 queue_module.v(23) " "Net \"array_reg.data_a\" at queue_module.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/queue_module.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1495650596192 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.waddr_a 0 queue_module.v(23) " "Net \"array_reg.waddr_a\" at queue_module.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/queue_module.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1495650596192 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.we_a 0 queue_module.v(23) " "Net \"array_reg.we_a\" at queue_module.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/queue_module.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1495650596192 "|top_module_lcd|queue_module:queue_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_module fifo_module:fifo_1_inst " "Elaborating entity \"fifo_module\" for hierarchy \"fifo_module:fifo_1_inst\"" {  } { { "top_module_lcd.v" "fifo_1_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module_lcd.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1495650596193 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty fifo_module.v(38) " "Verilog HDL or VHDL warning at fifo_module.v(38): object \"empty\" assigned a value but never read" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/fifo_module.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495650596195 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full fifo_module.v(39) " "Verilog HDL or VHDL warning at fifo_module.v(39): object \"full\" assigned a value but never read" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/fifo_module.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495650596195 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_module.v(84) " "Verilog HDL assignment warning at fifo_module.v(84): truncated value with size 32 to match size of target (5)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/fifo_module.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596195 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_module.v(85) " "Verilog HDL assignment warning at fifo_module.v(85): truncated value with size 32 to match size of target (5)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/fifo_module.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596195 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_module.v(91) " "Verilog HDL Case Statement warning at fifo_module.v(91): incomplete case statement has no default case item" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/fifo_module.v" 91 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1495650596195 "|top_module_lcd|fifo_module:fifo_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_fifo lcd_fifo:fifo_4_inst " "Elaborating entity \"lcd_fifo\" for hierarchy \"lcd_fifo:fifo_4_inst\"" {  } { { "top_module_lcd.v" "fifo_4_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module_lcd.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1495650596197 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_en lcd_fifo.v(24) " "Verilog HDL or VHDL warning at lcd_fifo.v(24): object \"wr_en\" assigned a value but never read" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495650596199 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty lcd_fifo.v(25) " "Verilog HDL or VHDL warning at lcd_fifo.v(25): object \"empty\" assigned a value but never read" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495650596199 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full lcd_fifo.v(26) " "Verilog HDL or VHDL warning at lcd_fifo.v(26): object \"full\" assigned a value but never read" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495650596199 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_fifo.v(64) " "Verilog HDL assignment warning at lcd_fifo.v(64): truncated value with size 32 to match size of target (5)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596199 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_fifo.v(65) " "Verilog HDL assignment warning at lcd_fifo.v(65): truncated value with size 32 to match size of target (5)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596199 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lcd_fifo.v(71) " "Verilog HDL Case Statement warning at lcd_fifo.v(71): incomplete case statement has no default case item" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1495650596199 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count lcd_fifo.v(64) " "Verilog HDL Always Construct warning at lcd_fifo.v(64): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495650596199 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buffer lcd_fifo.v(64) " "Verilog HDL Always Construct warning at lcd_fifo.v(64): inferring latch(es) for variable \"buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1495650596199 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[0\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[1\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[2\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[3\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[4\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[4\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[5\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[5\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[6\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[6\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[7\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[7\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[8\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[8\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[9\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[9\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[10\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[10\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[11\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[11\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[12\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[12\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[13\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[13\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[14\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[14\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596200 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[15\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[15\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596201 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count lcd_fifo.v(64) " "Inferred latch for \"count\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495650596201 "|top_module_lcd|lcd_fifo:fifo_4_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_module adder_module:adder_1_inst " "Elaborating entity \"adder_module\" for hierarchy \"adder_module:adder_1_inst\"" {  } { { "top_module_lcd.v" "adder_1_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module_lcd.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1495650596201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 adder_module.v(75) " "Verilog HDL assignment warning at adder_module.v(75): truncated value with size 32 to match size of target (12)" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/adder_module.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1495650596203 "|top_module_lcd|adder_module:adder_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter bcd_converter:bcd_converter_inst " "Elaborating entity \"bcd_converter\" for hierarchy \"bcd_converter:bcd_converter_inst\"" {  } { { "top_module_lcd.v" "bcd_converter_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module_lcd.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1495650596204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "thousands bcd_converter.v(22) " "Verilog HDL or VHDL warning at bcd_converter.v(22): object \"thousands\" assigned a value but never read" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/bcd_converter.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1495650596205 "|top_module_lcd|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(42) " "Verilog HDL assignment warning at bcd_converter.v(42): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/bcd_converter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1495650596206 "|top_module_lcd|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(45) " "Verilog HDL assignment warning at bcd_converter.v(45): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/bcd_converter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1495650596206 "|top_module_lcd|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(48) " "Verilog HDL assignment warning at bcd_converter.v(48): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/bcd_converter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1495650596206 "|top_module_lcd|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(51) " "Verilog HDL assignment warning at bcd_converter.v(51): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/bcd_converter.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1495650596206 "|top_module_lcd|bcd_converter:bcd_converter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_module lcd_module:write_to_lcd_inst " "Elaborating entity \"lcd_module\" for hierarchy \"lcd_module:write_to_lcd_inst\"" {  } { { "top_module_lcd.v" "write_to_lcd_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module_lcd.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1495650596207 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "entry_letter_counter lcd_module.v(38) " "Verilog HDL or VHDL warning at lcd_module.v(38): object \"entry_letter_counter\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495650596209 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "need_to_read lcd_module.v(49) " "Verilog HDL or VHDL warning at lcd_module.v(49): object \"need_to_read\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495650596209 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "down_counter lcd_module.v(55) " "Verilog HDL or VHDL warning at lcd_module.v(55): object \"down_counter\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495650596210 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(54) " "Verilog HDL assignment warning at lcd_module.v(54): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596210 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(55) " "Verilog HDL assignment warning at lcd_module.v(55): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596210 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(102) " "Verilog HDL assignment warning at lcd_module.v(102): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596210 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_module.v(137) " "Verilog HDL assignment warning at lcd_module.v(137): truncated value with size 32 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596210 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_module.v(141) " "Verilog HDL assignment warning at lcd_module.v(141): truncated value with size 32 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596210 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_module.v(145) " "Verilog HDL assignment warning at lcd_module.v(145): truncated value with size 32 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596210 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(149) " "Verilog HDL assignment warning at lcd_module.v(149): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596210 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_module.v(163) " "Verilog HDL assignment warning at lcd_module.v(163): truncated value with size 32 to match size of target (7)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596210 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_module.v(164) " "Verilog HDL assignment warning at lcd_module.v(164): truncated value with size 32 to match size of target (3)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596210 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_module.v(201) " "Verilog HDL assignment warning at lcd_module.v(201): truncated value with size 32 to match size of target (7)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/lcd_module.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495650596210 "|top_module_lcd|lcd_module:write_to_lcd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_to_display write_to_display:display_inst " "Elaborating entity \"write_to_display\" for hierarchy \"write_to_display:display_inst\"" {  } { { "top_module_lcd.v" "display_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/top_module_lcd.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1495650596212 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(81) " "Verilog HDL Always Construct warning at write_to_display.v(81): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596214 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(85) " "Verilog HDL Always Construct warning at write_to_display.v(85): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596214 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(89) " "Verilog HDL Always Construct warning at write_to_display.v(89): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596214 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(93) " "Verilog HDL Always Construct warning at write_to_display.v(93): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596214 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(97) " "Verilog HDL Always Construct warning at write_to_display.v(97): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596214 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(101) " "Verilog HDL Always Construct warning at write_to_display.v(101): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596215 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(105) " "Verilog HDL Always Construct warning at write_to_display.v(105): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596215 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(109) " "Verilog HDL Always Construct warning at write_to_display.v(109): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596215 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(113) " "Verilog HDL Always Construct warning at write_to_display.v(113): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596215 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(117) " "Verilog HDL Always Construct warning at write_to_display.v(117): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596215 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(133) " "Verilog HDL Always Construct warning at write_to_display.v(133): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596215 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(137) " "Verilog HDL Always Construct warning at write_to_display.v(137): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596215 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(141) " "Verilog HDL Always Construct warning at write_to_display.v(141): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596215 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(145) " "Verilog HDL Always Construct warning at write_to_display.v(145): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596215 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(149) " "Verilog HDL Always Construct warning at write_to_display.v(149): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596215 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(153) " "Verilog HDL Always Construct warning at write_to_display.v(153): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596215 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(157) " "Verilog HDL Always Construct warning at write_to_display.v(157): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596216 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(161) " "Verilog HDL Always Construct warning at write_to_display.v(161): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596216 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(165) " "Verilog HDL Always Construct warning at write_to_display.v(165): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596216 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(169) " "Verilog HDL Always Construct warning at write_to_display.v(169): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596216 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(191) " "Verilog HDL Always Construct warning at write_to_display.v(191): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596216 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(195) " "Verilog HDL Always Construct warning at write_to_display.v(195): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596216 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(199) " "Verilog HDL Always Construct warning at write_to_display.v(199): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596216 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(203) " "Verilog HDL Always Construct warning at write_to_display.v(203): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596216 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(207) " "Verilog HDL Always Construct warning at write_to_display.v(207): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596216 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(211) " "Verilog HDL Always Construct warning at write_to_display.v(211): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596217 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(215) " "Verilog HDL Always Construct warning at write_to_display.v(215): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596217 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(219) " "Verilog HDL Always Construct warning at write_to_display.v(219): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596217 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(223) " "Verilog HDL Always Construct warning at write_to_display.v(223): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596217 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(227) " "Verilog HDL Always Construct warning at write_to_display.v(227): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596217 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(250) " "Verilog HDL Always Construct warning at write_to_display.v(250): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596217 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(254) " "Verilog HDL Always Construct warning at write_to_display.v(254): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596217 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(258) " "Verilog HDL Always Construct warning at write_to_display.v(258): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596217 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(262) " "Verilog HDL Always Construct warning at write_to_display.v(262): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596217 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(266) " "Verilog HDL Always Construct warning at write_to_display.v(266): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596217 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(270) " "Verilog HDL Always Construct warning at write_to_display.v(270): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596218 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(274) " "Verilog HDL Always Construct warning at write_to_display.v(274): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596218 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(278) " "Verilog HDL Always Construct warning at write_to_display.v(278): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596218 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(282) " "Verilog HDL Always Construct warning at write_to_display.v(282): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596218 "|top_module_lcd|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(286) " "Verilog HDL Always Construct warning at write_to_display.v(286): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_Fixed_Point/write_to_display.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1495650596218 "|top_module_lcd|write_to_display:display_inst"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495650596495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 12:29:56 2017 " "Processing ended: Wed May 24 12:29:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495650596495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495650596495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495650596495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1495650596495 ""}
