// Seed: 2860757206
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_8;
  tri0 id_9, id_10, id_11;
  id_12(
      id_7, 1'b0, id_11
  );
  xor primCall (id_2, id_4, id_6, id_7, id_8, id_9);
  wire id_13;
  assign id_8 = -1;
  assign id_7 = id_4;
  wire  id_14;
  uwire id_15 = 1 - 1;
  module_0 modCall_1 ();
endmodule
