{
  "module_name": "dw_mmc-exynos.h",
  "hash_id": "fd8e22f81b280d6a0ab2dae475ae7d0869c82f36e666a4e7fe865f9a7fa52fd9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/mmc/host/dw_mmc-exynos.h",
  "human_readable_source": " \n \n\n#ifndef _DW_MMC_EXYNOS_H_\n#define _DW_MMC_EXYNOS_H_\n\n#define SDMMC_CLKSEL\t\t\t0x09C\n#define SDMMC_CLKSEL64\t\t\t0x0A8\n\n \n#define SDMMC_HS400_DQS_EN\t\t0x180\n#define SDMMC_HS400_ASYNC_FIFO_CTRL\t0x184\n#define SDMMC_HS400_DLINE_CTRL\t\t0x188\n\n \n#define SDMMC_CLKSEL_CCLK_SAMPLE(x)\t(((x) & 7) << 0)\n#define SDMMC_CLKSEL_CCLK_DRIVE(x)\t(((x) & 7) << 16)\n#define SDMMC_CLKSEL_CCLK_DIVIDER(x)\t(((x) & 7) << 24)\n#define SDMMC_CLKSEL_GET_DRV_WD3(x)\t(((x) >> 16) & 0x7)\n#define SDMMC_CLKSEL_GET_DIV(x)\t\t(((x) >> 24) & 0x7)\n#define SDMMC_CLKSEL_UP_SAMPLE(x, y)\t(((x) & ~SDMMC_CLKSEL_CCLK_SAMPLE(7)) |\\\n\t\t\t\t\t SDMMC_CLKSEL_CCLK_SAMPLE(y))\n#define SDMMC_CLKSEL_TIMING(x, y, z)\t(SDMMC_CLKSEL_CCLK_SAMPLE(x) |\t\\\n\t\t\t\t\t SDMMC_CLKSEL_CCLK_DRIVE(y) |\t\\\n\t\t\t\t\t SDMMC_CLKSEL_CCLK_DIVIDER(z))\n#define SDMMC_CLKSEL_TIMING_MASK\tSDMMC_CLKSEL_TIMING(0x7, 0x7, 0x7)\n#define SDMMC_CLKSEL_WAKEUP_INT\t\tBIT(11)\n\n \n#define DATA_STROBE_EN\t\t\tBIT(0)\n#define AXI_NON_BLOCKING_WR\tBIT(7)\n\n \n#define DQS_CTRL_RD_DELAY(x, y)\t\t(((x) & ~0x3FF) | ((y) & 0x3FF))\n#define DQS_CTRL_GET_RD_DELAY(x)\t((x) & 0x3FF)\n\n \n#define SDMMC_EMMCP_BASE\t0x1000\n#define SDMMC_MPSECURITY\t(SDMMC_EMMCP_BASE + 0x0010)\n#define SDMMC_MPSBEGIN0\t\t(SDMMC_EMMCP_BASE + 0x0200)\n#define SDMMC_MPSEND0\t\t(SDMMC_EMMCP_BASE + 0x0204)\n#define SDMMC_MPSCTRL0\t\t(SDMMC_EMMCP_BASE + 0x020C)\n\n \n#define SDMMC_MPSCTRL_SECURE_READ_BIT\t\tBIT(7)\n#define SDMMC_MPSCTRL_SECURE_WRITE_BIT\t\tBIT(6)\n#define SDMMC_MPSCTRL_NON_SECURE_READ_BIT\tBIT(5)\n#define SDMMC_MPSCTRL_NON_SECURE_WRITE_BIT\tBIT(4)\n#define SDMMC_MPSCTRL_USE_FUSE_KEY\t\tBIT(3)\n#define SDMMC_MPSCTRL_ECB_MODE\t\t\tBIT(2)\n#define SDMMC_MPSCTRL_ENCRYPTION\t\tBIT(1)\n#define SDMMC_MPSCTRL_VALID\t\t\tBIT(0)\n\n \n#define SDMMC_ENDING_SEC_NR_MAX\t0xFFFFFFFF\n\n \n#define EXYNOS4210_FIXED_CIU_CLK_DIV\t2\n#define EXYNOS4412_FIXED_CIU_CLK_DIV\t4\n#define HS400_FIXED_CIU_CLK_DIV\t\t1\n\n \n#define EXYNOS_CCLKIN_MIN\t50000000\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}