TimeQuest Timing Analyzer report for DE2_115_CAMERA
Tue Dec 06 15:28:46 2016
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u5|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 14. Slow 1200mV 85C Model Setup: 'u5|altpll_component|auto_generated|pll1|clk[3]'
 15. Slow 1200mV 85C Model Hold: 'u5|altpll_component|auto_generated|pll1|clk[3]'
 16. Slow 1200mV 85C Model Hold: 'u5|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 18. Slow 1200mV 85C Model Recovery: 'u5|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'u5|altpll_component|auto_generated|pll1|clk[3]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 21. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Removal: 'u5|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Removal: 'u5|altpll_component|auto_generated|pll1|clk[3]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'u5|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'u5|altpll_component|auto_generated|pll1|clk[3]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. MTBF Summary
 40. Synchronizer Summary
 41. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
 95. Slow 1200mV 0C Model Fmax Summary
 96. Slow 1200mV 0C Model Setup Summary
 97. Slow 1200mV 0C Model Hold Summary
 98. Slow 1200mV 0C Model Recovery Summary
 99. Slow 1200mV 0C Model Removal Summary
100. Slow 1200mV 0C Model Minimum Pulse Width Summary
101. Slow 1200mV 0C Model Setup: 'u5|altpll_component|auto_generated|pll1|clk[0]'
102. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
103. Slow 1200mV 0C Model Setup: 'u5|altpll_component|auto_generated|pll1|clk[3]'
104. Slow 1200mV 0C Model Hold: 'u5|altpll_component|auto_generated|pll1|clk[3]'
105. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
106. Slow 1200mV 0C Model Hold: 'u5|altpll_component|auto_generated|pll1|clk[0]'
107. Slow 1200mV 0C Model Recovery: 'u5|altpll_component|auto_generated|pll1|clk[0]'
108. Slow 1200mV 0C Model Recovery: 'u5|altpll_component|auto_generated|pll1|clk[3]'
109. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
110. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
111. Slow 1200mV 0C Model Removal: 'u5|altpll_component|auto_generated|pll1|clk[0]'
112. Slow 1200mV 0C Model Removal: 'u5|altpll_component|auto_generated|pll1|clk[3]'
113. Slow 1200mV 0C Model Minimum Pulse Width: 'u5|altpll_component|auto_generated|pll1|clk[0]'
114. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
115. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
116. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
117. Slow 1200mV 0C Model Minimum Pulse Width: 'u5|altpll_component|auto_generated|pll1|clk[3]'
118. Setup Times
119. Hold Times
120. Clock to Output Times
121. Minimum Clock to Output Times
122. Propagation Delay
123. Minimum Propagation Delay
124. Output Enable Times
125. Minimum Output Enable Times
126. Output Disable Times
127. Minimum Output Disable Times
128. MTBF Summary
129. Synchronizer Summary
130. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
184. Fast 1200mV 0C Model Setup Summary
185. Fast 1200mV 0C Model Hold Summary
186. Fast 1200mV 0C Model Recovery Summary
187. Fast 1200mV 0C Model Removal Summary
188. Fast 1200mV 0C Model Minimum Pulse Width Summary
189. Fast 1200mV 0C Model Setup: 'u5|altpll_component|auto_generated|pll1|clk[0]'
190. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
191. Fast 1200mV 0C Model Setup: 'u5|altpll_component|auto_generated|pll1|clk[3]'
192. Fast 1200mV 0C Model Hold: 'u5|altpll_component|auto_generated|pll1|clk[3]'
193. Fast 1200mV 0C Model Hold: 'u5|altpll_component|auto_generated|pll1|clk[0]'
194. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
195. Fast 1200mV 0C Model Recovery: 'u5|altpll_component|auto_generated|pll1|clk[0]'
196. Fast 1200mV 0C Model Recovery: 'u5|altpll_component|auto_generated|pll1|clk[3]'
197. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
198. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
199. Fast 1200mV 0C Model Removal: 'u5|altpll_component|auto_generated|pll1|clk[0]'
200. Fast 1200mV 0C Model Removal: 'u5|altpll_component|auto_generated|pll1|clk[3]'
201. Fast 1200mV 0C Model Minimum Pulse Width: 'u5|altpll_component|auto_generated|pll1|clk[0]'
202. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
203. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
204. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
205. Fast 1200mV 0C Model Minimum Pulse Width: 'u5|altpll_component|auto_generated|pll1|clk[3]'
206. Setup Times
207. Hold Times
208. Clock to Output Times
209. Minimum Clock to Output Times
210. Propagation Delay
211. Minimum Propagation Delay
212. Output Enable Times
213. Minimum Output Enable Times
214. Output Disable Times
215. Minimum Output Disable Times
216. MTBF Summary
217. Synchronizer Summary
218. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
219. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
220. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
221. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
222. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
223. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
224. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
225. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
226. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
227. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
228. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
229. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
230. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
231. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
232. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
233. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
234. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
235. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
236. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
237. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
238. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
239. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
240. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
241. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
242. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
243. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
244. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
245. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
246. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
247. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
248. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
249. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
250. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
251. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
252. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
253. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
254. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
255. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
256. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
257. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
258. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
259. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
260. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
261. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
262. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
263. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
264. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
265. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
266. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
267. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
268. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
269. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
270. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
271. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
272. Multicorner Timing Analysis Summary
273. Setup Times
274. Hold Times
275. Clock to Output Times
276. Minimum Clock to Output Times
277. Progagation Delay
278. Minimum Progagation Delay
279. Board Trace Model Assignments
280. Input Transition Times
281. Signal Integrity Metrics (Slow 1200mv 0c Model)
282. Signal Integrity Metrics (Slow 1200mv 85c Model)
283. Signal Integrity Metrics (Fast 1200mv 0c Model)
284. Setup Transfers
285. Hold Transfers
286. Recovery Transfers
287. Removal Transfers
288. Report TCCS
289. Report RSKM
290. Unconstrained Paths
291. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; DE2_115_CAMERA                                   ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; DE2_115_D5M_VGA.SDC ; OK     ; Tue Dec 06 15:28:39 2016 ;
+---------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; u5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u5|altpll_component|auto_generated|pll1|inclk[0] ; { u5|altpll_component|auto_generated|pll1|clk[0] } ;
; u5|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u5|altpll_component|auto_generated|pll1|inclk[0] ; { u5|altpll_component|auto_generated|pll1|clk[1] } ;
; u5|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u5|altpll_component|auto_generated|pll1|inclk[0] ; { u5|altpll_component|auto_generated|pll1|clk[2] } ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u5|altpll_component|auto_generated|pll1|inclk[0] ; { u5|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 106.13 MHz ; 106.13 MHz      ; u5|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 144.84 MHz ; 144.84 MHz      ; u5|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 180.77 MHz ; 180.77 MHz      ; CLOCK2_50                                      ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u5|altpll_component|auto_generated|pll1|clk[0] ; 2.135  ; 0.000         ;
; CLOCK2_50                                      ; 14.468 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; 15.289 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.306 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.327 ; 0.000         ;
; CLOCK2_50                                      ; 0.358 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u5|altpll_component|auto_generated|pll1|clk[0] ; 1.667  ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; 11.220 ; 0.000         ;
; CLOCK2_50                                      ; 13.913 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 2.314 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[0] ; 6.368 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; 6.398 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u5|altpll_component|auto_generated|pll1|clk[0] ; 4.690  ; 0.000         ;
; CLOCK2_50                                      ; 9.677  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; 19.689 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.135 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[18]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 4.612      ;
; 2.135 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[22]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 4.612      ;
; 2.135 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[13]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 4.612      ;
; 2.135 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[20]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 4.612      ;
; 2.267 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[21]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 4.480      ;
; 2.378 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[16]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 4.369      ;
; 2.378 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[19]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 4.369      ;
; 2.405 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[5]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.197     ; 4.346      ;
; 2.405 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[6]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.197     ; 4.346      ;
; 2.405 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[7]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.197     ; 4.346      ;
; 2.419 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[11]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.196     ; 4.333      ;
; 2.419 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[14]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.196     ; 4.333      ;
; 2.419 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[17]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.196     ; 4.333      ;
; 2.607 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[8]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.143      ;
; 2.607 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[9]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.143      ;
; 2.607 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[10]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.143      ;
; 2.607 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[4]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.143      ;
; 2.607 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[12]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.143      ;
; 2.607 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[15]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.143      ;
; 2.873 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|WR_MASK[1] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.876      ;
; 2.873 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|WR_MASK[0] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.876      ;
; 2.873 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mWR        ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.876      ;
; 2.913 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|RD_MASK[0] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.836      ;
; 2.913 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|RD_MASK[1] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.836      ;
; 2.913 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mRD        ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.836      ;
; 3.096 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.348      ;
; 3.096 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.348      ;
; 3.096 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.348      ;
; 3.096 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.348      ;
; 3.208 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.692      ;
; 3.208 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.692      ;
; 3.208 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.692      ;
; 3.208 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.692      ;
; 3.241 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 6.623      ;
; 3.241 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 6.623      ;
; 3.241 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 6.623      ;
; 3.241 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 6.623      ;
; 3.256 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.188      ;
; 3.256 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.188      ;
; 3.256 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.188      ;
; 3.256 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.188      ;
; 3.267 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[21]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.177      ;
; 3.271 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mLENGTH[6] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 3.477      ;
; 3.274 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.607      ;
; 3.274 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.607      ;
; 3.274 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.607      ;
; 3.274 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.607      ;
; 3.293 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.607      ;
; 3.293 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.607      ;
; 3.293 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.607      ;
; 3.293 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.607      ;
; 3.300 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.600      ;
; 3.300 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.600      ;
; 3.300 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.600      ;
; 3.300 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.600      ;
; 3.313 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.131      ;
; 3.313 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.131      ;
; 3.313 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.131      ;
; 3.313 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.131      ;
; 3.336 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.564      ;
; 3.336 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.564      ;
; 3.336 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.564      ;
; 3.336 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.564      ;
; 3.344 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.546      ;
; 3.344 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.546      ;
; 3.344 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.546      ;
; 3.344 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.546      ;
; 3.350 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.549     ; 6.099      ;
; 3.350 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.549     ; 6.099      ;
; 3.350 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.549     ; 6.099      ;
; 3.350 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.549     ; 6.099      ;
; 3.357 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[16]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.087      ;
; 3.357 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[19]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.554     ; 6.087      ;
; 3.357 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.524      ;
; 3.357 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.524      ;
; 3.357 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.524      ;
; 3.357 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.524      ;
; 3.371 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[5]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.550     ; 6.077      ;
; 3.371 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[6]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.550     ; 6.077      ;
; 3.371 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[7]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.550     ; 6.077      ;
; 3.373 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[5]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 6.512      ;
; 3.377 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|WR_MASK[1] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.552     ; 6.069      ;
; 3.377 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|WR_MASK[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.552     ; 6.069      ;
; 3.377 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mWR        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.552     ; 6.069      ;
; 3.377 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[6]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 6.508      ;
; 3.379 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[21]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.521      ;
; 3.382 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[17]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.504      ;
; 3.397 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.484      ;
; 3.397 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.484      ;
; 3.397 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.484      ;
; 3.397 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.484      ;
; 3.398 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[7]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 6.487      ;
; 3.403 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.497      ;
; 3.403 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.497      ;
; 3.403 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.497      ;
; 3.403 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.497      ;
; 3.405 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[11]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.549     ; 6.044      ;
; 3.405 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[14]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.549     ; 6.044      ;
; 3.405 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[17]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.549     ; 6.044      ;
; 3.405 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.476      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                    ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.468 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 5.456      ;
; 14.477 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 5.447      ;
; 14.584 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 5.340      ;
; 14.679 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.252      ;
; 14.679 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.252      ;
; 14.679 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.252      ;
; 14.679 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.252      ;
; 14.679 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.252      ;
; 14.679 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.252      ;
; 14.679 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.252      ;
; 14.679 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.252      ;
; 14.679 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.252      ;
; 14.679 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.252      ;
; 14.679 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.252      ;
; 14.679 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.252      ;
; 14.679 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.252      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.243      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.243      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.243      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.243      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.243      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.243      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.243      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.243      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.243      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.243      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.243      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.243      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.243      ;
; 14.740 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 5.184      ;
; 14.795 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.136      ;
; 14.795 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.136      ;
; 14.795 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.136      ;
; 14.795 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.136      ;
; 14.795 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.136      ;
; 14.795 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.136      ;
; 14.795 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.136      ;
; 14.795 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.136      ;
; 14.795 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.136      ;
; 14.795 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.136      ;
; 14.795 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.136      ;
; 14.795 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.136      ;
; 14.795 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 5.136      ;
; 14.956 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.975      ;
; 14.956 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.975      ;
; 14.956 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.975      ;
; 14.956 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.975      ;
; 14.956 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.975      ;
; 14.956 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.975      ;
; 14.956 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.975      ;
; 14.956 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.975      ;
; 14.956 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.975      ;
; 14.956 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.975      ;
; 14.956 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.975      ;
; 14.956 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.975      ;
; 14.956 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.975      ;
; 14.966 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.952      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.939      ;
; 15.099 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.819      ;
; 15.110 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.808      ;
; 15.131 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.787      ;
; 15.171 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.747      ;
; 15.177 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.741      ;
; 15.201 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.735      ;
; 15.201 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.735      ;
; 15.201 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.735      ;
; 15.201 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.735      ;
; 15.201 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.735      ;
; 15.201 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.735      ;
; 15.201 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.735      ;
; 15.201 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.735      ;
; 15.201 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.735      ;
; 15.201 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.735      ;
; 15.201 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.735      ;
; 15.201 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.735      ;
; 15.201 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.735      ;
; 15.203 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.715      ;
; 15.205 ; I2C_CCD_Config:u1|combo_cnt[5]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.724      ;
; 15.234 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.684      ;
; 15.246 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.672      ;
; 15.247 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.671      ;
; 15.255 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.663      ;
; 15.261 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.657      ;
; 15.264 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.654      ;
; 15.269 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.649      ;
; 15.271 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.647      ;
; 15.271 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.647      ;
; 15.273 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.645      ;
; 15.301 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.628      ;
; 15.309 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.620      ;
; 15.312 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.606      ;
; 15.313 ; I2C_CCD_Config:u1|combo_cnt[0]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.616      ;
; 15.315 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.603      ;
; 15.321 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.597      ;
; 15.336 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.582      ;
; 15.342 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.576      ;
; 15.347 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.571      ;
; 15.358 ; I2C_CCD_Config:u1|senosr_exposure[8] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.560      ;
; 15.368 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.550      ;
; 15.380 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.538      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 15.289 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.014      ; 4.723      ;
; 15.454 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.397      ; 4.941      ;
; 15.457 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.397      ; 4.938      ;
; 15.480 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.398      ; 4.916      ;
; 15.485 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.398      ; 4.911      ;
; 15.486 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.398      ; 4.910      ;
; 15.616 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.008      ; 4.390      ;
; 15.616 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.008      ; 4.390      ;
; 15.616 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.008      ; 4.390      ;
; 15.616 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.008      ; 4.390      ;
; 15.744 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.398      ; 4.652      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.298      ; 4.419      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.298      ; 4.419      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.298      ; 4.419      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.298      ; 4.419      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.298      ; 4.419      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.298      ; 4.419      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.298      ; 4.419      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.298      ; 4.419      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.298      ; 4.419      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.298      ; 4.419      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.298      ; 4.419      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.298      ; 4.419      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.298      ; 4.419      ;
; 15.822 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.397      ; 4.573      ;
; 15.840 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.009      ; 4.167      ;
; 15.840 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.009      ; 4.167      ;
; 15.879 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.007      ; 4.126      ;
; 15.879 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.007      ; 4.126      ;
; 15.879 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.007      ; 4.126      ;
; 15.879 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.007      ; 4.126      ;
; 15.879 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.007      ; 4.126      ;
; 15.879 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.007      ; 4.126      ;
; 15.879 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.007      ; 4.126      ;
; 15.879 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.007      ; 4.126      ;
; 15.905 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.014      ; 4.107      ;
; 15.905 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.014      ; 4.107      ;
; 15.905 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.014      ; 4.107      ;
; 15.905 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.014      ; 4.107      ;
; 15.905 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.014      ; 4.107      ;
; 15.933 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.001      ; 4.066      ;
; 15.979 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.427      ; 4.446      ;
; 15.979 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.427      ; 4.446      ;
; 15.979 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.427      ; 4.446      ;
; 15.979 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.427      ; 4.446      ;
; 15.979 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.427      ; 4.446      ;
; 15.983 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.291      ; 4.230      ;
; 15.983 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.291      ; 4.230      ;
; 15.983 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.291      ; 4.230      ;
; 15.983 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.291      ; 4.230      ;
; 15.983 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.291      ; 4.230      ;
; 15.983 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.291      ; 4.230      ;
; 15.983 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.291      ; 4.230      ;
; 15.983 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.291      ; 4.230      ;
; 15.983 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.291      ; 4.230      ;
; 15.983 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.291      ; 4.230      ;
; 15.983 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.291      ; 4.230      ;
; 16.056 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.397      ; 4.339      ;
; 16.059 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.397      ; 4.336      ;
; 16.110 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.398      ; 4.286      ;
; 16.188 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.430      ; 4.240      ;
; 16.188 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.430      ; 4.240      ;
; 16.188 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.430      ; 4.240      ;
; 16.188 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.430      ; 4.240      ;
; 16.188 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.430      ; 4.240      ;
; 16.199 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.398      ; 4.197      ;
; 16.205 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.398      ; 4.191      ;
; 16.239 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.008      ; 3.767      ;
; 16.241 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.304      ; 4.101      ;
; 16.419 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.397      ; 3.976      ;
; 16.422 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.397      ; 3.973      ;
; 16.446 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.297      ; 3.889      ;
; 16.694 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u9|oVGA_B[9]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.462     ; 2.842      ;
; 16.761 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u9|oVGA_B[7]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.456     ; 2.781      ;
; 16.765 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u9|oVGA_B[4]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.462     ; 2.771      ;
; 16.789 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u9|oVGA_B[2]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.462     ; 2.747      ;
; 16.797 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u9|oVGA_B[3]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.462     ; 2.739      ;
; 16.928 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u9|oVGA_G[5]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.462     ; 2.608      ;
; 16.939 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u9|oVGA_G[9]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.462     ; 2.597      ;
; 16.959 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u9|oVGA_G[8]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.456     ; 2.583      ;
; 17.082 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u9|oVGA_G[6]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.462     ; 2.454      ;
; 17.311 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u9|oVGA_B[6]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.456     ; 2.231      ;
; 17.722 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u9|oVGA_B[5]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.421     ; 1.855      ;
; 17.822 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u9|oVGA_G[7]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.421     ; 1.755      ;
; 17.958 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u9|oVGA_R[5]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.413     ; 1.627      ;
; 17.975 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u9|oVGA_R[7]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.413     ; 1.610      ;
; 18.007 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u9|oVGA_R[3]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.413     ; 1.578      ;
; 18.008 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u9|oVGA_R[6]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.413     ; 1.577      ;
; 18.026 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u9|oVGA_R[4]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.413     ; 1.559      ;
; 18.031 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u9|oVGA_R[2]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.413     ; 1.554      ;
; 18.034 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u9|oVGA_R[9]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.413     ; 1.551      ;
; 18.040 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u9|oVGA_B[8]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.421     ; 1.537      ;
; 18.047 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u9|oVGA_R[8]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.413     ; 1.538      ;
; 18.066 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u9|oVGA_G[2]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.413     ; 1.519      ;
; 18.092 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u9|oVGA_G[3]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.413     ; 1.493      ;
; 18.134 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u9|oVGA_G[4]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.413     ; 1.451      ;
; 34.269 ; VGA_Controller:u9|H_Cont[10]                                                                                                                              ; VGA_Controller:u9|oVGA_G[7]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.027     ; 5.702      ;
; 34.269 ; VGA_Controller:u9|H_Cont[10]                                                                                                                              ; VGA_Controller:u9|oVGA_R[6]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.027     ; 5.702      ;
; 34.270 ; VGA_Controller:u9|H_Cont[10]                                                                                                                              ; VGA_Controller:u9|oVGA_B[5]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.027     ; 5.701      ;
; 34.270 ; VGA_Controller:u9|H_Cont[10]                                                                                                                              ; VGA_Controller:u9|oVGA_R[9]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.027     ; 5.701      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.306 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.520      ; 1.032      ;
; 0.365 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.366 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.385 ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.430 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.511      ; 1.147      ;
; 0.440 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.365      ; 1.047      ;
; 0.443 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.486      ; 1.135      ;
; 0.505 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.809      ;
; 0.505 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.809      ;
; 0.547 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 0.884      ;
; 0.558 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 0.895      ;
; 0.578 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.864      ;
; 0.579 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.866      ;
; 0.580 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.867      ;
; 0.583 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.870      ;
; 0.588 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.891      ;
; 0.597 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 0.934      ;
; 0.600 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.886      ;
; 0.600 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.886      ;
; 0.600 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.904      ;
; 0.600 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.904      ;
; 0.601 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.887      ;
; 0.601 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.887      ;
; 0.601 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.887      ;
; 0.601 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.905      ;
; 0.603 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.127      ; 0.936      ;
; 0.603 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.127      ; 0.936      ;
; 0.604 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.890      ;
; 0.623 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 0.960      ;
; 0.626 ; VGA_Controller:u9|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u9|H_Cont[11]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.909      ;
; 0.626 ; VGA_Controller:u9|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.909      ;
; 0.626 ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.910      ;
; 0.627 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.930      ;
; 0.627 ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u9|oVGA_BLANK                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.911      ;
; 0.632 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u9|H_Cont[10]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.915      ;
; 0.633 ; VGA_Controller:u9|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u9|H_Cont[12]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.916      ;
; 0.634 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.938      ;
; 0.635 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.939      ;
; 0.636 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.939      ;
; 0.637 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.911      ;
; 0.638 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[3]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.922      ;
; 0.639 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[3]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.922      ;
; 0.639 ; VGA_Controller:u9|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u9|V_Cont[11]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.923      ;
; 0.640 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[1]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.923      ;
; 0.640 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[1]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.924      ;
; 0.640 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u9|V_Cont[10]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.924      ;
; 0.640 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[2]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.924      ;
; 0.641 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.944      ;
; 0.641 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[5]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.925      ;
; 0.641 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[8]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.925      ;
; 0.641 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[7]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.925      ;
; 0.641 ; VGA_Controller:u9|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u9|V_Cont[12]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.925      ;
; 0.642 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.945      ;
; 0.642 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.945      ;
; 0.644 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.947      ;
; 0.644 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[2]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.927      ;
; 0.644 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[6]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.928      ;
; 0.644 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[4]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.928      ;
; 0.644 ; VGA_Controller:u9|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u9|oVGA_BLANK                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.928      ;
; 0.645 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[4]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.928      ;
; 0.646 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.949      ;
; 0.646 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[8]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.929      ;
; 0.647 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[5]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.930      ;
; 0.648 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.935      ;
; 0.648 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[9]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.932      ;
; 0.649 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.952      ;
; 0.649 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.953      ;
; 0.649 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[6]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.932      ;
; 0.650 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.954      ;
; 0.651 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.954      ;
; 0.651 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[7]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.934      ;
; 0.651 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[9]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.934      ;
; 0.652 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.955      ;
; 0.654 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.941      ;
; 0.657 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.960      ;
; 0.659 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[0]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.943      ;
; 0.661 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.964      ;
; 0.665 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.968      ;
; 0.669 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.486      ; 1.361      ;
; 0.675 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.978      ;
; 0.679 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.127      ; 1.012      ;
; 0.682 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 1.019      ;
; 0.711 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.486      ; 1.403      ;
; 0.714 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.127      ; 1.047      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.327 ; Sdram_Control:u6|mDATAOUT[3]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.019      ;
; 0.334 ; Sdram_Control:u6|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.024      ;
; 0.360 ; Sdram_Control:u6|mDATAOUT[5]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.044      ;
; 0.362 ; Sdram_Control:u6|mDATAOUT[5]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.059      ;
; 0.364 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.364 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.365 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.375 ; Sdram_Control:u6|mDATAOUT[2]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.052      ;
; 0.381 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|OUT_VALID                                                                                                                                                            ; Sdram_Control:u6|OUT_VALID                                                                                                                                                            ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|mRD_DONE                                                                                                                                                             ; Sdram_Control:u6|mRD_DONE                                                                                                                                                             ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|ST[0]                                                                                                                                                                ; Sdram_Control:u6|ST[0]                                                                                                                                                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u6|mLENGTH[6]                                                                                                                                                           ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Write                                                                                                                                                                ; Sdram_Control:u6|Write                                                                                                                                                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.383 ; Sdram_Control:u6|mWR_DONE                                                                                                                                                             ; Sdram_Control:u6|mWR_DONE                                                                                                                                                             ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u6|IN_REQ                                                                                                                                                               ; Sdram_Control:u6|IN_REQ                                                                                                                                                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u6|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u6|command:u_command|CM_ACK                                                                                                                                             ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u6|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u6|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u6|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u6|command:u_command|REF_ACK                                                                                                                                            ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u6|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u6|command:u_command|ex_read                                                                                                                                            ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u6|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u6|command:u_command|ex_write                                                                                                                                           ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u6|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u6|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u6|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u6|command:u_command|do_rw                                                                                                                                              ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u6|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u6|command:u_command|oe4                                                                                                                                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u6|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u6|command:u_command|rw_flag                                                                                                                                            ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.387 ; Sdram_Control:u6|Read                                                                                                                                                                 ; Sdram_Control:u6|Read                                                                                                                                                                 ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.388 ; Sdram_Control:u6|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u6|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.388 ; Sdram_Control:u6|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u6|command:u_command|do_load_mode                                                                                                                                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.388 ; Sdram_Control:u6|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u6|command:u_command|do_precharge                                                                                                                                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.432 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.439 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.726      ;
; 0.469 ; Sdram_Control:u6|mDATAOUT[3]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.148      ;
; 0.514 ; Sdram_Control:u6|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.206      ;
; 0.522 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.809      ;
; 0.533 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.837      ;
; 0.537 ; Sdram_Control:u6|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u6|BA[0]                                                                                                                                                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.822      ;
; 0.553 ; Sdram_Control:u6|mDATAOUT[28]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.233      ;
; 0.560 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.845      ;
; 0.562 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.867      ;
; 0.562 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 1.272      ;
; 0.562 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.867      ;
; 0.563 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 1.273      ;
; 0.565 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.850      ;
; 0.567 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.854      ;
; 0.567 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.852      ;
; 0.568 ; Sdram_Control:u6|mDATAOUT[7]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.248      ;
; 0.570 ; Sdram_Control:u6|command:u_command|rw_shift[1]                                                                                                                                        ; Sdram_Control:u6|command:u_command|rw_shift[0]                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.856      ;
; 0.572 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.859      ;
; 0.575 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.879      ;
; 0.576 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.862      ;
; 0.577 ; Sdram_Control:u6|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u6|command:u_command|do_rw                                                                                                                                              ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.863      ;
; 0.580 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.581 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.581 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.582 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.867      ;
; 0.583 ; Sdram_Control:u6|mDATAOUT[14]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.263      ;
; 0.583 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 0.921      ;
; 0.584 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 1.294      ;
; 0.588 ; Sdram_Control:u6|mDATAOUT[21]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.277      ;
; 0.589 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.874      ;
; 0.590 ; Sdram_Control:u6|mDATAOUT[11]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.279      ;
; 0.590 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.875      ;
; 0.591 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.876      ;
; 0.593 ; Sdram_Control:u6|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u6|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.880      ;
; 0.595 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 0.933      ;
; 0.596 ; Sdram_Control:u6|mDATAOUT[24]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.296      ;
; 0.599 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.903      ;
; 0.600 ; Sdram_Control:u6|mDATAOUT[4]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.292      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; Reset_Delay:u0|oRST_0                    ; Reset_Delay:u0|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.105      ; 0.669      ;
; 0.378 ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 0.669      ;
; 0.382 ; Reset_Delay:u0|oRST_2                    ; Reset_Delay:u0|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.382 ; Reset_Delay:u0|oRST_3                    ; Reset_Delay:u0|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.383 ; Reset_Delay:u0|oRST_4                    ; Reset_Delay:u0|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; I2C_CCD_Config:u1|senosr_exposure[2]     ; I2C_CCD_Config:u1|senosr_exposure[2]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.388 ; Reset_Delay:u0|Cont[0]                   ; Reset_Delay:u0|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.695      ;
; 0.422 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.708      ;
; 0.580 ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.866      ;
; 0.582 ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.868      ;
; 0.615 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.901      ;
; 0.620 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.906      ;
; 0.620 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.906      ;
; 0.621 ; Reset_Delay:u0|Cont[6]                   ; Reset_Delay:u0|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.621 ; I2C_CCD_Config:u1|combo_cnt[15]          ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.907      ;
; 0.621 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.907      ;
; 0.622 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.622 ; I2C_CCD_Config:u1|combo_cnt[13]          ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.622 ; I2C_CCD_Config:u1|combo_cnt[1]           ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.623 ; Reset_Delay:u0|Cont[5]                   ; Reset_Delay:u0|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.623 ; Reset_Delay:u0|Cont[4]                   ; Reset_Delay:u0|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.623 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.909      ;
; 0.624 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.624 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.624 ; I2C_CCD_Config:u1|combo_cnt[2]           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.625 ; I2C_CCD_Config:u1|combo_cnt[12]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.625 ; I2C_CCD_Config:u1|combo_cnt[3]           ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.625 ; I2C_CCD_Config:u1|combo_cnt[10]          ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.626 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.626 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.626 ; I2C_CCD_Config:u1|combo_cnt[14]          ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.626 ; I2C_CCD_Config:u1|combo_cnt[8]           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.627 ; Reset_Delay:u0|Cont[7]                   ; Reset_Delay:u0|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.914      ;
; 0.627 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.913      ;
; 0.627 ; I2C_CCD_Config:u1|combo_cnt[6]           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.913      ;
; 0.629 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.915      ;
; 0.635 ; Reset_Delay:u0|Cont[22]                  ; Reset_Delay:u0|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.636 ; Reset_Delay:u0|Cont[13]                  ; Reset_Delay:u0|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.636 ; Reset_Delay:u0|Cont[15]                  ; Reset_Delay:u0|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.636 ; Reset_Delay:u0|Cont[14]                  ; Reset_Delay:u0|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.636 ; Reset_Delay:u0|Cont[16]                  ; Reset_Delay:u0|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.636 ; Reset_Delay:u0|Cont[3]                   ; Reset_Delay:u0|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.636 ; Reset_Delay:u0|Cont[2]                   ; Reset_Delay:u0|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.636 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.636 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.636 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.637 ; Reset_Delay:u0|Cont[29]                  ; Reset_Delay:u0|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.637 ; Reset_Delay:u0|Cont[21]                  ; Reset_Delay:u0|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.637 ; Reset_Delay:u0|Cont[20]                  ; Reset_Delay:u0|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.637 ; Reset_Delay:u0|Cont[12]                  ; Reset_Delay:u0|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.637 ; Reset_Delay:u0|Cont[19]                  ; Reset_Delay:u0|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.637 ; Reset_Delay:u0|Cont[18]                  ; Reset_Delay:u0|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.637 ; Reset_Delay:u0|Cont[8]                   ; Reset_Delay:u0|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.637 ; Reset_Delay:u0|Cont[11]                  ; Reset_Delay:u0|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.637 ; Reset_Delay:u0|Cont[10]                  ; Reset_Delay:u0|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.637 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.638 ; Reset_Delay:u0|Cont[24]                  ; Reset_Delay:u0|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.638 ; Reset_Delay:u0|Cont[30]                  ; Reset_Delay:u0|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.638 ; Reset_Delay:u0|Cont[28]                  ; Reset_Delay:u0|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.638 ; Reset_Delay:u0|Cont[27]                  ; Reset_Delay:u0|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.638 ; Reset_Delay:u0|Cont[26]                  ; Reset_Delay:u0|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.638 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.638 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.639 ; Reset_Delay:u0|Cont[31]                  ; Reset_Delay:u0|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.639 ; Reset_Delay:u0|Cont[17]                  ; Reset_Delay:u0|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.639 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.639 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.640 ; Reset_Delay:u0|Cont[9]                   ; Reset_Delay:u0|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.641 ; Reset_Delay:u0|Cont[23]                  ; Reset_Delay:u0|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.641 ; Reset_Delay:u0|Cont[25]                  ; Reset_Delay:u0|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.641 ; I2C_CCD_Config:u1|combo_cnt[4]           ; I2C_CCD_Config:u1|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.641 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.641 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.641 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.642 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.642 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.642 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.642 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.643 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.929      ;
; 0.650 ; I2C_CCD_Config:u1|combo_cnt[0]           ; I2C_CCD_Config:u1|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.936      ;
; 0.652 ; Reset_Delay:u0|Cont[1]                   ; Reset_Delay:u0|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.939      ;
; 0.821 ; Reset_Delay:u0|Cont[0]                   ; Reset_Delay:u0|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.107      ;
; 0.932 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.218      ;
; 0.933 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 1.224      ;
; 0.938 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.224      ;
; 0.939 ; I2C_CCD_Config:u1|combo_cnt[13]          ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.225      ;
; 0.939 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.225      ;
; 0.939 ; Reset_Delay:u0|Cont[6]                   ; Reset_Delay:u0|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.226      ;
; 0.939 ; I2C_CCD_Config:u1|combo_cnt[15]          ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.225      ;
; 0.940 ; Reset_Delay:u0|Cont[4]                   ; Reset_Delay:u0|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.940 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.226      ;
; 0.940 ; I2C_CCD_Config:u1|combo_cnt[1]           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.226      ;
; 0.941 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.227      ;
; 0.941 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.227      ;
; 0.942 ; I2C_CCD_Config:u1|combo_cnt[3]           ; I2C_CCD_Config:u1|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.228      ;
; 0.943 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.229      ;
; 0.943 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.229      ;
; 0.945 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.231      ;
; 0.950 ; Reset_Delay:u0|Cont[5]                   ; Reset_Delay:u0|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.237      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 5.289      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.667 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.913     ; 5.292      ;
; 1.735 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.910     ; 5.343      ;
; 1.735 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.907     ; 5.346      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.882 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.868      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.194     ; 4.871      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.194     ; 4.871      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.194     ; 4.871      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.194     ; 4.871      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 4.858      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 4.858      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.194     ; 4.871      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 4.858      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.194     ; 4.871      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 4.858      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 4.858      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 4.858      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 4.859      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 4.859      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 4.859      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 4.859      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 4.859      ;
; 1.883 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 4.859      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                               ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.238     ; 5.490      ;
; 11.223 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.288     ; 5.437      ;
; 11.223 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.288     ; 5.437      ;
; 11.223 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.288     ; 5.437      ;
; 11.223 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.288     ; 5.437      ;
; 11.223 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.288     ; 5.437      ;
; 11.223 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.288     ; 5.437      ;
; 11.223 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.288     ; 5.437      ;
; 11.223 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.288     ; 5.437      ;
; 11.223 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.288     ; 5.437      ;
; 11.223 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.288     ; 5.437      ;
; 11.223 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.288     ; 5.437      ;
; 11.223 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.288     ; 5.437      ;
; 11.223 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.288     ; 5.437      ;
; 11.225 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oRequest                                                                                                                                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.273     ; 5.450      ;
; 11.225 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.273     ; 5.450      ;
; 11.225 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.273     ; 5.450      ;
; 11.225 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_BLANK                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.273     ; 5.450      ;
; 11.225 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.273     ; 5.450      ;
; 11.225 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|mVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.273     ; 5.450      ;
; 11.225 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.273     ; 5.450      ;
; 11.225 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 5.449      ;
; 11.225 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.273     ; 5.450      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 5.440      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 5.440      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 5.440      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 5.440      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 5.440      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 5.440      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 5.440      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 5.440      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 5.440      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 5.440      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 5.440      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 5.440      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 5.440      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.279     ; 5.441      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.279     ; 5.441      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.279     ; 5.441      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.279     ; 5.441      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.279     ; 5.441      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.279     ; 5.441      ;
; 11.228 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.279     ; 5.441      ;
; 11.690 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.900     ; 5.282      ;
; 11.690 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.900     ; 5.282      ;
; 11.690 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.900     ; 5.282      ;
; 11.690 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.900     ; 5.282      ;
; 11.690 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.900     ; 5.282      ;
; 11.690 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.900     ; 5.282      ;
; 11.690 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.900     ; 5.282      ;
; 11.690 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.900     ; 5.282      ;
; 11.690 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.900     ; 5.282      ;
; 11.690 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.900     ; 5.282      ;
; 11.690 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.900     ; 5.282      ;
; 11.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.893     ; 5.280      ;
; 11.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.893     ; 5.280      ;
; 11.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.893     ; 5.280      ;
; 11.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.893     ; 5.280      ;
; 11.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.893     ; 5.280      ;
; 11.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.893     ; 5.280      ;
; 11.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.893     ; 5.280      ;
; 11.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.893     ; 5.280      ;
; 11.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.893     ; 5.280      ;
; 11.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.893     ; 5.280      ;
; 11.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.893     ; 5.280      ;
; 11.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.893     ; 5.280      ;
; 11.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.893     ; 5.280      ;
; 11.758 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 5.336      ;
; 11.767 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.887     ; 5.334      ;
; 11.904 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.190     ; 4.854      ;
; 11.904 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.182     ; 4.862      ;
; 11.904 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.182     ; 4.862      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.184     ; 4.858      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.184     ; 4.858      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.184     ; 4.858      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.184     ; 4.858      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.184     ; 4.858      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.183     ; 4.859      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.184     ; 4.858      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.183     ; 4.859      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.184     ; 4.858      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.183     ; 4.859      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.183     ; 4.859      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.183     ; 4.859      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.183     ; 4.859      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.183     ; 4.859      ;
; 11.906 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.183     ; 4.859      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                               ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.913 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.758     ; 5.327      ;
; 13.922 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.758     ; 5.318      ;
; 14.029 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.758     ; 5.211      ;
; 14.190 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.758     ; 5.050      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.229 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.689      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.238 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.680      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.345 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.573      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.104     ; 5.503      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.104     ; 5.503      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.104     ; 5.503      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 5.504      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.104     ; 5.503      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 5.504      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 5.504      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 5.504      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 5.504      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 5.504      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 5.504      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 5.504      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 5.504      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 5.504      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 5.504      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 5.504      ;
; 14.391 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.103     ; 5.504      ;
; 14.393 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 5.497      ;
; 14.393 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 5.497      ;
; 14.393 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 5.497      ;
; 14.393 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 5.497      ;
; 14.393 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 5.497      ;
; 14.393 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 5.497      ;
; 14.393 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 5.497      ;
; 14.393 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 5.497      ;
; 14.393 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 5.497      ;
; 14.393 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 5.497      ;
; 14.393 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 5.497      ;
; 14.393 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 5.497      ;
; 14.404 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[2]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.090     ; 5.504      ;
; 14.404 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.090     ; 5.504      ;
; 14.404 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.090     ; 5.504      ;
; 14.404 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.090     ; 5.504      ;
; 14.404 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.090     ; 5.504      ;
; 14.404 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.090     ; 5.504      ;
; 14.404 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.090     ; 5.504      ;
; 14.404 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.090     ; 5.504      ;
; 14.404 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.090     ; 5.504      ;
; 14.404 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.090     ; 5.504      ;
; 14.404 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.090     ; 5.504      ;
; 14.404 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.090     ; 5.504      ;
; 14.404 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.090     ; 5.504      ;
; 14.405 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.097     ; 5.496      ;
; 14.435 ; I2C_CCD_Config:u1|combo_cnt[4]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.753     ; 4.810      ;
; 14.499 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.781     ; 4.718      ;
; 14.506 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.412      ;
; 14.506 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.412      ;
; 14.506 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.412      ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                  ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.314 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.601      ;
; 2.604 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.561     ; 2.249      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.625 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 2.912      ;
; 2.912 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.561     ; 2.557      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.127 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.413      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.249 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.535      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.303 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.589      ;
; 3.421 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.562     ; 3.065      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.449 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.735      ;
; 3.450 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 3.736      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.368 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.126     ; 4.528      ;
; 6.368 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.126     ; 4.528      ;
; 6.388 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.130     ; 4.544      ;
; 6.388 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.130     ; 4.544      ;
; 6.388 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.130     ; 4.544      ;
; 6.388 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.130     ; 4.544      ;
; 6.397 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.144     ; 4.539      ;
; 6.397 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.144     ; 4.539      ;
; 6.399 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.139     ; 4.546      ;
; 6.399 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.139     ; 4.546      ;
; 6.399 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.139     ; 4.546      ;
; 6.399 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.139     ; 4.546      ;
; 6.399 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.139     ; 4.546      ;
; 6.399 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.139     ; 4.546      ;
; 6.399 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.139     ; 4.546      ;
; 6.399 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.139     ; 4.546      ;
; 6.399 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.139     ; 4.546      ;
; 6.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.160     ; 4.528      ;
; 6.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.160     ; 4.528      ;
; 6.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.160     ; 4.528      ;
; 6.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.160     ; 4.528      ;
; 6.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.160     ; 4.528      ;
; 6.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.160     ; 4.528      ;
; 6.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.160     ; 4.528      ;
; 6.408 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.154     ; 4.540      ;
; 6.408 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.154     ; 4.540      ;
; 6.408 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.154     ; 4.540      ;
; 6.408 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.154     ; 4.540      ;
; 6.408 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.154     ; 4.540      ;
; 6.408 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.154     ; 4.540      ;
; 6.420 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 4.547      ;
; 6.420 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 4.547      ;
; 6.420 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 4.547      ;
; 6.420 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 4.547      ;
; 6.420 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 4.547      ;
; 6.420 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 4.547      ;
; 6.420 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 4.547      ;
; 6.420 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 4.547      ;
; 6.422 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 4.544      ;
; 6.422 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 4.544      ;
; 6.422 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.166     ; 4.542      ;
; 6.422 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.166     ; 4.542      ;
; 6.422 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.166     ; 4.542      ;
; 6.422 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 4.544      ;
; 6.422 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.166     ; 4.542      ;
; 6.422 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.166     ; 4.542      ;
; 6.422 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 4.544      ;
; 6.422 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.166     ; 4.542      ;
; 6.422 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 4.544      ;
; 6.422 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.166     ; 4.542      ;
; 6.422 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.166     ; 4.542      ;
; 6.456 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.195     ; 4.547      ;
; 6.456 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.195     ; 4.547      ;
; 6.456 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.195     ; 4.547      ;
; 6.456 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.195     ; 4.547      ;
; 6.456 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.195     ; 4.547      ;
; 6.456 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.195     ; 4.547      ;
; 6.456 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.200     ; 4.542      ;
; 6.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.576     ; 4.537      ;
; 6.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.576     ; 4.537      ;
; 6.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.576     ; 4.537      ;
; 6.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.576     ; 4.537      ;
; 6.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.576     ; 4.537      ;
; 6.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.576     ; 4.537      ;
; 6.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.576     ; 4.537      ;
; 6.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.576     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.574     ; 4.540      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.577     ; 4.537      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.583     ; 4.531      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.574     ; 4.540      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.574     ; 4.540      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.398 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.149     ; 4.535      ;
; 6.398 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.149     ; 4.535      ;
; 6.398 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.149     ; 4.535      ;
; 6.398 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.149     ; 4.535      ;
; 6.398 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.149     ; 4.535      ;
; 6.398 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.146     ; 4.538      ;
; 6.398 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.146     ; 4.538      ;
; 6.398 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.146     ; 4.538      ;
; 6.398 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.146     ; 4.538      ;
; 6.398 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.146     ; 4.538      ;
; 6.428 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.179     ; 4.535      ;
; 6.428 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.179     ; 4.535      ;
; 6.428 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.179     ; 4.535      ;
; 6.428 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.179     ; 4.535      ;
; 6.428 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.179     ; 4.535      ;
; 6.428 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.179     ; 4.535      ;
; 6.428 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.179     ; 4.535      ;
; 6.432 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.180     ; 4.538      ;
; 6.432 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.180     ; 4.538      ;
; 6.432 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.180     ; 4.538      ;
; 6.432 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.180     ; 4.538      ;
; 6.432 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.180     ; 4.538      ;
; 6.432 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.180     ; 4.538      ;
; 6.432 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.180     ; 4.538      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.578     ; 4.536      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.578     ; 4.536      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.578     ; 4.536      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.578     ; 4.536      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.578     ; 4.536      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.578     ; 4.536      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.578     ; 4.536      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.578     ; 4.536      ;
; 6.828 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.578     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.530      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.530      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.530      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.530      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.829 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.579     ; 4.536      ;
; 6.837 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.586     ; 4.537      ;
; 6.837 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.586     ; 4.537      ;
; 6.837 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.586     ; 4.537      ;
; 6.837 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.586     ; 4.537      ;
; 6.837 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.586     ; 4.537      ;
; 6.837 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.586     ; 4.537      ;
; 6.837 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.586     ; 4.537      ;
; 6.837 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.586     ; 4.537      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.539      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.584     ; 4.540      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.539      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.539      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.539      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.539      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.539      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.539      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.539      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.539      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.539      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.539      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.584     ; 4.540      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.584     ; 4.540      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.585     ; 4.539      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.584     ; 4.540      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.584     ; 4.540      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.584     ; 4.540      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.584     ; 4.540      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.584     ; 4.540      ;
; 6.838 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.584     ; 4.540      ;
; 6.840 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.592     ; 4.534      ;
; 6.913 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.293     ; 4.942      ;
; 6.923 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.301     ; 4.944      ;
; 6.954 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 4.943      ;
; 6.954 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 4.943      ;
; 6.954 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 4.943      ;
; 6.954 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 4.943      ;
; 6.954 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 4.943      ;
; 6.954 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 4.943      ;
; 6.954 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 4.943      ;
; 6.954 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 4.943      ;
; 6.954 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 4.943      ;
; 6.954 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 4.943      ;
; 6.954 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 4.943      ;
; 6.954 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 4.943      ;
; 6.954 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 4.943      ;
; 6.964 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.305     ; 4.945      ;
; 6.964 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.305     ; 4.945      ;
; 6.964 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.305     ; 4.945      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ;
; 4.691 ; 4.911        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|mDATAOUT[23]                                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|mDATAOUT[12]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|mDATAOUT[24]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|mDATAOUT[27]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|mDATAOUT[29]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|mDATAOUT[30]                                                                                                                                                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|mDATAOUT[5]                                                                                                                                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|mDATAOUT[6]                                                                                                                                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|mDATAOUT[8]                                                                                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                            ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.677 ; 9.865        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK                ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_0                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[10]          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[11]          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[12]          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[13]          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[14]          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[15]          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[2]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[3]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[4]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[5]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[6]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[7]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[8]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[0]       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[1]       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[2]       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[3]       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[9]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[0]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[10]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[11]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[12]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[13]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[14]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[15]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[16]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[17]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[18]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[19]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[1]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[20]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[21]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[22]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[23]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[24]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[25]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[26]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[27]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[28]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[29]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[2]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[30]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[31]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[3]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[4]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[5]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[6]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[7]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[8]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[9]                         ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_1                          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_2                          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_3                          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_4                          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[0]                 ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[10]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[11]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[12]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[13]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[14]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[15]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[16]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[17]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[18]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[19]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[1]                 ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[20]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[21]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[22]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[23]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[24]                ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[2]                 ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[3]                 ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[4]                 ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[5]                 ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[6]                 ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[7]                 ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[8]                 ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[9]                 ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]              ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]             ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]             ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]             ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]             ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]             ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]             ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]              ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]              ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]              ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]              ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]              ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]              ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]              ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]              ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]              ;
; 9.818 ; 9.818        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                              ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                 ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.744 ; 19.979       ; 0.235          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.750 ; 19.938       ; 0.188          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|H_Cont[0]                                                                                                                                                          ;
; 19.750 ; 19.938       ; 0.188          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|H_Cont[10]                                                                                                                                                         ;
; 19.750 ; 19.938       ; 0.188          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|H_Cont[11]                                                                                                                                                         ;
; 19.750 ; 19.938       ; 0.188          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|H_Cont[12]                                                                                                                                                         ;
; 19.750 ; 19.938       ; 0.188          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|H_Cont[1]                                                                                                                                                          ;
; 19.750 ; 19.938       ; 0.188          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|H_Cont[2]                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 5.429 ; 6.038 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 5.429 ; 6.038 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 4.038 ; 4.519 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 4.038 ; 4.519 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 6.167 ; 6.697 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.600 ; 6.113 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.282 ; 5.755 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.714 ; 6.200 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.633 ; 6.153 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.384 ; 5.896 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.345 ; 5.812 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.240 ; 5.726 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.526 ; 6.047 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.803 ; 6.292 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.167 ; 6.697 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.342 ; 5.832 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.645 ; 6.125 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.614 ; 6.091 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.818 ; 5.274 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.377 ; 5.869 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.196 ; 5.675 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.565 ; 6.070 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.174 ; 5.658 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.790 ; 5.277 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.187 ; 5.681 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.590 ; 6.077 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.626 ; 6.117 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.286 ; 5.755 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.486 ; 5.920 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.289 ; 5.791 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.495 ; 5.959 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 7.609 ; 8.121 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 7.609 ; 8.121 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -3.022 ; -3.534 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -3.022 ; -3.534 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -2.276 ; -2.758 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -2.276 ; -2.758 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -3.923 ; -4.386 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -4.736 ; -5.223 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -4.431 ; -4.879 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -4.860 ; -5.330 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -4.770 ; -5.263 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -4.530 ; -5.015 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -4.491 ; -4.934 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -4.391 ; -4.852 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -4.680 ; -5.184 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -4.948 ; -5.421 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -5.295 ; -5.807 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -4.490 ; -4.955 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -4.781 ; -5.236 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -4.750 ; -5.202 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.986 ; -4.419 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -4.537 ; -5.012 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -4.348 ; -4.802 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -4.702 ; -5.181 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -4.327 ; -4.786 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.923 ; -4.386 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -4.339 ; -4.807 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -4.725 ; -5.187 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -4.762 ; -5.228 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -4.435 ; -4.879 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -4.626 ; -5.037 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -4.438 ; -4.914 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -4.636 ; -5.076 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -5.020 ; -5.504 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -5.020 ; -5.504 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.511  ; 9.453  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.272  ; 8.109  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 8.255  ; 8.290  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 5.470  ; 5.424  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 7.035  ; 7.045  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.298  ; 6.352  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 7.214  ; 7.196  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.723  ; 5.734  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.520  ; 5.544  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.767  ; 6.730  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 8.041  ; 7.995  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 8.250  ; 8.284  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 7.764  ; 7.736  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 6.360  ; 6.255  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 8.255  ; 8.290  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 7.672  ; 7.595  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 7.672  ; 7.595  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 6.412  ; 6.275  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.393  ; 5.398  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 8.238  ; 8.275  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.098  ; 5.089  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 11.536 ; 11.468 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 8.121  ; 8.118  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.169  ; 8.115  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.635  ; 8.520  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.327  ; 8.237  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.545  ; 7.454  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 9.226  ; 9.018  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.480  ; 7.443  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 9.290  ; 9.271  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.704  ; 7.656  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.923  ; 8.765  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 7.598  ; 7.528  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 10.696 ; 10.742 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.499  ; 8.345  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 8.304  ; 8.159  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 8.017  ; 7.978  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 9.127  ; 8.910  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.252  ; 8.209  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 10.865 ; 10.866 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 9.597  ; 9.443  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.336  ; 8.361  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 8.059  ; 8.083  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.920  ; 7.970  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 9.563  ; 9.604  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 11.536 ; 11.468 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.429  ; 7.413  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.892  ; 7.860  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 9.081  ; 9.106  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 8.953  ; 8.990  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 8.936  ; 8.886  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 8.192  ; 8.128  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.200  ; 8.155  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 7.003  ; 6.989  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 8.172  ; 8.081  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 6.606  ; 6.415  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 8.172  ; 8.081  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 7.304  ; 7.171  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.300  ; 5.320  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.963  ; 5.894  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 7.075  ; 6.923  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.179 ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.335 ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.852  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.697  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.405  ; 6.260  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.309  ; 5.192  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.251  ; 5.123  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.633  ; 5.540  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 6.405  ; 6.260  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.546  ; 4.472  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.919  ; 4.828  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 6.059  ; 6.000  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.837  ; 4.746  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.155  ; 5.100  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 7.543  ; 7.430  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 6.213  ; 6.221  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.839  ; 5.792  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 7.543  ; 7.430  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.850  ; 5.767  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.044  ; 5.068  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 6.206  ; 6.183  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.136  ; 6.033  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.159  ; 5.106  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 5.407  ; 5.339  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 7.570  ; 7.446  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 6.578  ; 6.488  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.305  ; 5.316  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.607  ; 6.619  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 6.547  ; 6.549  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.275  ; 6.266  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.942  ; 4.903  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.062  ; 6.097  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 7.570  ; 7.446  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 5.085  ; 4.956  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.170  ; 9.111  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.984  ; 7.823  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 4.809  ; 4.761  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.809  ; 4.761  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 6.311  ; 6.317  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.598  ; 5.646  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 6.485  ; 6.464  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.052  ; 5.059  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.857  ; 4.876  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.049  ; 6.010  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 7.272  ; 7.224  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 7.478  ; 7.507  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 7.011  ; 6.981  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.658  ; 5.554  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 7.483  ; 7.513  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.714  ; 5.579  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.918  ; 6.841  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.714  ; 5.579  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.736  ; 4.737  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 7.467  ; 7.498  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.452  ; 4.440  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.757  ; 5.692  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 6.439  ; 6.409  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.856  ; 5.828  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 7.091  ; 6.976  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.795  ; 6.701  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.377  ; 6.306  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 7.527  ; 7.307  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 5.821  ; 5.759  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.973  ; 7.936  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.759  ; 5.692  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.097  ; 6.943  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.760  ; 5.711  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 8.896  ; 8.920  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.899  ; 6.745  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.783  ; 6.669  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.032  ; 5.973  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.570  ; 7.386  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.681  ; 6.609  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 9.285  ; 9.239  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.767  ; 7.619  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.727  ; 6.733  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.715  ; 6.702  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 6.381  ; 6.405  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.683  ; 7.733  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 9.575  ; 9.520  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.757  ; 5.717  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.667  ; 6.611  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.726  ; 7.739  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.643  ; 7.664  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.557  ; 7.533  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.499  ; 6.412  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.664  ; 6.604  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.955  ; 5.932  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.640  ; 4.655  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 5.901  ; 5.714  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 7.404  ; 7.312  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 6.571  ; 6.439  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.640  ; 4.655  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.283  ; 5.212  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.351  ; 6.202  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.723 ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.877 ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.309  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.156  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.924  ; 3.849  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.657  ; 4.541  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.602  ; 4.475  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.968  ; 4.874  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.709  ; 5.565  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.924  ; 3.849  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.281  ; 4.190  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.375  ; 5.315  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.203  ; 4.112  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.506  ; 4.450  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.403  ; 4.421  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.524  ; 5.527  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.164  ; 5.115  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 6.800  ; 6.688  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.175  ; 5.090  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.403  ; 4.421  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.518  ; 5.492  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.449  ; 5.345  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.512  ; 4.458  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 4.748  ; 4.679  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.303  ; 4.262  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.873  ; 5.782  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.652  ; 4.658  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.902  ; 5.910  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.843  ; 5.841  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.582  ; 5.569  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.303  ; 4.262  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.379  ; 5.408  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.826  ; 6.702  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 4.442  ; 4.313  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.643  ;    ;    ; 9.103  ;
; SW[1]      ; LEDR[1]     ; 8.525  ;    ;    ; 8.997  ;
; SW[2]      ; LEDR[2]     ; 8.701  ;    ;    ; 9.090  ;
; SW[3]      ; LEDR[3]     ; 8.527  ;    ;    ; 8.887  ;
; SW[4]      ; LEDR[4]     ; 8.434  ;    ;    ; 8.880  ;
; SW[5]      ; LEDR[5]     ; 8.559  ;    ;    ; 9.041  ;
; SW[6]      ; LEDR[6]     ; 8.941  ;    ;    ; 9.417  ;
; SW[7]      ; LEDR[7]     ; 8.550  ;    ;    ; 9.020  ;
; SW[8]      ; LEDR[8]     ; 8.863  ;    ;    ; 9.351  ;
; SW[9]      ; LEDR[9]     ; 9.817  ;    ;    ; 10.372 ;
; SW[10]     ; LEDR[10]    ; 9.261  ;    ;    ; 9.783  ;
; SW[11]     ; LEDR[11]    ; 9.216  ;    ;    ; 9.712  ;
; SW[12]     ; LEDR[12]    ; 9.147  ;    ;    ; 9.598  ;
; SW[13]     ; LEDR[13]    ; 8.873  ;    ;    ; 9.378  ;
; SW[14]     ; LEDR[14]    ; 8.928  ;    ;    ; 9.450  ;
; SW[15]     ; LEDR[15]    ; 10.548 ;    ;    ; 11.154 ;
; SW[16]     ; LEDR[16]    ; 8.858  ;    ;    ; 9.358  ;
; SW[17]     ; LEDR[17]    ; 8.865  ;    ;    ; 9.371  ;
; UART_RXD   ; UART_TXD    ; 8.997  ;    ;    ; 9.010  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.349  ;    ;    ; 8.789  ;
; SW[1]      ; LEDR[1]     ; 8.233  ;    ;    ; 8.685  ;
; SW[2]      ; LEDR[2]     ; 8.402  ;    ;    ; 8.775  ;
; SW[3]      ; LEDR[3]     ; 8.235  ;    ;    ; 8.580  ;
; SW[4]      ; LEDR[4]     ; 8.145  ;    ;    ; 8.573  ;
; SW[5]      ; LEDR[5]     ; 8.266  ;    ;    ; 8.728  ;
; SW[6]      ; LEDR[6]     ; 8.633  ;    ;    ; 9.089  ;
; SW[7]      ; LEDR[7]     ; 8.257  ;    ;    ; 8.707  ;
; SW[8]      ; LEDR[8]     ; 8.556  ;    ;    ; 9.023  ;
; SW[9]      ; LEDR[9]     ; 9.527  ;    ;    ; 10.063 ;
; SW[10]     ; LEDR[10]    ; 8.938  ;    ;    ; 9.438  ;
; SW[11]     ; LEDR[11]    ; 8.895  ;    ;    ; 9.371  ;
; SW[12]     ; LEDR[12]    ; 8.830  ;    ;    ; 9.261  ;
; SW[13]     ; LEDR[13]    ; 8.566  ;    ;    ; 9.050  ;
; SW[14]     ; LEDR[14]    ; 8.618  ;    ;    ; 9.118  ;
; SW[15]     ; LEDR[15]    ; 10.227 ;    ;    ; 10.813 ;
; SW[16]     ; LEDR[16]    ; 8.551  ;    ;    ; 9.030  ;
; SW[17]     ; LEDR[17]    ; 8.557  ;    ;    ; 9.042  ;
; UART_RXD   ; UART_TXD    ; 8.758  ;    ;    ; 8.763  ;
+------------+-------------+--------+----+----+--------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 6.521 ; 6.376 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 7.138 ; 6.993 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.901 ; 6.756 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.521 ; 6.376 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.918 ; 6.773 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.521 ; 6.376 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.906 ; 6.761 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.906 ; 6.761 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 7.268 ; 7.123 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 7.287 ; 7.142 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 7.287 ; 7.142 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.922 ; 6.777 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 7.697 ; 7.552 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.922 ; 6.777 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 7.295 ; 7.150 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 7.506 ; 7.368 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 7.287 ; 7.142 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 7.057 ; 6.912 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 7.279 ; 7.134 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 7.209 ; 7.064 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 7.239 ; 7.094 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 7.239 ; 7.094 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 7.629 ; 7.484 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 7.057 ; 6.912 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 7.255 ; 7.110 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 7.287 ; 7.142 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 7.064 ; 6.919 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 7.064 ; 6.919 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 7.064 ; 6.919 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 7.268 ; 7.123 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 7.307 ; 7.162 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 7.268 ; 7.123 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 7.604 ; 7.459 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.827 ; 5.682 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.420 ; 6.275 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.192 ; 6.047 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.827 ; 5.682 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.209 ; 6.064 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.827 ; 5.682 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.197 ; 6.052 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.197 ; 6.052 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.545 ; 6.400 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.562 ; 6.417 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.562 ; 6.417 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.213 ; 6.068 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.956 ; 6.811 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.213 ; 6.068 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.570 ; 6.425 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.767 ; 6.629 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.562 ; 6.417 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.342 ; 6.197 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.555 ; 6.410 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.488 ; 6.343 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.517 ; 6.372 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.517 ; 6.372 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.891 ; 6.746 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.342 ; 6.197 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.532 ; 6.387 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.562 ; 6.417 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.349 ; 6.204 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.349 ; 6.204 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.349 ; 6.204 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.545 ; 6.400 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.582 ; 6.437 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.545 ; 6.400 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.867 ; 6.722 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 6.321     ; 6.466     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.958     ; 7.103     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.701     ; 6.846     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.321     ; 6.466     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.718     ; 6.863     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.321     ; 6.466     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.710     ; 6.855     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.710     ; 6.855     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 7.101     ; 7.246     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 7.086     ; 7.231     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 7.086     ; 7.231     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.729     ; 6.874     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 7.496     ; 7.641     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.729     ; 6.874     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 7.095     ; 7.240     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 7.308     ; 7.446     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 7.086     ; 7.231     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.869     ; 7.014     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 7.111     ; 7.256     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 7.038     ; 7.183     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 7.069     ; 7.214     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 7.069     ; 7.214     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 7.458     ; 7.603     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.869     ; 7.014     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 7.087     ; 7.232     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 7.086     ; 7.231     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.868     ; 7.013     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.868     ; 7.013     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.868     ; 7.013     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 7.101     ; 7.246     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 7.141     ; 7.286     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 7.101     ; 7.246     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 7.431     ; 7.576     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.630     ; 5.775     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.242     ; 6.387     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.995     ; 6.140     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.630     ; 5.775     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.010     ; 6.155     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.630     ; 5.775     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.003     ; 6.148     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.003     ; 6.148     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.378     ; 6.523     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.364     ; 6.509     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.364     ; 6.509     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.021     ; 6.166     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.758     ; 6.903     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.021     ; 6.166     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.373     ; 6.518     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.572     ; 6.710     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.364     ; 6.509     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.156     ; 6.301     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.388     ; 6.533     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.317     ; 6.462     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.348     ; 6.493     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.348     ; 6.493     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.722     ; 6.867     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.156     ; 6.301     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.364     ; 6.509     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.364     ; 6.509     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.154     ; 6.299     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.154     ; 6.299     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.154     ; 6.299     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.378     ; 6.523     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.417     ; 6.562     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.378     ; 6.523     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.695     ; 6.840     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.263 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                  ; Synchronization Node                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.263                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 8.930        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 5.333        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.286                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 8.761        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 5.525        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.499                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 8.756        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 5.743        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.629                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 8.976        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 5.653        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.742                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.912        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 5.830        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.906                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 8.721        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.185        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.937                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 8.767        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 6.170        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.945                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 8.729        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.216        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.015                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 8.523        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 6.492        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.108                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 8.949        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 6.159        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.126                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 8.792        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 6.334        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.287                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 8.766        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 6.521        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.290                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.759        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.531        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.340                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 8.947        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.393        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.368                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 8.930        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.438        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.388                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 8.913        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.475        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.421                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 8.730        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.691        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.434                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 8.765        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 6.669        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.472                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 8.795        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 6.677        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.546                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 8.951        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.595        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.562                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 8.949        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 6.613        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.575                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 8.779        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.796        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.579                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 8.787        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.792        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.585                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 8.975        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 6.610        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.605                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 8.767        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 6.838        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.615                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.732        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.883        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.690                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.950        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.740        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.716                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 8.939        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 6.777        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.758                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 8.760        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 6.998        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.770                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 8.811        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.959        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.855                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 8.948        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 6.907        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.903                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 8.989        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.914        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.934                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.812        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 7.122        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.037                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 8.976        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 7.061        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.253                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 8.767        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 7.486        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.416                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.781        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 7.635        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.182                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 38.768       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 36.414       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.185                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.764       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 36.421       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.212                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 38.764       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 36.448       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.254                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.794       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.460       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.309                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.545       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 36.764       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.317                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.946       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 36.371       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.320                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.948       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.372       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.350                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.948       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 36.402       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.354                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.948       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.406       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.375                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.794       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 36.581       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.376                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.759       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 36.617       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.482                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.948       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.534       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.499                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.766       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.733       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.513                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.947       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.566       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.614                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.949       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.665       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.670                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.972       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.698       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 76.249                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.766       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.483       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 76.399                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.950       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.449       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 114.86 MHz ; 114.86 MHz      ; u5|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 160.33 MHz ; 160.33 MHz      ; u5|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 196.85 MHz ; 196.85 MHz      ; CLOCK2_50                                      ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u5|altpll_component|auto_generated|pll1|clk[0] ; 2.867  ; 0.000         ;
; CLOCK2_50                                      ; 14.920 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; 15.647 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.286 ; 0.000         ;
; CLOCK2_50                                      ; 0.313 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.317 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u5|altpll_component|auto_generated|pll1|clk[0] ; 2.596  ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; 12.119 ; 0.000         ;
; CLOCK2_50                                      ; 14.536 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 2.075 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[0] ; 5.672 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; 5.697 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u5|altpll_component|auto_generated|pll1|clk[0] ; 4.685  ; 0.000         ;
; CLOCK2_50                                      ; 9.650  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; 19.682 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.867 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[18]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.798     ; 4.284      ;
; 2.867 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[22]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.798     ; 4.284      ;
; 2.867 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[13]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.798     ; 4.284      ;
; 2.867 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[20]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.798     ; 4.284      ;
; 3.026 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[21]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 4.126      ;
; 3.114 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[16]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 4.039      ;
; 3.114 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[19]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 4.039      ;
; 3.123 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[5]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.793     ; 4.033      ;
; 3.123 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[6]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.793     ; 4.033      ;
; 3.123 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[7]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.793     ; 4.033      ;
; 3.154 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[11]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.792     ; 4.003      ;
; 3.154 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[14]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.792     ; 4.003      ;
; 3.154 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[17]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.792     ; 4.003      ;
; 3.349 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[8]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.806      ;
; 3.349 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[9]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.806      ;
; 3.349 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[10]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.806      ;
; 3.349 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[4]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.806      ;
; 3.349 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[12]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.806      ;
; 3.349 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[15]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.806      ;
; 3.587 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|WR_MASK[1] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 3.567      ;
; 3.587 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|WR_MASK[0] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 3.567      ;
; 3.587 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mWR        ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 3.567      ;
; 3.619 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|RD_MASK[0] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 3.535      ;
; 3.619 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|RD_MASK[1] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 3.535      ;
; 3.619 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mRD        ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 3.535      ;
; 3.763 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.507     ; 5.729      ;
; 3.763 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.507     ; 5.729      ;
; 3.763 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.507     ; 5.729      ;
; 3.763 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.507     ; 5.729      ;
; 3.821 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.091      ;
; 3.821 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.091      ;
; 3.821 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.091      ;
; 3.821 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.091      ;
; 3.852 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.042      ;
; 3.852 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.042      ;
; 3.852 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.042      ;
; 3.852 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.042      ;
; 3.868 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.035      ;
; 3.868 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.035      ;
; 3.868 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.035      ;
; 3.868 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.035      ;
; 3.898 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.996      ;
; 3.898 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.996      ;
; 3.898 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.996      ;
; 3.898 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.996      ;
; 3.899 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.979      ;
; 3.899 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.979      ;
; 3.899 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.979      ;
; 3.899 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.979      ;
; 3.904 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.507     ; 5.588      ;
; 3.904 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.507     ; 5.588      ;
; 3.904 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.507     ; 5.588      ;
; 3.904 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.507     ; 5.588      ;
; 3.905 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[21]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.506     ; 5.588      ;
; 3.920 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.499     ; 5.580      ;
; 3.920 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.499     ; 5.580      ;
; 3.920 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.499     ; 5.580      ;
; 3.920 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.499     ; 5.580      ;
; 3.926 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.987      ;
; 3.926 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.987      ;
; 3.926 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.987      ;
; 3.926 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.987      ;
; 3.929 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.507     ; 5.563      ;
; 3.929 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.507     ; 5.563      ;
; 3.929 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.507     ; 5.563      ;
; 3.929 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.507     ; 5.563      ;
; 3.932 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.980      ;
; 3.932 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.980      ;
; 3.932 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.980      ;
; 3.932 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.980      ;
; 3.934 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.978      ;
; 3.934 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.978      ;
; 3.934 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.978      ;
; 3.934 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.978      ;
; 3.952 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.942      ;
; 3.952 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.942      ;
; 3.952 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.942      ;
; 3.952 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.942      ;
; 3.966 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[5]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.933      ;
; 3.967 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.927      ;
; 3.967 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.927      ;
; 3.967 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.927      ;
; 3.967 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.927      ;
; 3.967 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 5.936      ;
; 3.967 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 5.936      ;
; 3.967 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 5.936      ;
; 3.967 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 5.936      ;
; 3.968 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mLENGTH[6] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.185      ;
; 3.970 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[6]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 5.929      ;
; 3.980 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[21]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.933      ;
; 3.981 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.913      ;
; 3.981 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.913      ;
; 3.981 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.913      ;
; 3.981 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.913      ;
; 3.987 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|WR_MASK[1] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.504     ; 5.508      ;
; 3.987 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|WR_MASK[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.504     ; 5.508      ;
; 3.987 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mWR        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.504     ; 5.508      ;
; 3.988 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[5]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.920      ;
; 3.992 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[6]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.916      ;
; 4.004 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.909      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                     ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.920 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.013      ;
; 14.925 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 5.008      ;
; 15.004 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.929      ;
; 15.120 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.813      ;
; 15.147 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.793      ;
; 15.147 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.793      ;
; 15.147 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.793      ;
; 15.147 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.793      ;
; 15.147 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.793      ;
; 15.147 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.793      ;
; 15.147 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.793      ;
; 15.147 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.793      ;
; 15.147 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.793      ;
; 15.147 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.793      ;
; 15.147 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.793      ;
; 15.147 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.793      ;
; 15.147 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.793      ;
; 15.152 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.788      ;
; 15.152 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.788      ;
; 15.152 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.788      ;
; 15.152 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.788      ;
; 15.152 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.788      ;
; 15.152 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.788      ;
; 15.152 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.788      ;
; 15.152 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.788      ;
; 15.152 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.788      ;
; 15.152 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.788      ;
; 15.152 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.788      ;
; 15.152 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.788      ;
; 15.152 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.788      ;
; 15.231 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.709      ;
; 15.231 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.709      ;
; 15.231 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.709      ;
; 15.231 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.709      ;
; 15.231 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.709      ;
; 15.231 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.709      ;
; 15.231 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.709      ;
; 15.231 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.709      ;
; 15.231 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.709      ;
; 15.231 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.709      ;
; 15.231 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.709      ;
; 15.231 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.709      ;
; 15.231 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.709      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.593      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.593      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.593      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.593      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.593      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.593      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.593      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.593      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.593      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.593      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.593      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.593      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.593      ;
; 15.386 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.553      ;
; 15.449 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.478      ;
; 15.588 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.339      ;
; 15.595 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.332      ;
; 15.597 ; I2C_CCD_Config:u1|combo_cnt[5]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.342      ;
; 15.612 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.315      ;
; 15.613 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 4.333      ;
; 15.613 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 4.333      ;
; 15.613 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 4.333      ;
; 15.613 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 4.333      ;
; 15.613 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 4.333      ;
; 15.613 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 4.333      ;
; 15.613 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 4.333      ;
; 15.613 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 4.333      ;
; 15.613 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 4.333      ;
; 15.613 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 4.333      ;
; 15.613 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 4.333      ;
; 15.613 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 4.333      ;
; 15.613 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.053     ; 4.333      ;
; 15.631 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.296      ;
; 15.646 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.281      ;
; 15.653 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.274      ;
; 15.679 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.260      ;
; 15.681 ; I2C_CCD_Config:u1|combo_cnt[0]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.258      ;
; 15.684 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.255      ;
; 15.704 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.223      ;
; 15.705 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.222      ;
; 15.708 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.219      ;
; 15.713 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.214      ;
; 15.714 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.213      ;
; 15.728 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.199      ;
; 15.731 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.196      ;
; 15.737 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.190      ;
; 15.738 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.189      ;
; 15.739 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.188      ;
; 15.763 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.176      ;
; 15.777 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.150      ;
; 15.792 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.135      ;
; 15.794 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.133      ;
; 15.795 ; I2C_CCD_Config:u1|combo_cnt[8]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.144      ;
; 15.796 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.143      ;
; 15.798 ; I2C_CCD_Config:u1|combo_cnt[9]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.141      ;
; 15.799 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.128      ;
; 15.802 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.125      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 15.647 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.028      ; 4.380      ;
; 15.799 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.379      ; 4.579      ;
; 15.800 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.379      ; 4.578      ;
; 15.801 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.375      ; 4.573      ;
; 15.804 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.375      ; 4.570      ;
; 15.848 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.379      ; 4.530      ;
; 15.933 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.022      ; 4.088      ;
; 15.933 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.022      ; 4.088      ;
; 15.933 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.022      ; 4.088      ;
; 15.933 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.022      ; 4.088      ;
; 16.066 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.379      ; 4.312      ;
; 16.126 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.279      ; 4.084      ;
; 16.126 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.279      ; 4.084      ;
; 16.126 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.279      ; 4.084      ;
; 16.126 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.279      ; 4.084      ;
; 16.126 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.279      ; 4.084      ;
; 16.126 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.279      ; 4.084      ;
; 16.126 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.279      ; 4.084      ;
; 16.126 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.279      ; 4.084      ;
; 16.126 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.279      ; 4.084      ;
; 16.126 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.279      ; 4.084      ;
; 16.126 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.279      ; 4.084      ;
; 16.126 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.279      ; 4.084      ;
; 16.126 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.279      ; 4.084      ;
; 16.146 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.375      ; 4.228      ;
; 16.165 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.022      ; 3.856      ;
; 16.165 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.022      ; 3.856      ;
; 16.191 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.019      ; 3.827      ;
; 16.191 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.019      ; 3.827      ;
; 16.191 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.019      ; 3.827      ;
; 16.191 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.019      ; 3.827      ;
; 16.191 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.019      ; 3.827      ;
; 16.191 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.019      ; 3.827      ;
; 16.191 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.019      ; 3.827      ;
; 16.191 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.019      ; 3.827      ;
; 16.219 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.028      ; 3.808      ;
; 16.219 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.028      ; 3.808      ;
; 16.219 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.028      ; 3.808      ;
; 16.219 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.028      ; 3.808      ;
; 16.219 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.028      ; 3.808      ;
; 16.236 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.014      ; 3.777      ;
; 16.271 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.407      ; 4.135      ;
; 16.271 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.407      ; 4.135      ;
; 16.271 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.407      ; 4.135      ;
; 16.271 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.407      ; 4.135      ;
; 16.271 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.407      ; 4.135      ;
; 16.324 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.270      ; 3.877      ;
; 16.324 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.270      ; 3.877      ;
; 16.324 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.270      ; 3.877      ;
; 16.324 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.270      ; 3.877      ;
; 16.324 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.270      ; 3.877      ;
; 16.324 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.270      ; 3.877      ;
; 16.324 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.270      ; 3.877      ;
; 16.324 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.270      ; 3.877      ;
; 16.324 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.270      ; 3.877      ;
; 16.324 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.270      ; 3.877      ;
; 16.324 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.270      ; 3.877      ;
; 16.415 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.375      ; 3.959      ;
; 16.418 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.375      ; 3.956      ;
; 16.427 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.379      ; 3.951      ;
; 16.481 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.408      ; 3.926      ;
; 16.481 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.408      ; 3.926      ;
; 16.481 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.408      ; 3.926      ;
; 16.481 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.408      ; 3.926      ;
; 16.481 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.408      ; 3.926      ;
; 16.489 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.284      ; 3.825      ;
; 16.530 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.379      ; 3.848      ;
; 16.536 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.379      ; 3.842      ;
; 16.551 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.021      ; 3.469      ;
; 16.693 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.275      ; 3.612      ;
; 16.754 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.375      ; 3.620      ;
; 16.757 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.375      ; 3.617      ;
; 16.960 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u9|oVGA_B[9]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.424     ; 2.615      ;
; 16.993 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u9|oVGA_B[7]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.416     ; 2.590      ;
; 16.996 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u9|oVGA_B[4]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.424     ; 2.579      ;
; 17.019 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u9|oVGA_B[2]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.424     ; 2.556      ;
; 17.024 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u9|oVGA_B[3]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.424     ; 2.551      ;
; 17.149 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u9|oVGA_G[5]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.424     ; 2.426      ;
; 17.169 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u9|oVGA_G[9]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.424     ; 2.406      ;
; 17.196 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u9|oVGA_G[8]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.416     ; 2.387      ;
; 17.300 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u9|oVGA_G[6]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.424     ; 2.275      ;
; 17.552 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u9|oVGA_B[6]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.416     ; 2.031      ;
; 17.914 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u9|oVGA_B[5]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 1.703      ;
; 17.982 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u9|oVGA_G[7]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 1.635      ;
; 18.121 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u9|oVGA_R[5]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 1.505      ;
; 18.142 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u9|oVGA_R[7]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 1.484      ;
; 18.169 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u9|oVGA_R[3]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 1.457      ;
; 18.192 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u9|oVGA_R[6]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 1.434      ;
; 18.195 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u9|oVGA_R[9]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 1.431      ;
; 18.196 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u9|oVGA_B[8]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 1.421      ;
; 18.198 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u9|oVGA_R[4]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 1.428      ;
; 18.202 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u9|oVGA_R[2]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 1.424      ;
; 18.212 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u9|oVGA_G[2]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 1.414      ;
; 18.215 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u9|oVGA_R[8]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 1.411      ;
; 18.232 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u9|oVGA_G[3]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 1.394      ;
; 18.280 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u9|oVGA_G[4]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 1.346      ;
; 34.683 ; VGA_Controller:u9|H_Cont[10]                                                                                                                              ; VGA_Controller:u9|oVGA_G[7]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.022     ; 5.294      ;
; 34.683 ; VGA_Controller:u9|H_Cont[10]                                                                                                                              ; VGA_Controller:u9|oVGA_R[6]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.022     ; 5.294      ;
; 34.684 ; VGA_Controller:u9|H_Cont[10]                                                                                                                              ; VGA_Controller:u9|oVGA_B[5]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.022     ; 5.293      ;
; 34.684 ; VGA_Controller:u9|H_Cont[10]                                                                                                                              ; VGA_Controller:u9|oVGA_R[9]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; -0.022     ; 5.293      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.286 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.476      ; 0.953      ;
; 0.317 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.597      ;
; 0.317 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.319 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.333 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.337 ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.375 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.468      ; 1.034      ;
; 0.419 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.441      ; 1.051      ;
; 0.439 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.321      ; 0.981      ;
; 0.455 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.735      ;
; 0.455 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.735      ;
; 0.499 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.122      ; 0.812      ;
; 0.512 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.122      ; 0.825      ;
; 0.528 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.791      ;
; 0.529 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.793      ;
; 0.529 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.792      ;
; 0.532 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.795      ;
; 0.540 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.818      ;
; 0.541 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.122      ; 0.854      ;
; 0.545 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.825      ;
; 0.545 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.825      ;
; 0.547 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.117      ; 0.855      ;
; 0.547 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.117      ; 0.855      ;
; 0.548 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.828      ;
; 0.551 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.814      ;
; 0.551 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.814      ;
; 0.552 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.815      ;
; 0.552 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.815      ;
; 0.553 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.816      ;
; 0.553 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.816      ;
; 0.564 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.122      ; 0.877      ;
; 0.570 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.848      ;
; 0.570 ; VGA_Controller:u9|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u9|H_Cont[11]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.830      ;
; 0.572 ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.832      ;
; 0.573 ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u9|oVGA_BLANK                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.833      ;
; 0.575 ; VGA_Controller:u9|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.834      ;
; 0.576 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.856      ;
; 0.576 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u9|H_Cont[10]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.836      ;
; 0.576 ; VGA_Controller:u9|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u9|H_Cont[12]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.836      ;
; 0.577 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.857      ;
; 0.579 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.857      ;
; 0.582 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[3]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.842      ;
; 0.582 ; VGA_Controller:u9|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u9|V_Cont[12]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.842      ;
; 0.583 ; VGA_Controller:u9|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u9|V_Cont[11]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.843      ;
; 0.583 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[3]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.843      ;
; 0.583 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[2]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.843      ;
; 0.584 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.862      ;
; 0.584 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[8]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.844      ;
; 0.584 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u9|V_Cont[10]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.844      ;
; 0.585 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.863      ;
; 0.585 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[1]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.845      ;
; 0.585 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[1]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.845      ;
; 0.586 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 0.836      ;
; 0.586 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[5]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.846      ;
; 0.586 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[7]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.846      ;
; 0.587 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.865      ;
; 0.587 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[2]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.847      ;
; 0.588 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.866      ;
; 0.588 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[6]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.848      ;
; 0.588 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[4]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.848      ;
; 0.588 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[4]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.848      ;
; 0.588 ; VGA_Controller:u9|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u9|oVGA_BLANK                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.848      ;
; 0.589 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.869      ;
; 0.589 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[8]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.849      ;
; 0.590 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.854      ;
; 0.590 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.870      ;
; 0.590 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[6]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.850      ;
; 0.590 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[5]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.850      ;
; 0.591 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.869      ;
; 0.592 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[9]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.852      ;
; 0.593 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[7]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.853      ;
; 0.593 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[9]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.853      ;
; 0.595 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.873      ;
; 0.597 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.860      ;
; 0.597 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.875      ;
; 0.597 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.875      ;
; 0.598 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.876      ;
; 0.602 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[0]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.862      ;
; 0.605 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.441      ; 1.237      ;
; 0.605 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.883      ;
; 0.608 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.886      ;
; 0.618 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.896      ;
; 0.621 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.117      ; 0.929      ;
; 0.625 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.122      ; 0.938      ;
; 0.654 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.117      ; 0.962      ;
; 0.668 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.441      ; 1.300      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.313 ; Reset_Delay:u0|oRST_0                    ; Reset_Delay:u0|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 0.597      ;
; 0.330 ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 0.597      ;
; 0.334 ; Reset_Delay:u0|oRST_2                    ; Reset_Delay:u0|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Reset_Delay:u0|oRST_3                    ; Reset_Delay:u0|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Reset_Delay:u0|oRST_4                    ; Reset_Delay:u0|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; I2C_CCD_Config:u1|senosr_exposure[2]     ; I2C_CCD_Config:u1|senosr_exposure[2]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.345 ; Reset_Delay:u0|Cont[0]                   ; Reset_Delay:u0|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.608      ;
; 0.376 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.639      ;
; 0.380 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.643      ;
; 0.528 ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.791      ;
; 0.530 ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.793      ;
; 0.562 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.824      ;
; 0.565 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.827      ;
; 0.566 ; Reset_Delay:u0|Cont[6]                   ; Reset_Delay:u0|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.829      ;
; 0.566 ; I2C_CCD_Config:u1|combo_cnt[15]          ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.829      ;
; 0.566 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.828      ;
; 0.566 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.828      ;
; 0.567 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.567 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.567 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.567 ; I2C_CCD_Config:u1|combo_cnt[13]          ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.568 ; Reset_Delay:u0|Cont[5]                   ; Reset_Delay:u0|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.831      ;
; 0.568 ; I2C_CCD_Config:u1|combo_cnt[1]           ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.830      ;
; 0.568 ; I2C_CCD_Config:u1|combo_cnt[2]           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.830      ;
; 0.569 ; Reset_Delay:u0|Cont[4]                   ; Reset_Delay:u0|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.569 ; I2C_CCD_Config:u1|combo_cnt[12]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.570 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.570 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.570 ; I2C_CCD_Config:u1|combo_cnt[14]          ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.570 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.570 ; I2C_CCD_Config:u1|combo_cnt[3]           ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.570 ; I2C_CCD_Config:u1|combo_cnt[10]          ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.571 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.834      ;
; 0.571 ; I2C_CCD_Config:u1|combo_cnt[8]           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.572 ; Reset_Delay:u0|Cont[7]                   ; Reset_Delay:u0|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.835      ;
; 0.572 ; I2C_CCD_Config:u1|combo_cnt[6]           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.834      ;
; 0.573 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.836      ;
; 0.579 ; Reset_Delay:u0|Cont[29]                  ; Reset_Delay:u0|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.579 ; Reset_Delay:u0|Cont[22]                  ; Reset_Delay:u0|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.579 ; Reset_Delay:u0|Cont[21]                  ; Reset_Delay:u0|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.579 ; Reset_Delay:u0|Cont[13]                  ; Reset_Delay:u0|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.579 ; Reset_Delay:u0|Cont[15]                  ; Reset_Delay:u0|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.579 ; Reset_Delay:u0|Cont[19]                  ; Reset_Delay:u0|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.579 ; Reset_Delay:u0|Cont[3]                   ; Reset_Delay:u0|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.580 ; Reset_Delay:u0|Cont[31]                  ; Reset_Delay:u0|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.580 ; Reset_Delay:u0|Cont[27]                  ; Reset_Delay:u0|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.580 ; Reset_Delay:u0|Cont[16]                  ; Reset_Delay:u0|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.580 ; Reset_Delay:u0|Cont[11]                  ; Reset_Delay:u0|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.580 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.580 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.580 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.581 ; Reset_Delay:u0|Cont[30]                  ; Reset_Delay:u0|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.581 ; Reset_Delay:u0|Cont[20]                  ; Reset_Delay:u0|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.581 ; Reset_Delay:u0|Cont[14]                  ; Reset_Delay:u0|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.581 ; Reset_Delay:u0|Cont[18]                  ; Reset_Delay:u0|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.581 ; Reset_Delay:u0|Cont[2]                   ; Reset_Delay:u0|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.581 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.843      ;
; 0.581 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.843      ;
; 0.582 ; Reset_Delay:u0|Cont[24]                  ; Reset_Delay:u0|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.582 ; Reset_Delay:u0|Cont[28]                  ; Reset_Delay:u0|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.582 ; Reset_Delay:u0|Cont[26]                  ; Reset_Delay:u0|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.582 ; Reset_Delay:u0|Cont[12]                  ; Reset_Delay:u0|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.582 ; Reset_Delay:u0|Cont[17]                  ; Reset_Delay:u0|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.582 ; Reset_Delay:u0|Cont[8]                   ; Reset_Delay:u0|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.582 ; Reset_Delay:u0|Cont[10]                  ; Reset_Delay:u0|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.582 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.844      ;
; 0.584 ; Reset_Delay:u0|Cont[23]                  ; Reset_Delay:u0|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.584 ; Reset_Delay:u0|Cont[25]                  ; Reset_Delay:u0|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.584 ; Reset_Delay:u0|Cont[9]                   ; Reset_Delay:u0|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.584 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.846      ;
; 0.584 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.846      ;
; 0.585 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.585 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.585 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.585 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.586 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.849      ;
; 0.586 ; I2C_CCD_Config:u1|combo_cnt[4]           ; I2C_CCD_Config:u1|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.586 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.586 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.586 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.593 ; I2C_CCD_Config:u1|combo_cnt[0]           ; I2C_CCD_Config:u1|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.855      ;
; 0.598 ; Reset_Delay:u0|Cont[1]                   ; Reset_Delay:u0|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.861      ;
; 0.753 ; Reset_Delay:u0|Cont[0]                   ; Reset_Delay:u0|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.015      ;
; 0.845 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.113      ;
; 0.849 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.111      ;
; 0.852 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.114      ;
; 0.852 ; I2C_CCD_Config:u1|combo_cnt[15]          ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.115      ;
; 0.852 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.114      ;
; 0.852 ; Reset_Delay:u0|Cont[6]                   ; Reset_Delay:u0|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.115      ;
; 0.852 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.114      ;
; 0.853 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.116      ;
; 0.853 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.116      ;
; 0.854 ; I2C_CCD_Config:u1|combo_cnt[1]           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.116      ;
; 0.854 ; I2C_CCD_Config:u1|combo_cnt[13]          ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.117      ;
; 0.855 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.118      ;
; 0.856 ; Reset_Delay:u0|Cont[4]                   ; Reset_Delay:u0|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.119      ;
; 0.856 ; Reset_Delay:u0|Cont[5]                   ; Reset_Delay:u0|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.119      ;
; 0.856 ; I2C_CCD_Config:u1|combo_cnt[2]           ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.118      ;
; 0.857 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.119      ;
; 0.857 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.120      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.317 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.317 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.318 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.330 ; Sdram_Control:u6|mDATAOUT[3]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.953      ;
; 0.333 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|OUT_VALID                                                                                                                                                            ; Sdram_Control:u6|OUT_VALID                                                                                                                                                            ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|mRD_DONE                                                                                                                                                             ; Sdram_Control:u6|mRD_DONE                                                                                                                                                             ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|ST[0]                                                                                                                                                                ; Sdram_Control:u6|ST[0]                                                                                                                                                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|mWR_DONE                                                                                                                                                             ; Sdram_Control:u6|mWR_DONE                                                                                                                                                             ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u6|mLENGTH[6]                                                                                                                                                           ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|Write                                                                                                                                                                ; Sdram_Control:u6|Write                                                                                                                                                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|IN_REQ                                                                                                                                                               ; Sdram_Control:u6|IN_REQ                                                                                                                                                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u6|command:u_command|CM_ACK                                                                                                                                             ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u6|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u6|command:u_command|REF_ACK                                                                                                                                            ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u6|command:u_command|ex_read                                                                                                                                            ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u6|command:u_command|ex_write                                                                                                                                           ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u6|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u6|command:u_command|do_rw                                                                                                                                              ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u6|command:u_command|oe4                                                                                                                                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u6|command:u_command|rw_flag                                                                                                                                            ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.956      ;
; 0.334 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.334 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.345 ; Sdram_Control:u6|Read                                                                                                                                                                 ; Sdram_Control:u6|Read                                                                                                                                                                 ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.345 ; Sdram_Control:u6|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u6|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.345 ; Sdram_Control:u6|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u6|command:u_command|do_load_mode                                                                                                                                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.345 ; Sdram_Control:u6|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u6|command:u_command|do_precharge                                                                                                                                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.360 ; Sdram_Control:u6|mDATAOUT[5]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.976      ;
; 0.362 ; Sdram_Control:u6|mDATAOUT[5]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.990      ;
; 0.375 ; Sdram_Control:u6|mDATAOUT[2]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.984      ;
; 0.392 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.656      ;
; 0.406 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.670      ;
; 0.433 ; Sdram_Control:u6|mDATAOUT[3]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.044      ;
; 0.469 ; Sdram_Control:u6|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.092      ;
; 0.471 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.735      ;
; 0.482 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.761      ;
; 0.490 ; Sdram_Control:u6|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u6|BA[0]                                                                                                                                                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.753      ;
; 0.512 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.792      ;
; 0.512 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.792      ;
; 0.516 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.778      ;
; 0.521 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.174      ;
; 0.521 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.783      ;
; 0.521 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.783      ;
; 0.522 ; Sdram_Control:u6|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u6|command:u_command|do_rw                                                                                                                                              ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.785      ;
; 0.522 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.786      ;
; 0.522 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.175      ;
; 0.523 ; Sdram_Control:u6|mDATAOUT[28]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.135      ;
; 0.525 ; Sdram_Control:u6|command:u_command|rw_shift[1]                                                                                                                                        ; Sdram_Control:u6|command:u_command|rw_shift[0]                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.788      ;
; 0.526 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.839      ;
; 0.527 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.790      ;
; 0.528 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.792      ;
; 0.529 ; Sdram_Control:u6|mDATAOUT[7]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.141      ;
; 0.529 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.529 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.530 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.532 ; Sdram_Control:u6|mDATAOUT[21]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.153      ;
; 0.532 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.794      ;
; 0.534 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.813      ;
; 0.539 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.192      ;
; 0.539 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.852      ;
; 0.541 ; Sdram_Control:u6|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u6|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.805      ;
; 0.541 ; Sdram_Control:u6|mDATAOUT[14]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.153      ;
; 0.542 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.804      ;
; 0.543 ; Sdram_Control:u6|mDATAOUT[11]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.164      ;
; 0.544 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.806      ;
; 0.544 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.806      ;
; 0.546 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.825      ;
; 0.551 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.814      ;
; 0.551 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.814      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 4.737      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.597 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 4.740      ;
; 2.657 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.543     ; 4.780      ;
; 2.658 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.539     ; 4.783      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.806 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.348      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.791     ; 4.351      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.791     ; 4.351      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.791     ; 4.351      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.791     ; 4.351      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 4.337      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 4.337      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 4.337      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 4.337      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 4.337      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 4.337      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.791     ; 4.351      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 4.337      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.791     ; 4.351      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 4.337      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.791     ; 4.351      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 4.337      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.791     ; 4.351      ;
; 2.807 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 4.337      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.119 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.842     ; 4.988      ;
; 12.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.941      ;
; 12.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.941      ;
; 12.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.941      ;
; 12.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.941      ;
; 12.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.941      ;
; 12.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.941      ;
; 12.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.941      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oRequest                                                                                                                                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.876     ; 4.948      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.940      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.940      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.940      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.940      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.940      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.940      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.940      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.940      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.940      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.940      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.940      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.940      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.884     ; 4.940      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.876     ; 4.948      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.876     ; 4.948      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_BLANK                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.876     ; 4.948      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.876     ; 4.948      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|mVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.876     ; 4.948      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.876     ; 4.948      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.877     ; 4.947      ;
; 12.125 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.876     ; 4.948      ;
; 12.127 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 4.933      ;
; 12.127 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 4.933      ;
; 12.127 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 4.933      ;
; 12.127 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 4.933      ;
; 12.127 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 4.933      ;
; 12.127 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 4.933      ;
; 12.127 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 4.933      ;
; 12.127 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 4.933      ;
; 12.127 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 4.933      ;
; 12.127 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 4.933      ;
; 12.127 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 4.933      ;
; 12.127 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 4.933      ;
; 12.127 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 4.933      ;
; 12.618 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.532     ; 4.731      ;
; 12.618 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.532     ; 4.731      ;
; 12.618 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.532     ; 4.731      ;
; 12.618 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.532     ; 4.731      ;
; 12.618 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.532     ; 4.731      ;
; 12.618 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.532     ; 4.731      ;
; 12.618 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.532     ; 4.731      ;
; 12.618 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.532     ; 4.731      ;
; 12.618 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.532     ; 4.731      ;
; 12.618 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.532     ; 4.731      ;
; 12.618 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.532     ; 4.731      ;
; 12.629 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 4.729      ;
; 12.629 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 4.729      ;
; 12.629 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 4.729      ;
; 12.629 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 4.729      ;
; 12.629 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 4.729      ;
; 12.629 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 4.729      ;
; 12.629 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 4.729      ;
; 12.629 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 4.729      ;
; 12.629 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 4.729      ;
; 12.629 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 4.729      ;
; 12.629 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 4.729      ;
; 12.629 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 4.729      ;
; 12.629 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 4.729      ;
; 12.678 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.527     ; 4.775      ;
; 12.689 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.518     ; 4.773      ;
; 12.825 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.788     ; 4.336      ;
; 12.826 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.781     ; 4.342      ;
; 12.826 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.781     ; 4.342      ;
; 12.826 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.781     ; 4.342      ;
; 12.826 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.781     ; 4.342      ;
; 12.826 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.781     ; 4.342      ;
; 12.826 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.781     ; 4.342      ;
; 12.826 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.781     ; 4.342      ;
; 12.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.783     ; 4.339      ;
; 12.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.783     ; 4.339      ;
; 12.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.783     ; 4.339      ;
; 12.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.783     ; 4.339      ;
; 12.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.783     ; 4.339      ;
; 12.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.781     ; 4.341      ;
; 12.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.783     ; 4.339      ;
; 12.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.781     ; 4.341      ;
; 12.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.783     ; 4.339      ;
; 12.827 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.781     ; 4.341      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                                ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.536 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.652     ; 4.811      ;
; 14.541 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.652     ; 4.806      ;
; 14.620 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.652     ; 4.727      ;
; 14.736 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.652     ; 4.611      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.778 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.149      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.783 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.144      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.862 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.065      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.096     ; 4.996      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.096     ; 4.996      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.096     ; 4.996      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.997      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.096     ; 4.996      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.997      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.997      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.997      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.997      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.997      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.997      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.997      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.997      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.997      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.997      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.997      ;
; 14.907 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.997      ;
; 14.908 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.991      ;
; 14.908 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.991      ;
; 14.908 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.991      ;
; 14.908 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.991      ;
; 14.908 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.991      ;
; 14.908 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.991      ;
; 14.908 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.991      ;
; 14.908 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.991      ;
; 14.908 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.991      ;
; 14.908 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.991      ;
; 14.908 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.991      ;
; 14.908 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.991      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[2]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.002      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.002      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.002      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.002      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.002      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.002      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.002      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.995      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.002      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.002      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.002      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.002      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.002      ;
; 14.915 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 5.002      ;
; 14.978 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.675     ; 4.346      ;
; 14.978 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.949      ;
; 14.978 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.949      ;
; 14.978 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.949      ;
; 14.978 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.949      ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.075 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.338      ;
; 2.310 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.476     ; 2.025      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.408 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.671      ;
; 2.632 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.476     ; 2.347      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.811 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.073      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.923 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.185      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 2.999 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.261      ;
; 3.046 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.477     ; 2.760      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.093 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.355      ;
; 3.104 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.366      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.672 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.830     ; 4.113      ;
; 5.672 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.830     ; 4.113      ;
; 5.693 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 4.128      ;
; 5.693 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 4.128      ;
; 5.693 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 4.128      ;
; 5.693 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.836     ; 4.128      ;
; 5.698 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 4.123      ;
; 5.698 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 4.123      ;
; 5.701 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.843     ; 4.129      ;
; 5.701 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.843     ; 4.129      ;
; 5.701 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.843     ; 4.129      ;
; 5.701 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.843     ; 4.129      ;
; 5.701 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.843     ; 4.129      ;
; 5.701 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.843     ; 4.129      ;
; 5.701 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.843     ; 4.129      ;
; 5.701 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.843     ; 4.129      ;
; 5.701 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.843     ; 4.129      ;
; 5.706 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.864     ; 4.113      ;
; 5.706 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.864     ; 4.113      ;
; 5.706 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.864     ; 4.113      ;
; 5.706 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.864     ; 4.113      ;
; 5.706 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.864     ; 4.113      ;
; 5.706 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.864     ; 4.113      ;
; 5.706 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.864     ; 4.113      ;
; 5.706 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.855     ; 4.122      ;
; 5.706 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.855     ; 4.122      ;
; 5.706 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.855     ; 4.122      ;
; 5.706 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.855     ; 4.122      ;
; 5.706 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.855     ; 4.122      ;
; 5.706 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.855     ; 4.122      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 4.130      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 4.130      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 4.130      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 4.130      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 4.130      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 4.130      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 4.123      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 4.123      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 4.123      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 4.123      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 4.123      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 4.130      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 4.123      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 4.130      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 4.123      ;
; 5.722 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 4.123      ;
; 5.727 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 4.128      ;
; 5.727 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 4.128      ;
; 5.727 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 4.128      ;
; 5.727 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 4.128      ;
; 5.727 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 4.128      ;
; 5.757 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.905     ; 4.123      ;
; 5.759 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.900     ; 4.130      ;
; 5.759 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.900     ; 4.130      ;
; 5.759 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.900     ; 4.130      ;
; 5.759 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.900     ; 4.130      ;
; 5.759 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.900     ; 4.130      ;
; 5.759 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.900     ; 4.130      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.241     ; 4.123      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 4.115      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 4.115      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 4.115      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 4.115      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 4.115      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 4.115      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 4.115      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 4.115      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 4.115      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 4.115      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 4.115      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 4.115      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 4.115      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.241     ; 4.123      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.241     ; 4.123      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.241     ; 4.123      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.241     ; 4.123      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.241     ; 4.123      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.241     ; 4.123      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.849     ; 4.119      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.849     ; 4.119      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.849     ; 4.119      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.849     ; 4.119      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.849     ; 4.119      ;
; 5.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.848     ; 4.122      ;
; 5.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.848     ; 4.122      ;
; 5.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.848     ; 4.122      ;
; 5.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.848     ; 4.122      ;
; 5.699 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.848     ; 4.122      ;
; 5.727 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.879     ; 4.119      ;
; 5.727 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.879     ; 4.119      ;
; 5.727 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.879     ; 4.119      ;
; 5.727 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.879     ; 4.119      ;
; 5.727 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.879     ; 4.119      ;
; 5.727 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.879     ; 4.119      ;
; 5.727 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.879     ; 4.119      ;
; 5.734 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.883     ; 4.122      ;
; 5.734 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.883     ; 4.122      ;
; 5.734 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.883     ; 4.122      ;
; 5.734 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.883     ; 4.122      ;
; 5.734 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.883     ; 4.122      ;
; 5.734 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.883     ; 4.122      ;
; 5.734 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.883     ; 4.122      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.250     ; 4.114      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.250     ; 4.114      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.250     ; 4.114      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.250     ; 4.114      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.244     ; 4.120      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.243     ; 4.121      ;
; 6.093 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.243     ; 4.121      ;
; 6.102 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.250     ; 4.123      ;
; 6.102 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.250     ; 4.123      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.253     ; 4.121      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.253     ; 4.121      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.253     ; 4.121      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.253     ; 4.121      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.253     ; 4.121      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.253     ; 4.121      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.253     ; 4.121      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.253     ; 4.121      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.251     ; 4.123      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.251     ; 4.123      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.251     ; 4.123      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.251     ; 4.123      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.251     ; 4.123      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.251     ; 4.123      ;
; 6.103 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.251     ; 4.123      ;
; 6.104 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.252     ; 4.123      ;
; 6.104 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.252     ; 4.123      ;
; 6.104 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.252     ; 4.123      ;
; 6.104 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.252     ; 4.123      ;
; 6.104 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.252     ; 4.123      ;
; 6.104 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.252     ; 4.123      ;
; 6.104 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.252     ; 4.123      ;
; 6.104 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.252     ; 4.123      ;
; 6.104 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.252     ; 4.123      ;
; 6.104 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.252     ; 4.123      ;
; 6.104 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.252     ; 4.123      ;
; 6.104 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.252     ; 4.123      ;
; 6.106 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.259     ; 4.118      ;
; 6.172 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.994     ; 4.479      ;
; 6.182 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.003     ; 4.480      ;
; 6.208 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.999     ; 4.477      ;
; 6.208 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.999     ; 4.477      ;
; 6.208 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.999     ; 4.477      ;
; 6.208 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.999     ; 4.477      ;
; 6.208 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.999     ; 4.477      ;
; 6.208 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.999     ; 4.477      ;
; 6.208 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.999     ; 4.477      ;
; 6.208 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.999     ; 4.477      ;
; 6.208 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.999     ; 4.477      ;
; 6.208 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.999     ; 4.477      ;
; 6.208 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.999     ; 4.477      ;
; 6.208 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.999     ; 4.477      ;
; 6.208 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.999     ; 4.477      ;
; 6.218 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.008     ; 4.478      ;
; 6.218 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.008     ; 4.478      ;
; 6.218 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.008     ; 4.478      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|mDATAOUT[23]                                                                                                                                                         ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 4.697 ; 4.915        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;
; 4.697 ; 4.915        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;
; 4.697 ; 4.915        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;
; 4.697 ; 4.915        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;
; 4.697 ; 4.915        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;
; 4.697 ; 4.915        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;
; 4.697 ; 4.915        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;
; 4.697 ; 4.915        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|mDATAOUT[24]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|mDATAOUT[27]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|mDATAOUT[6]                                                                                                                                                          ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|DQM[1]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|DQM[3]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|PM_STOP                                                                                                                                                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|RAS_N                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|SA[0]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|SA[1]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|SA[2]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|SA[3]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|SA[4]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|SA[5]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|SA[7]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|SA[8]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.650 ; 9.836        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[0]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[10]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[11]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[12]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[13]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[14]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[15]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[16]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[17]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[18]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[19]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[1]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[20]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[21]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[22]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[23]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[24]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[2]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[3]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[4]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[5]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[6]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[7]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[8]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[9]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[0]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[1]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[2]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[3]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[10]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[11]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[12]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[13]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[14]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[15]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[2]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[3]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[4]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[5]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[6]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[7]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[8]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[9]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[16]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[17]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[18]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[19]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[20]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[21]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[22]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[23]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[24]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[25]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[26]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[27]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[28]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[29]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[30]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[31]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_0                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]             ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]             ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]             ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]             ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]             ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]             ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]              ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[0]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[10]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[11]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[12]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[13]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[14]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[15]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[1]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[2]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[3]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[4]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[5]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[6]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[7]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[8]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[9]                         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_1                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_2                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_3                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_4                          ;
; 9.796 ; 9.796        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u1|mI2C_CTRL_CLK|clk                           ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.682 ; 19.900       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|oVGA_B[2]                                                                                                                                                          ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|oVGA_B[3]                                                                                                                                                          ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|oVGA_B[4]                                                                                                                                                          ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|oVGA_B[9]                                                                                                                                                          ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|oVGA_G[5]                                                                                                                                                          ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|oVGA_G[6]                                                                                                                                                          ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|oVGA_G[9]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|V_Cont[0]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|V_Cont[10]                                                                                                                                                         ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|V_Cont[11]                                                                                                                                                         ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|V_Cont[12]                                                                                                                                                         ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|V_Cont[1]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|V_Cont[2]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|V_Cont[3]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|V_Cont[4]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|V_Cont[5]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|V_Cont[6]                                                                                                                                                          ;
; 19.748 ; 19.934       ; 0.186          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u9|V_Cont[7]                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.918 ; 5.346 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.918 ; 5.346 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.673 ; 3.910 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.673 ; 3.910 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.468 ; 5.834 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.940 ; 5.291 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.642 ; 4.971 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.040 ; 5.386 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.981 ; 5.327 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.739 ; 5.103 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.699 ; 5.029 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.609 ; 4.944 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.867 ; 5.248 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.122 ; 5.470 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.468 ; 5.834 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.693 ; 5.043 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.986 ; 5.308 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.951 ; 5.275 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.215 ; 4.539 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.729 ; 5.088 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.564 ; 4.900 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.915 ; 5.249 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.548 ; 4.885 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.197 ; 4.533 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.555 ; 4.902 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.932 ; 5.262 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.969 ; 5.303 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.646 ; 4.979 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.833 ; 5.120 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.647 ; 5.001 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.840 ; 5.152 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 6.813 ; 7.068 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.813 ; 7.068 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.735 ; -3.051 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.735 ; -3.051 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -2.040 ; -2.354 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -2.040 ; -2.354 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -3.425 ; -3.742 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -4.171 ; -4.501 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.885 ; -4.196 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -4.281 ; -4.615 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -4.212 ; -4.537 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.978 ; -4.322 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.939 ; -4.250 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.853 ; -4.169 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -4.115 ; -4.483 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -4.362 ; -4.697 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.692 ; -5.045 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.935 ; -4.265 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -4.216 ; -4.519 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -4.182 ; -4.487 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.475 ; -3.780 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.983 ; -4.329 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.810 ; -4.126 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -4.147 ; -4.462 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.794 ; -4.112 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.425 ; -3.742 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.801 ; -4.127 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -4.163 ; -4.473 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -4.199 ; -4.514 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.888 ; -4.201 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -4.066 ; -4.336 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -3.889 ; -4.223 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -4.076 ; -4.369 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -4.439 ; -4.738 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -4.439 ; -4.738 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 8.691  ; 8.498  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.562  ; 7.352  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 7.678  ; 7.462  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 5.078  ; 4.888  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 6.537  ; 6.344  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.875  ; 5.787  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 6.711  ; 6.483  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.306  ; 5.167  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.105  ; 5.000  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.321  ; 6.134  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 7.518  ; 7.265  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 7.670  ; 7.460  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 7.227  ; 6.962  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.976  ; 5.692  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 7.678  ; 7.462  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 7.201  ; 6.893  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 7.201  ; 6.893  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.982  ; 5.649  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.994  ; 4.867  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 7.656  ; 7.444  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.708  ; 4.595  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 10.677 ; 10.379 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.451  ; 7.382  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 7.578  ; 7.390  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.031  ; 7.710  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 7.740  ; 7.453  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.989  ; 6.768  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 8.623  ; 8.176  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.928  ; 6.778  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 8.643  ; 8.380  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.063  ; 6.966  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.325  ; 7.915  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.976  ; 6.851  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 9.965  ; 9.648  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 7.936  ; 7.546  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.726  ; 7.404  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 7.413  ; 7.309  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 8.524  ; 8.068  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.610  ; 7.451  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 10.111 ; 9.806  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 8.885  ; 8.569  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.664  ; 7.592  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.486  ; 7.313  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.341  ; 7.208  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 8.797  ; 8.721  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 10.677 ; 10.379 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.795  ; 6.747  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.337  ; 7.104  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 8.440  ; 8.231  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 8.309  ; 8.138  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 8.290  ; 7.983  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.529  ; 7.392  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.609  ; 7.384  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.473  ; 6.287  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 7.624  ; 7.270  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 6.184  ; 5.768  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 7.624  ; 7.270  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 6.806  ; 6.470  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.941  ; 4.859  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.525  ; 5.320  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.606  ; 6.233  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.370 ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.533 ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.662  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.498  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.960  ; 5.713  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.949  ; 4.729  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.902  ; 4.668  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.259  ; 5.042  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.960  ; 5.713  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.231  ; 4.092  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.560  ; 4.412  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.654  ; 5.459  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.484  ; 4.337  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.786  ; 4.652  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 7.044  ; 6.740  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.791  ; 5.655  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.434  ; 5.271  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 7.044  ; 6.740  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.464  ; 5.235  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.687  ; 4.621  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.793  ; 5.623  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.737  ; 5.476  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.799  ; 4.655  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 5.023  ; 4.859  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 7.068  ; 6.765  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 6.134  ; 5.884  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.937  ; 4.849  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.162  ; 6.015  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 6.101  ; 5.943  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.857  ; 5.702  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.600  ; 4.478  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.636  ; 5.550  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 7.068  ; 6.765  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 4.718  ; 4.523  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 8.365  ; 8.175  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.283  ; 7.078  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 4.471  ; 4.285  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.471  ; 4.285  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.872  ; 5.682  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.233  ; 5.145  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 6.041  ; 5.817  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.691  ; 4.552  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.497  ; 4.392  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.662  ; 5.478  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.810  ; 6.564  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 6.960  ; 6.754  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.535  ; 6.276  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.331  ; 5.055  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 6.969  ; 6.756  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.340  ; 5.014  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.506  ; 6.207  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.340  ; 5.014  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.391  ; 4.265  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 6.948  ; 6.739  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.118  ; 4.004  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.318  ; 5.109  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.961  ; 5.756  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.422  ; 5.239  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.597  ; 6.266  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.318  ; 6.017  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 5.906  ; 5.655  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 7.034  ; 6.549  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 5.383  ; 5.177  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.411  ; 7.118  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.326  ; 5.109  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.622  ; 6.223  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.335  ; 5.133  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 8.286  ; 7.988  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.433  ; 6.046  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.314  ; 5.988  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 5.638  ; 5.418  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.077  ; 6.623  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.201  ; 5.923  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.633  ; 8.284  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.227  ; 6.843  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.241  ; 6.037  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.232  ; 6.005  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.899  ; 5.741  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.118  ; 6.952  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.922  ; 8.542  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.318  ; 5.131  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.191  ; 5.919  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.171  ; 6.941  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.082  ; 6.884  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.017  ; 6.753  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.031  ; 5.758  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.181  ; 5.937  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.480  ; 5.346  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.336  ; 4.254  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 5.534  ; 5.131  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 6.916  ; 6.572  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 6.132  ; 5.804  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.336  ; 4.254  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.901  ; 4.699  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.939  ; 5.577  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.870 ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.029 ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.163  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.003  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.660  ; 3.523  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.348  ; 4.134  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.304  ; 4.076  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.645  ; 4.434  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.319  ; 5.078  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.660  ; 3.523  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.975  ; 3.829  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.024  ; 4.833  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 3.902  ; 3.756  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.190  ; 4.058  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.097  ; 4.030  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.155  ; 5.021  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.812  ; 4.652  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 6.359  ; 6.063  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.841  ; 4.617  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.097  ; 4.030  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.158  ; 4.991  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.103  ; 4.849  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.204  ; 4.062  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 4.417  ; 4.256  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.012  ; 3.891  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.484  ; 5.240  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.335  ; 4.247  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.512  ; 5.367  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.453  ; 5.297  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.218  ; 5.065  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.012  ; 3.891  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.007  ; 4.920  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.381  ; 6.086  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 4.127  ; 3.936  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.750 ;    ;    ; 8.047 ;
; SW[1]      ; LEDR[1]     ; 7.636 ;    ;    ; 7.942 ;
; SW[2]      ; LEDR[2]     ; 7.802 ;    ;    ; 8.028 ;
; SW[3]      ; LEDR[3]     ; 7.641 ;    ;    ; 7.842 ;
; SW[4]      ; LEDR[4]     ; 7.557 ;    ;    ; 7.839 ;
; SW[5]      ; LEDR[5]     ; 7.669 ;    ;    ; 7.990 ;
; SW[6]      ; LEDR[6]     ; 8.028 ;    ;    ; 8.331 ;
; SW[7]      ; LEDR[7]     ; 7.667 ;    ;    ; 7.968 ;
; SW[8]      ; LEDR[8]     ; 7.954 ;    ;    ; 8.257 ;
; SW[9]      ; LEDR[9]     ; 8.769 ;    ;    ; 9.111 ;
; SW[10]     ; LEDR[10]    ; 8.324 ;    ;    ; 8.645 ;
; SW[11]     ; LEDR[11]    ; 8.283 ;    ;    ; 8.586 ;
; SW[12]     ; LEDR[12]    ; 8.219 ;    ;    ; 8.484 ;
; SW[13]     ; LEDR[13]    ; 7.965 ;    ;    ; 8.285 ;
; SW[14]     ; LEDR[14]    ; 8.015 ;    ;    ; 8.351 ;
; SW[15]     ; LEDR[15]    ; 9.440 ;    ;    ; 9.814 ;
; SW[16]     ; LEDR[16]    ; 7.950 ;    ;    ; 8.261 ;
; SW[17]     ; LEDR[17]    ; 7.953 ;    ;    ; 8.278 ;
; UART_RXD   ; UART_TXD    ; 7.987 ;    ;    ; 7.872 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.471 ;    ;    ; 7.754 ;
; SW[1]      ; LEDR[1]     ; 7.359 ;    ;    ; 7.651 ;
; SW[2]      ; LEDR[2]     ; 7.519 ;    ;    ; 7.734 ;
; SW[3]      ; LEDR[3]     ; 7.365 ;    ;    ; 7.555 ;
; SW[4]      ; LEDR[4]     ; 7.283 ;    ;    ; 7.552 ;
; SW[5]      ; LEDR[5]     ; 7.391 ;    ;    ; 7.697 ;
; SW[6]      ; LEDR[6]     ; 7.737 ;    ;    ; 8.025 ;
; SW[7]      ; LEDR[7]     ; 7.390 ;    ;    ; 7.677 ;
; SW[8]      ; LEDR[8]     ; 7.664 ;    ;    ; 7.952 ;
; SW[9]      ; LEDR[9]     ; 8.495 ;    ;    ; 8.822 ;
; SW[10]     ; LEDR[10]    ; 8.019 ;    ;    ; 8.324 ;
; SW[11]     ; LEDR[11]    ; 7.980 ;    ;    ; 8.268 ;
; SW[12]     ; LEDR[12]    ; 7.918 ;    ;    ; 8.170 ;
; SW[13]     ; LEDR[13]    ; 7.674 ;    ;    ; 7.979 ;
; SW[14]     ; LEDR[14]    ; 7.722 ;    ;    ; 8.042 ;
; SW[15]     ; LEDR[15]    ; 9.137 ;    ;    ; 9.495 ;
; SW[16]     ; LEDR[16]    ; 7.659 ;    ;    ; 7.955 ;
; SW[17]     ; LEDR[17]    ; 7.662 ;    ;    ; 7.971 ;
; UART_RXD   ; UART_TXD    ; 7.761 ;    ;    ; 7.638 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 6.067 ; 5.902 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.651 ; 6.486 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.421 ; 6.256 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.067 ; 5.902 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.437 ; 6.272 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.067 ; 5.902 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.424 ; 6.259 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.424 ; 6.259 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.761 ; 6.596 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.774 ; 6.609 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.774 ; 6.609 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.440 ; 6.275 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 7.157 ; 6.992 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.440 ; 6.275 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.782 ; 6.617 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 7.016 ; 6.886 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.774 ; 6.609 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.582 ; 6.417 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.777 ; 6.612 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.711 ; 6.546 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.738 ; 6.573 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.738 ; 6.573 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 7.099 ; 6.934 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.582 ; 6.417 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.754 ; 6.589 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.774 ; 6.609 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.591 ; 6.426 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.591 ; 6.426 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.591 ; 6.426 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.761 ; 6.596 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.798 ; 6.633 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.761 ; 6.596 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 7.075 ; 6.910 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.442 ; 5.277 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.003 ; 5.838 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.782 ; 5.617 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.442 ; 5.277 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.798 ; 5.633 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.442 ; 5.277 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.785 ; 5.620 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.785 ; 5.620 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.109 ; 5.944 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.121 ; 5.956 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.121 ; 5.956 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.801 ; 5.636 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.489 ; 6.324 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.801 ; 5.636 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.129 ; 5.964 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.350 ; 6.220 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.121 ; 5.956 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.937 ; 5.772 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.124 ; 5.959 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.061 ; 5.896 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.087 ; 5.922 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.087 ; 5.922 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.433 ; 6.268 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.937 ; 5.772 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.102 ; 5.937 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.121 ; 5.956 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.945 ; 5.780 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.945 ; 5.780 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.945 ; 5.780 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.109 ; 5.944 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.145 ; 5.980 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.109 ; 5.944 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.410 ; 6.245 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.669     ; 5.834     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.238     ; 6.403     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.012     ; 6.177     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.669     ; 5.834     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.027     ; 6.192     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.669     ; 5.834     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.016     ; 6.181     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.016     ; 6.181     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.368     ; 6.533     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.363     ; 6.528     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.363     ; 6.528     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.033     ; 6.198     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.734     ; 6.899     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.033     ; 6.198     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.373     ; 6.538     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.627     ; 6.757     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.363     ; 6.528     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.157     ; 6.322     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.379     ; 6.544     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.310     ; 6.475     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.341     ; 6.506     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.341     ; 6.506     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.696     ; 6.861     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.157     ; 6.322     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.357     ; 6.522     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.363     ; 6.528     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.154     ; 6.319     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.154     ; 6.319     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.154     ; 6.319     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.368     ; 6.533     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.408     ; 6.573     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.368     ; 6.533     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.665     ; 6.830     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.054     ; 5.219     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.600     ; 5.765     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.383     ; 5.548     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.054     ; 5.219     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.398     ; 5.563     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.054     ; 5.219     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.387     ; 5.552     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.387     ; 5.552     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.725     ; 5.890     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.720     ; 5.885     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.720     ; 5.885     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.404     ; 5.569     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.076     ; 6.241     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.404     ; 5.569     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.729     ; 5.894     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.971     ; 6.101     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.720     ; 5.885     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.522     ; 5.687     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.735     ; 5.900     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.669     ; 5.834     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.699     ; 5.864     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.699     ; 5.864     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.040     ; 6.205     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.522     ; 5.687     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.714     ; 5.879     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.720     ; 5.885     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.519     ; 5.684     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.519     ; 5.684     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.519     ; 5.684     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.725     ; 5.890     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.763     ; 5.928     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.725     ; 5.890     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.010     ; 6.175     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.721 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                  ; Synchronization Node                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.721                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 9.025        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 5.696        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.770                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 8.889        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 5.881        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 14.942                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 8.879        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 6.063        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.053                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 9.084        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 5.969        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.212                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 9.025        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.187        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.326                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 8.845        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.481        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.376                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 8.852        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.524        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.399                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 8.887        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 6.512        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.437                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 8.657        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 6.780        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.527                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 9.057        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 6.470        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.572                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 8.908        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 6.664        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.713                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 9.041        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.672        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.717                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.877        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.840        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.751                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.025        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.726        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.768                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 8.887        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 6.881        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.780                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 9.025        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.755        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.811                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 8.853        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.958        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.853                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 8.887        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 6.966        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.878                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 8.911        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 6.967        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.928                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 9.044        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.884        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.941                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 9.058        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 6.883        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.963                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 9.083        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 6.880        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.993                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 8.897        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 7.096        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.004                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 8.905        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 7.099        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.005                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 8.889        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 7.116        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.026                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.854        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 7.172        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.062                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 9.059        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 7.003        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.088                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 9.056        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 7.032        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.117                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 8.882        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 7.235        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.171                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 8.924        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 7.247        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.191                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 9.041        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 7.150        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.259                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.096        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 7.163        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.292                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.925        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 7.367        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.363                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 9.081        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 7.282        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.573                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 8.889        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 7.684        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.716                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.899        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 7.817        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.590                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.886       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 36.704       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.593                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 38.889       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 36.704       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.636                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 38.885       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 36.751       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.664                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.910       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.754       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.683                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.042       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.641       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.697                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.056       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 36.641       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.702                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.683       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.019       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.746                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.058       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 36.688       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.749                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.058       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.691       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.762                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.910       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 36.852       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.780                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.880       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 36.900       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.849                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.060       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.789       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.860                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.888       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.972       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.894                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.058       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.836       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.967                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.060       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.907       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 76.037                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.080       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.957       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 76.570                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.886       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.684       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 76.680                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.044       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.636       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u5|altpll_component|auto_generated|pll1|clk[0] ; 5.813  ; 0.000         ;
; CLOCK2_50                                      ; 17.147 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; 17.550 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.114 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.122 ; 0.000         ;
; CLOCK2_50                                      ; 0.146 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u5|altpll_component|auto_generated|pll1|clk[0] ; 5.447  ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; 15.211 ; 0.000         ;
; CLOCK2_50                                      ; 16.836 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.093 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[0] ; 3.377 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; 3.387 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u5|altpll_component|auto_generated|pll1|clk[0] ; 4.757  ; 0.000         ;
; CLOCK2_50                                      ; 9.270  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; 19.759 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.813 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[18]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 2.358      ;
; 5.813 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[22]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 2.358      ;
; 5.813 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[13]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 2.358      ;
; 5.813 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[20]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 2.358      ;
; 5.896 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[21]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.764     ; 2.277      ;
; 5.953 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[16]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.764     ; 2.220      ;
; 5.953 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[19]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.764     ; 2.220      ;
; 5.972 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[5]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 2.205      ;
; 5.972 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[6]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 2.205      ;
; 5.972 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[7]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 2.205      ;
; 5.977 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[11]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 2.200      ;
; 5.977 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[14]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 2.200      ;
; 5.977 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[17]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 2.200      ;
; 6.087 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[8]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.089      ;
; 6.087 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[9]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.089      ;
; 6.087 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[10]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.089      ;
; 6.087 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[4]   ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.089      ;
; 6.087 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[12]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.089      ;
; 6.087 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mADDR[15]  ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.089      ;
; 6.228 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|WR_MASK[1] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 1.948      ;
; 6.228 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|WR_MASK[0] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 1.948      ;
; 6.228 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mWR        ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 1.948      ;
; 6.251 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|RD_MASK[0] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 1.925      ;
; 6.251 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|RD_MASK[1] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 1.925      ;
; 6.251 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mRD        ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 1.925      ;
; 6.398 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u6|mLENGTH[6] ; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 1.778      ;
; 6.557 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.275     ; 3.155      ;
; 6.557 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.275     ; 3.155      ;
; 6.557 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.275     ; 3.155      ;
; 6.557 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.275     ; 3.155      ;
; 6.591 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.318      ;
; 6.591 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.318      ;
; 6.591 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.318      ;
; 6.591 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.318      ;
; 6.635 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.296      ;
; 6.635 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.296      ;
; 6.635 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.296      ;
; 6.635 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.296      ;
; 6.638 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.275     ; 3.074      ;
; 6.638 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.275     ; 3.074      ;
; 6.638 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.275     ; 3.074      ;
; 6.638 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.275     ; 3.074      ;
; 6.640 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 3.083      ;
; 6.640 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 3.083      ;
; 6.640 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 3.083      ;
; 6.640 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 3.083      ;
; 6.646 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[21]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.273     ; 3.068      ;
; 6.664 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.257      ;
; 6.664 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.257      ;
; 6.664 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.257      ;
; 6.664 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.257      ;
; 6.667 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.275     ; 3.045      ;
; 6.667 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.275     ; 3.045      ;
; 6.667 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.275     ; 3.045      ;
; 6.667 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]  ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.275     ; 3.045      ;
; 6.675 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[5]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.252      ;
; 6.675 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.260      ;
; 6.675 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.260      ;
; 6.675 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.260      ;
; 6.675 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.260      ;
; 6.678 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[6]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.249      ;
; 6.679 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.256      ;
; 6.679 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.256      ;
; 6.679 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.256      ;
; 6.679 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.256      ;
; 6.680 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[21]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.231      ;
; 6.682 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[16]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.273     ; 3.032      ;
; 6.682 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[19]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.273     ; 3.032      ;
; 6.682 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.249      ;
; 6.682 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.249      ;
; 6.682 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.249      ;
; 6.682 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.249      ;
; 6.683 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[17]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.244      ;
; 6.683 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u6|mADDR[18]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.253      ;
; 6.683 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u6|mADDR[22]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.253      ;
; 6.683 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u6|mADDR[13]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.253      ;
; 6.683 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u6|mADDR[20]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.253      ;
; 6.689 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[5]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.248      ;
; 6.692 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[6]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.245      ;
; 6.694 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[5]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 3.035      ;
; 6.697 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[17]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.240      ;
; 6.697 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[6]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 3.032      ;
; 6.698 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|WR_MASK[1] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.270     ; 3.019      ;
; 6.698 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|WR_MASK[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.270     ; 3.019      ;
; 6.698 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mWR        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.270     ; 3.019      ;
; 6.701 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[7]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.226      ;
; 6.702 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[5]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 3.016      ;
; 6.702 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[6]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 3.016      ;
; 6.702 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[7]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 3.016      ;
; 6.702 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u6|mADDR[17]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 3.027      ;
; 6.711 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[11]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 3.007      ;
; 6.711 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[14]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 3.007      ;
; 6.711 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mADDR[17]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 3.007      ;
; 6.715 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|RD_MASK[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.270     ; 3.002      ;
; 6.715 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|RD_MASK[1] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.270     ; 3.002      ;
; 6.715 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u6|mRD        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.270     ; 3.002      ;
; 6.715 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[7]   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.222      ;
; 6.716 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[16]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.195      ;
; 6.716 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]  ; Sdram_Control:u6|mADDR[19]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.195      ;
; 6.718 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u6|mADDR[21]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.215      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                     ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.147 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.810      ;
; 17.148 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.809      ;
; 17.211 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.746      ;
; 17.274 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.686      ;
; 17.274 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.686      ;
; 17.274 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.686      ;
; 17.274 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.686      ;
; 17.274 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.686      ;
; 17.274 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.686      ;
; 17.274 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.686      ;
; 17.274 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.686      ;
; 17.274 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.686      ;
; 17.274 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.686      ;
; 17.274 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.686      ;
; 17.274 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.686      ;
; 17.274 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.686      ;
; 17.275 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.685      ;
; 17.275 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.685      ;
; 17.275 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.685      ;
; 17.275 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.685      ;
; 17.275 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.685      ;
; 17.275 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.685      ;
; 17.275 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.685      ;
; 17.275 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.685      ;
; 17.275 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.685      ;
; 17.275 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.685      ;
; 17.275 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.685      ;
; 17.275 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.685      ;
; 17.275 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.685      ;
; 17.284 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.030     ; 2.673      ;
; 17.338 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.622      ;
; 17.338 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.622      ;
; 17.338 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.622      ;
; 17.338 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.622      ;
; 17.338 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.622      ;
; 17.338 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.622      ;
; 17.338 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.622      ;
; 17.338 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.622      ;
; 17.338 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.622      ;
; 17.338 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.622      ;
; 17.338 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.622      ;
; 17.338 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.622      ;
; 17.338 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.622      ;
; 17.411 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.411 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.549      ;
; 17.461 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.501      ;
; 17.533 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.412      ;
; 17.552 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.393      ;
; 17.564 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.381      ;
; 17.575 ; I2C_CCD_Config:u1|combo_cnt[5]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.387      ;
; 17.588 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.377      ;
; 17.588 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.377      ;
; 17.588 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.377      ;
; 17.588 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.377      ;
; 17.588 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.377      ;
; 17.588 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.377      ;
; 17.588 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.377      ;
; 17.588 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.377      ;
; 17.588 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.377      ;
; 17.588 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.377      ;
; 17.588 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.377      ;
; 17.588 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.377      ;
; 17.588 ; I2C_CCD_Config:u1|combo_cnt[4]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.377      ;
; 17.618 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.327      ;
; 17.624 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.321      ;
; 17.631 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.314      ;
; 17.636 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.326      ;
; 17.636 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.326      ;
; 17.636 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.309      ;
; 17.639 ; I2C_CCD_Config:u1|combo_cnt[0]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.323      ;
; 17.643 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.302      ;
; 17.643 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.302      ;
; 17.650 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.295      ;
; 17.653 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.292      ;
; 17.661 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.284      ;
; 17.664 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.281      ;
; 17.669 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.276      ;
; 17.670 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.275      ;
; 17.672 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.273      ;
; 17.677 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.268      ;
; 17.680 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.265      ;
; 17.681 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.264      ;
; 17.687 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.258      ;
; 17.688 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.257      ;
; 17.689 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.256      ;
; 17.689 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.256      ;
; 17.691 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.254      ;
; 17.691 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.254      ;
; 17.696 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.249      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 17.550 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.008     ; 2.429      ;
; 17.614 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.173      ; 2.546      ;
; 17.617 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.173      ; 2.543      ;
; 17.631 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.174      ; 2.530      ;
; 17.632 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.174      ; 2.529      ;
; 17.638 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.174      ; 2.523      ;
; 17.689 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.010     ; 2.288      ;
; 17.689 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.010     ; 2.288      ;
; 17.689 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.010     ; 2.288      ;
; 17.689 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.010     ; 2.288      ;
; 17.760 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.174      ; 2.401      ;
; 17.790 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.300      ;
; 17.790 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.300      ;
; 17.790 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.300      ;
; 17.790 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.300      ;
; 17.790 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.300      ;
; 17.790 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.300      ;
; 17.790 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.300      ;
; 17.790 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.300      ;
; 17.790 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.300      ;
; 17.790 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.300      ;
; 17.790 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.300      ;
; 17.790 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.300      ;
; 17.790 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.300      ;
; 17.797 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.173      ; 2.363      ;
; 17.804 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.010     ; 2.173      ;
; 17.804 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.010     ; 2.173      ;
; 17.832 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.012     ; 2.143      ;
; 17.832 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.012     ; 2.143      ;
; 17.832 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.012     ; 2.143      ;
; 17.832 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.012     ; 2.143      ;
; 17.832 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.012     ; 2.143      ;
; 17.832 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.012     ; 2.143      ;
; 17.832 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.012     ; 2.143      ;
; 17.832 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.012     ; 2.143      ;
; 17.856 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.008     ; 2.123      ;
; 17.856 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.008     ; 2.123      ;
; 17.856 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.008     ; 2.123      ;
; 17.856 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.008     ; 2.123      ;
; 17.856 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.008     ; 2.123      ;
; 17.868 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.016     ; 2.103      ;
; 17.874 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.130      ; 2.211      ;
; 17.874 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.130      ; 2.211      ;
; 17.874 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.130      ; 2.211      ;
; 17.874 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.130      ; 2.211      ;
; 17.874 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.130      ; 2.211      ;
; 17.874 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.130      ; 2.211      ;
; 17.874 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.130      ; 2.211      ;
; 17.874 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.130      ; 2.211      ;
; 17.874 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.130      ; 2.211      ;
; 17.874 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.130      ; 2.211      ;
; 17.874 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.130      ; 2.211      ;
; 17.885 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.187      ; 2.289      ;
; 17.885 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.187      ; 2.289      ;
; 17.885 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.187      ; 2.289      ;
; 17.885 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.187      ; 2.289      ;
; 17.885 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.187      ; 2.289      ;
; 17.924 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.173      ; 2.236      ;
; 17.926 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.173      ; 2.234      ;
; 17.940 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.174      ; 2.221      ;
; 17.973 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.135      ; 2.171      ;
; 17.989 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.188      ; 2.186      ;
; 17.989 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.188      ; 2.186      ;
; 17.989 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.188      ; 2.186      ;
; 17.989 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.188      ; 2.186      ;
; 17.989 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.188      ; 2.186      ;
; 17.990 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.174      ; 2.171      ;
; 17.996 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.174      ; 2.165      ;
; 18.012 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.011     ; 1.964      ;
; 18.062 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.130      ; 2.077      ;
; 18.100 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.173      ; 2.060      ;
; 18.103 ; VGA_Controller:u9|oRequest                                                                                                                                ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.173      ; 2.057      ;
; 18.215 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u9|oVGA_B[9]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.224     ; 1.548      ;
; 18.258 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u9|oVGA_B[4]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.224     ; 1.505      ;
; 18.260 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u9|oVGA_B[7]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.218     ; 1.509      ;
; 18.274 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u9|oVGA_B[2]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.224     ; 1.489      ;
; 18.278 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u9|oVGA_B[3]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.224     ; 1.485      ;
; 18.350 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u9|oVGA_G[9]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.224     ; 1.413      ;
; 18.356 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u9|oVGA_G[5]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.224     ; 1.407      ;
; 18.375 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u9|oVGA_G[8]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.218     ; 1.394      ;
; 18.436 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u9|oVGA_G[6]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.224     ; 1.327      ;
; 18.579 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u9|oVGA_B[6]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.218     ; 1.190      ;
; 18.833 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u9|oVGA_B[5]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.182     ; 0.972      ;
; 18.901 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u9|oVGA_G[7]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.182     ; 0.904      ;
; 18.963 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u9|oVGA_R[5]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.177     ; 0.847      ;
; 18.979 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u9|oVGA_R[7]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.177     ; 0.831      ;
; 18.995 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u9|oVGA_R[6]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.177     ; 0.815      ;
; 18.996 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u9|oVGA_R[3]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.177     ; 0.814      ;
; 19.001 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u9|oVGA_R[4]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.177     ; 0.809      ;
; 19.001 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u9|oVGA_R[9]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.177     ; 0.809      ;
; 19.007 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u9|oVGA_B[8]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.182     ; 0.798      ;
; 19.007 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u9|oVGA_R[2]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.177     ; 0.803      ;
; 19.013 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u9|oVGA_R[8]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.177     ; 0.797      ;
; 19.043 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u9|oVGA_G[2]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.177     ; 0.767      ;
; 19.052 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u9|oVGA_G[3]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.177     ; 0.758      ;
; 19.071 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u9|oVGA_G[4]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.177     ; 0.739      ;
; 37.100 ; VGA_Controller:u9|H_Cont[10]                                                                                                                              ; VGA_Controller:u9|oVGA_R[6]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.006      ; 2.893      ;
; 37.101 ; VGA_Controller:u9|H_Cont[10]                                                                                                                              ; VGA_Controller:u9|oVGA_B[5]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.006      ; 2.892      ;
; 37.101 ; VGA_Controller:u9|H_Cont[10]                                                                                                                              ; VGA_Controller:u9|oVGA_G[7]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.006      ; 2.892      ;
; 37.102 ; VGA_Controller:u9|H_Cont[10]                                                                                                                              ; VGA_Controller:u9|oVGA_G[4]                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 0.006      ; 2.891      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.114 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.249      ; 0.467      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.160 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.160 ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.511      ;
; 0.175 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.234      ; 0.513      ;
; 0.192 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.498      ;
; 0.218 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.372      ;
; 0.218 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.372      ;
; 0.232 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 0.401      ;
; 0.238 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.384      ;
; 0.238 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 0.407      ;
; 0.239 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.386      ;
; 0.241 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.387      ;
; 0.242 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.388      ;
; 0.245 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.391      ;
; 0.246 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.392      ;
; 0.246 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.392      ;
; 0.246 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.392      ;
; 0.247 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.393      ;
; 0.248 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.394      ;
; 0.253 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.407      ;
; 0.257 ; VGA_Controller:u9|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.403      ;
; 0.260 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.414      ;
; 0.261 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.415      ;
; 0.261 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.415      ;
; 0.262 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 0.431      ;
; 0.265 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.432      ;
; 0.267 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.434      ;
; 0.272 ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.419      ;
; 0.273 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.414      ;
; 0.273 ; VGA_Controller:u9|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u9|H_Cont[11]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.419      ;
; 0.273 ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u9|oVGA_BLANK                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.420      ;
; 0.274 ; VGA_Controller:u9|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u9|H_Cont[12]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.420      ;
; 0.275 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.429      ;
; 0.275 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u9|H_Cont[10]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.421      ;
; 0.278 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.432      ;
; 0.278 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.432      ;
; 0.279 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 0.448      ;
; 0.279 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.433      ;
; 0.279 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.433      ;
; 0.279 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[1]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[3]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; VGA_Controller:u9|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u9|V_Cont[12]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; VGA_Controller:u9|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u9|V_Cont[11]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[3]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.280 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[5]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[1]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[8]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[2]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; VGA_Controller:u9|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u9|oVGA_BLANK                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.427      ;
; 0.281 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.435      ;
; 0.281 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.435      ;
; 0.281 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[8]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[2]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[6]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[7]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[4]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[4]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.282 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.436      ;
; 0.282 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u9|V_Cont[10]                                                                                                                                                         ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.428      ;
; 0.284 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.430      ;
; 0.284 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.438      ;
; 0.284 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.438      ;
; 0.284 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[9]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.430      ;
; 0.284 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[6]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.430      ;
; 0.284 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[5]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.430      ;
; 0.285 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.439      ;
; 0.285 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[7]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.431      ;
; 0.285 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u9|H_Cont[9]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.431      ;
; 0.286 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.440      ;
; 0.286 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.440      ;
; 0.287 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.441      ;
; 0.289 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.434      ;
; 0.289 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                                          ; VGA_Controller:u9|V_Cont[0]                                                                                                                                                          ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.435      ;
; 0.291 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.445      ;
; 0.292 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.446      ;
; 0.294 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.448      ;
; 0.295 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 0.464      ;
; 0.296 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.463      ;
; 0.297 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.234      ; 0.635      ;
; 0.301 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.455      ;
; 0.308 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.475      ;
; 0.309 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.234      ; 0.647      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.122 ; Sdram_Control:u6|mDATAOUT[3]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.478      ;
; 0.124 ; Sdram_Control:u6|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.479      ;
; 0.129 ; Sdram_Control:u6|mDATAOUT[5]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.487      ;
; 0.137 ; Sdram_Control:u6|mDATAOUT[5]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.140 ; Sdram_Control:u6|mDATAOUT[2]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.152 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.153 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u6|command:u_command|CM_ACK                                                                                                                                             ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u6|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u6|command:u_command|REF_ACK                                                                                                                                            ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u6|command:u_command|oe4                                                                                                                                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|OUT_VALID                                                                                                                                                            ; Sdram_Control:u6|OUT_VALID                                                                                                                                                            ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|mRD_DONE                                                                                                                                                             ; Sdram_Control:u6|mRD_DONE                                                                                                                                                             ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|ST[0]                                                                                                                                                                ; Sdram_Control:u6|ST[0]                                                                                                                                                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|mWR_DONE                                                                                                                                                             ; Sdram_Control:u6|mWR_DONE                                                                                                                                                             ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u6|mLENGTH[6]                                                                                                                                                           ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|Write                                                                                                                                                                ; Sdram_Control:u6|Write                                                                                                                                                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|IN_REQ                                                                                                                                                               ; Sdram_Control:u6|IN_REQ                                                                                                                                                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u6|command:u_command|ex_read                                                                                                                                            ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u6|command:u_command|ex_write                                                                                                                                           ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u6|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u6|command:u_command|do_rw                                                                                                                                              ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u6|command:u_command|rw_flag                                                                                                                                            ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.168 ; Sdram_Control:u6|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u6|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.169 ; Sdram_Control:u6|Read                                                                                                                                                                 ; Sdram_Control:u6|Read                                                                                                                                                                 ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; Sdram_Control:u6|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u6|command:u_command|do_load_mode                                                                                                                                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; Sdram_Control:u6|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u6|command:u_command|do_precharge                                                                                                                                       ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.172 ; Sdram_Control:u6|mDATAOUT[3]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.519      ;
; 0.186 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.332      ;
; 0.188 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.334      ;
; 0.188 ; Sdram_Control:u6|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.544      ;
; 0.222 ; Sdram_Control:u6|mDATAOUT[28]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.570      ;
; 0.226 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.372      ;
; 0.230 ; Sdram_Control:u6|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u6|BA[0]                                                                                                                                                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.376      ;
; 0.232 ; Sdram_Control:u6|mDATAOUT[7]                                                                                                                                                          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.580      ;
; 0.232 ; Sdram_Control:u6|mDATAOUT[21]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.594      ;
; 0.234 ; Sdram_Control:u6|mDATAOUT[14]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.582      ;
; 0.234 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.388      ;
; 0.234 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.388      ;
; 0.234 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.388      ;
; 0.235 ; Sdram_Control:u6|mDATAOUT[11]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.588      ;
; 0.235 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.379      ;
; 0.236 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.380      ;
; 0.237 ; Sdram_Control:u6|command:u_command|rw_shift[1]                                                                                                                                        ; Sdram_Control:u6|command:u_command|rw_shift[0]                                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.237 ; Sdram_Control:u6|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u6|command:u_command|do_rw                                                                                                                                              ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.237 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.237 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.237 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.381      ;
; 0.238 ; Sdram_Control:u6|mDATAOUT[21]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.591      ;
; 0.239 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.385      ;
; 0.241 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.586      ;
; 0.241 ; Sdram_Control:u6|mDATAOUT[24]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.602      ;
; 0.241 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
; 0.242 ; Sdram_Control:u6|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u6|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.389      ;
; 0.242 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.587      ;
; 0.242 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.391      ;
; 0.242 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.386      ;
; 0.243 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.243 ; Sdram_Control:u6|mDATAOUT[12]                                                                                                                                                         ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.601      ;
; 0.243 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.392      ;
; 0.243 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.244 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.398      ;
; 0.246 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.390      ;
; 0.247 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.247 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.247 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.146 ; Reset_Delay:u0|oRST_0                    ; Reset_Delay:u0|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 0.307      ;
; 0.158 ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 0.307      ;
; 0.161 ; Reset_Delay:u0|oRST_2                    ; Reset_Delay:u0|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Reset_Delay:u0|oRST_3                    ; Reset_Delay:u0|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; Reset_Delay:u0|oRST_4                    ; Reset_Delay:u0|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; I2C_CCD_Config:u1|senosr_exposure[2]     ; I2C_CCD_Config:u1|senosr_exposure[2]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.168 ; Reset_Delay:u0|Cont[0]                   ; Reset_Delay:u0|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.169 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.314      ;
; 0.180 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.325      ;
; 0.242 ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.387      ;
; 0.244 ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.389      ;
; 0.268 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.414      ;
; 0.271 ; Reset_Delay:u0|Cont[6]                   ; Reset_Delay:u0|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.417      ;
; 0.271 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.416      ;
; 0.272 ; I2C_CCD_Config:u1|combo_cnt[13]          ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.272 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.273 ; Reset_Delay:u0|Cont[4]                   ; Reset_Delay:u0|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.273 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.273 ; I2C_CCD_Config:u1|combo_cnt[15]          ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.273 ; I2C_CCD_Config:u1|combo_cnt[12]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.273 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.273 ; I2C_CCD_Config:u1|combo_cnt[1]           ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.273 ; I2C_CCD_Config:u1|combo_cnt[2]           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.273 ; I2C_CCD_Config:u1|combo_cnt[10]          ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.274 ; Reset_Delay:u0|Cont[5]                   ; Reset_Delay:u0|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.274 ; Reset_Delay:u0|Cont[7]                   ; Reset_Delay:u0|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.274 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.274 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.274 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.274 ; I2C_CCD_Config:u1|combo_cnt[14]          ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.274 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.274 ; I2C_CCD_Config:u1|combo_cnt[6]           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.274 ; I2C_CCD_Config:u1|combo_cnt[3]           ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.275 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.275 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.275 ; I2C_CCD_Config:u1|combo_cnt[8]           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.276 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.421      ;
; 0.278 ; Reset_Delay:u0|Cont[15]                  ; Reset_Delay:u0|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.278 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.279 ; Reset_Delay:u0|Cont[31]                  ; Reset_Delay:u0|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; Reset_Delay:u0|Cont[22]                  ; Reset_Delay:u0|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; Reset_Delay:u0|Cont[13]                  ; Reset_Delay:u0|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; Reset_Delay:u0|Cont[14]                  ; Reset_Delay:u0|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; Reset_Delay:u0|Cont[16]                  ; Reset_Delay:u0|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; Reset_Delay:u0|Cont[8]                   ; Reset_Delay:u0|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; Reset_Delay:u0|Cont[3]                   ; Reset_Delay:u0|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; Reset_Delay:u0|Cont[2]                   ; Reset_Delay:u0|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.279 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.280 ; Reset_Delay:u0|Cont[24]                  ; Reset_Delay:u0|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Reset_Delay:u0|Cont[30]                  ; Reset_Delay:u0|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Reset_Delay:u0|Cont[29]                  ; Reset_Delay:u0|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Reset_Delay:u0|Cont[21]                  ; Reset_Delay:u0|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Reset_Delay:u0|Cont[20]                  ; Reset_Delay:u0|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Reset_Delay:u0|Cont[27]                  ; Reset_Delay:u0|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Reset_Delay:u0|Cont[12]                  ; Reset_Delay:u0|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Reset_Delay:u0|Cont[19]                  ; Reset_Delay:u0|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Reset_Delay:u0|Cont[18]                  ; Reset_Delay:u0|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Reset_Delay:u0|Cont[17]                  ; Reset_Delay:u0|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Reset_Delay:u0|Cont[11]                  ; Reset_Delay:u0|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; Reset_Delay:u0|Cont[10]                  ; Reset_Delay:u0|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.280 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.281 ; Reset_Delay:u0|Cont[23]                  ; Reset_Delay:u0|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; Reset_Delay:u0|Cont[28]                  ; Reset_Delay:u0|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; Reset_Delay:u0|Cont[26]                  ; Reset_Delay:u0|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; Reset_Delay:u0|Cont[25]                  ; Reset_Delay:u0|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; Reset_Delay:u0|Cont[9]                   ; Reset_Delay:u0|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.281 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.282 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.427      ;
; 0.282 ; I2C_CCD_Config:u1|combo_cnt[4]           ; I2C_CCD_Config:u1|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.427      ;
; 0.282 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.428      ;
; 0.282 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.428      ;
; 0.285 ; Reset_Delay:u0|Cont[1]                   ; Reset_Delay:u0|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.431      ;
; 0.286 ; I2C_CCD_Config:u1|combo_cnt[0]           ; I2C_CCD_Config:u1|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.431      ;
; 0.354 ; Reset_Delay:u0|Cont[0]                   ; Reset_Delay:u0|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.500      ;
; 0.415 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.565      ;
; 0.417 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.563      ;
; 0.420 ; Reset_Delay:u0|Cont[6]                   ; Reset_Delay:u0|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.566      ;
; 0.421 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.421 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.421 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.421 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.421 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.421 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.421 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.421 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.421 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.421 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.421 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.421 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.421 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.421 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.566      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.833      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.447 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.836      ;
; 5.483 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 2.851      ;
; 5.483 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.854      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.525 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.645      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.647      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.647      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.647      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.647      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.638      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.638      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.638      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.638      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.638      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.638      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.647      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.638      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.647      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.638      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.647      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.638      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.647      ;
; 5.527 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.638      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.211 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_R[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.750     ; 2.976      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oRequest                                                                                                                                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.786     ; 2.933      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.927      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.927      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.927      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.786     ; 2.933      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.786     ; 2.933      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_B[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.927      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_BLANK                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.786     ; 2.933      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|mVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.786     ; 2.933      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|mVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.786     ; 2.933      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.927      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.927      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.786     ; 2.933      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_G[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.927      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.786     ; 2.933      ;
; 15.218 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|oVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.786     ; 2.933      ;
; 15.219 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.926      ;
; 15.219 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.926      ;
; 15.219 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.926      ;
; 15.219 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.926      ;
; 15.219 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.926      ;
; 15.219 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.926      ;
; 15.219 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.926      ;
; 15.219 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.926      ;
; 15.219 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.926      ;
; 15.219 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.926      ;
; 15.219 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.926      ;
; 15.219 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.926      ;
; 15.219 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|V_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.792     ; 2.926      ;
; 15.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.798     ; 2.919      ;
; 15.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.798     ; 2.919      ;
; 15.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.798     ; 2.919      ;
; 15.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.798     ; 2.919      ;
; 15.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.798     ; 2.919      ;
; 15.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.798     ; 2.919      ;
; 15.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.798     ; 2.919      ;
; 15.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.798     ; 2.919      ;
; 15.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.798     ; 2.919      ;
; 15.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.798     ; 2.919      ;
; 15.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.798     ; 2.919      ;
; 15.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.798     ; 2.919      ;
; 15.220 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u9|H_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.798     ; 2.919      ;
; 15.459 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.611     ; 2.835      ;
; 15.459 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.611     ; 2.835      ;
; 15.459 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.611     ; 2.835      ;
; 15.459 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.611     ; 2.835      ;
; 15.459 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.611     ; 2.835      ;
; 15.459 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.611     ; 2.835      ;
; 15.459 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.611     ; 2.835      ;
; 15.459 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.611     ; 2.835      ;
; 15.459 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.611     ; 2.835      ;
; 15.459 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.611     ; 2.835      ;
; 15.459 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.611     ; 2.835      ;
; 15.466 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.833      ;
; 15.466 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.833      ;
; 15.466 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.833      ;
; 15.466 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.833      ;
; 15.466 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.833      ;
; 15.466 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.833      ;
; 15.466 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.833      ;
; 15.466 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.833      ;
; 15.466 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.833      ;
; 15.466 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.833      ;
; 15.466 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.833      ;
; 15.466 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.833      ;
; 15.466 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.833      ;
; 15.495 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.611     ; 2.853      ;
; 15.502 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.851      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.645      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.645      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.645      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.645      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.645      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.645      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.645      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.753     ; 2.645      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.646      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.646      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.646      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.646      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.646      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.646      ;
; 15.539 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.646      ;
; 15.540 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.645      ;
; 15.540 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.645      ;
; 15.540 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.752     ; 2.645      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                                ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.836 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.413     ; 2.738      ;
; 16.837 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.413     ; 2.737      ;
; 16.900 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.413     ; 2.674      ;
; 16.954 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.967      ;
; 16.954 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.967      ;
; 16.954 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.967      ;
; 16.954 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 2.967      ;
; 16.955 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 2.967      ;
; 16.955 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 2.967      ;
; 16.955 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 2.967      ;
; 16.955 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 2.967      ;
; 16.955 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 2.967      ;
; 16.955 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 2.967      ;
; 16.955 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 2.967      ;
; 16.955 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 2.967      ;
; 16.955 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 2.967      ;
; 16.955 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 2.967      ;
; 16.955 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 2.967      ;
; 16.955 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 2.967      ;
; 16.955 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 2.967      ;
; 16.956 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.961      ;
; 16.956 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.961      ;
; 16.956 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.961      ;
; 16.956 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.961      ;
; 16.956 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.961      ;
; 16.956 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.961      ;
; 16.956 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.961      ;
; 16.956 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.961      ;
; 16.956 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.961      ;
; 16.956 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.961      ;
; 16.956 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.961      ;
; 16.956 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 2.961      ;
; 16.957 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[2]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 2.979      ;
; 16.957 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 2.979      ;
; 16.957 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 2.979      ;
; 16.957 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 2.979      ;
; 16.957 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 2.979      ;
; 16.957 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 2.979      ;
; 16.957 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 2.979      ;
; 16.957 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 2.979      ;
; 16.957 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 2.979      ;
; 16.957 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 2.979      ;
; 16.957 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 2.979      ;
; 16.957 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 2.979      ;
; 16.957 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 2.979      ;
; 16.958 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 2.975      ;
; 16.973 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.413     ; 2.601      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.002 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.948      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.003 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.947      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.066 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.884      ;
; 17.113 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.437     ; 2.437      ;
; 17.139 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.811      ;
; 17.139 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.811      ;
; 17.139 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.811      ;
; 17.139 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.811      ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.093 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.244      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.234 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.385      ;
; 1.271 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.307     ; 1.068      ;
; 1.412 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.307     ; 1.209      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.509 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.659      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.558 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.708      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.593 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.743      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.602 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.752      ;
; 1.652 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.802      ;
; 1.652 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.802      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.377 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.222     ; 2.339      ;
; 3.377 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.222     ; 2.339      ;
; 3.387 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.225     ; 2.346      ;
; 3.387 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.225     ; 2.346      ;
; 3.390 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.230     ; 2.344      ;
; 3.390 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.230     ; 2.344      ;
; 3.390 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.230     ; 2.344      ;
; 3.390 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.230     ; 2.344      ;
; 3.392 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 2.339      ;
; 3.392 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 2.339      ;
; 3.392 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 2.339      ;
; 3.392 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 2.339      ;
; 3.392 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 2.339      ;
; 3.392 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 2.339      ;
; 3.392 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 2.339      ;
; 3.392 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.230     ; 2.346      ;
; 3.392 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.230     ; 2.346      ;
; 3.392 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.230     ; 2.346      ;
; 3.392 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.230     ; 2.346      ;
; 3.392 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.230     ; 2.346      ;
; 3.392 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.230     ; 2.346      ;
; 3.396 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.236     ; 2.344      ;
; 3.396 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.236     ; 2.344      ;
; 3.396 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.236     ; 2.344      ;
; 3.396 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.236     ; 2.344      ;
; 3.396 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.236     ; 2.344      ;
; 3.396 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.236     ; 2.344      ;
; 3.396 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.236     ; 2.344      ;
; 3.396 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.236     ; 2.344      ;
; 3.396 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.236     ; 2.344      ;
; 3.401 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.344      ;
; 3.401 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.344      ;
; 3.401 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.344      ;
; 3.401 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.344      ;
; 3.401 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.344      ;
; 3.401 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.344      ;
; 3.401 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.344      ;
; 3.401 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.344      ;
; 3.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.345      ;
; 3.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.345      ;
; 3.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.345      ;
; 3.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.345      ;
; 3.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.345      ;
; 3.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.345      ;
; 3.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.345      ;
; 3.402 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 2.345      ;
; 3.404 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.244     ; 2.344      ;
; 3.404 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.244     ; 2.344      ;
; 3.404 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.244     ; 2.344      ;
; 3.404 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.244     ; 2.344      ;
; 3.404 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.244     ; 2.344      ;
; 3.417 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 2.344      ;
; 3.419 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 2.345      ;
; 3.419 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 2.345      ;
; 3.419 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 2.345      ;
; 3.419 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 2.345      ;
; 3.419 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 2.345      ;
; 3.419 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 2.345      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 2.346      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.341      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.341      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.431     ; 2.342      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.428     ; 2.345      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.428     ; 2.345      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.431     ; 2.342      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.431     ; 2.342      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.428     ; 2.345      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.428     ; 2.345      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.431     ; 2.342      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.431     ; 2.342      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.428     ; 2.345      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.431     ; 2.342      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.428     ; 2.345      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.341      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.428     ; 2.345      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 2.341      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.431     ; 2.342      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.429     ; 2.344      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.431     ; 2.342      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.431     ; 2.342      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.428     ; 2.345      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.431     ; 2.342      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.431     ; 2.342      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.431     ; 2.342      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.431     ; 2.342      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 2.346      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 2.346      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.387 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.228     ; 2.343      ;
; 3.387 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.228     ; 2.343      ;
; 3.387 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.228     ; 2.343      ;
; 3.387 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.228     ; 2.343      ;
; 3.387 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.228     ; 2.343      ;
; 3.388 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.227     ; 2.345      ;
; 3.388 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.227     ; 2.345      ;
; 3.388 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.227     ; 2.345      ;
; 3.388 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.227     ; 2.345      ;
; 3.388 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.227     ; 2.345      ;
; 3.400 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.241     ; 2.343      ;
; 3.400 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.241     ; 2.343      ;
; 3.400 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.241     ; 2.343      ;
; 3.400 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.241     ; 2.343      ;
; 3.400 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.241     ; 2.343      ;
; 3.400 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.241     ; 2.343      ;
; 3.400 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.241     ; 2.343      ;
; 3.403 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.242     ; 2.345      ;
; 3.403 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.242     ; 2.345      ;
; 3.403 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.242     ; 2.345      ;
; 3.403 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.242     ; 2.345      ;
; 3.403 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.242     ; 2.345      ;
; 3.403 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.242     ; 2.345      ;
; 3.403 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.242     ; 2.345      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.589 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.343      ;
; 3.590 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 2.341      ;
; 3.590 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.344      ;
; 3.590 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 2.341      ;
; 3.590 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 2.341      ;
; 3.590 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 2.341      ;
; 3.590 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.344      ;
; 3.590 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.344      ;
; 3.590 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.344      ;
; 3.590 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.344      ;
; 3.590 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.344      ;
; 3.590 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.344      ;
; 3.590 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.344      ;
; 3.590 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 2.344      ;
; 3.595 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 2.346      ;
; 3.595 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.433     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.435     ; 2.345      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.435     ; 2.345      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.435     ; 2.345      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.435     ; 2.345      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.435     ; 2.345      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.435     ; 2.345      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.435     ; 2.345      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.435     ; 2.345      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.596 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.434     ; 2.346      ;
; 3.598 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.440     ; 2.342      ;
; 3.626 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.289     ; 2.541      ;
; 3.632 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.294     ; 2.542      ;
; 3.649 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 2.549      ;
; 3.649 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 2.549      ;
; 3.649 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 2.549      ;
; 3.649 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 2.549      ;
; 3.649 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 2.549      ;
; 3.649 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 2.549      ;
; 3.649 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 2.549      ;
; 3.649 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 2.549      ;
; 3.649 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 2.549      ;
; 3.649 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 2.549      ;
; 3.649 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 2.549      ;
; 3.649 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 2.549      ;
; 3.649 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.290     ; 2.549      ;
; 3.655 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.295     ; 2.550      ;
; 3.655 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.295     ; 2.550      ;
; 3.655 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.295     ; 2.550      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.773 ; 5.003        ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[0]                         ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[16]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[17]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[18]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[19]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[20]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[21]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[22]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[23]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[24]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[25]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[26]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[27]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[28]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[29]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[30]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[31]                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_1                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_2                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_3                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_4                          ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[0]       ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[1]       ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[2]       ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[3]       ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[9]           ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[10]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[11]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[12]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[13]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[14]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[15]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[1]                         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[2]                         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[3]                         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[4]                         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[5]                         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[6]                         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[7]                         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[8]                         ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[9]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[12]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[13]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[14]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[15]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[16]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[17]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[18]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[19]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[20]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[21]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[22]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[23]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[24]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[10]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[11]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[12]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[13]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[14]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[15]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[2]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[3]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[4]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[5]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[6]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[7]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[8]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_0                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[0]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[10]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[11]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[1]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[2]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[3]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[4]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[5]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[6]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[7]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[8]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[9]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]              ;
; 9.351 ; 9.535        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK                ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u5|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.776 ; 20.006       ; 0.230          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.778 ; 19.994       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.778 ; 19.994       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.778 ; 19.994       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.778 ; 19.994       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.778 ; 19.994       ; 0.216          ; High Pulse Width ; u5|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 2.818 ; 3.552 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 2.818 ; 3.552 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 2.030 ; 2.819 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 2.030 ; 2.819 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.210 ; 4.109 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.931 ; 3.803 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.772 ; 3.608 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.971 ; 3.819 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.957 ; 3.834 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.846 ; 3.702 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.804 ; 3.653 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.746 ; 3.585 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.894 ; 3.741 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.036 ; 3.889 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.210 ; 4.109 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.805 ; 3.658 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.973 ; 3.834 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.939 ; 3.801 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.530 ; 3.333 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.808 ; 3.636 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.715 ; 3.553 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.893 ; 3.761 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.710 ; 3.544 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.520 ; 3.363 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.715 ; 3.547 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.910 ; 3.780 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.943 ; 3.815 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.775 ; 3.613 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.847 ; 3.695 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.764 ; 3.609 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.856 ; 3.706 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 3.963 ; 4.802 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 3.963 ; 4.802 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.567 ; -2.327 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.567 ; -2.327 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.215 ; -1.927 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.215 ; -1.927 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.077 ; -2.893 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.489 ; -3.343 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.336 ; -3.156 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.531 ; -3.369 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.514 ; -3.373 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -2.408 ; -3.246 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.367 ; -3.199 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.311 ; -3.133 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.458 ; -3.295 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.596 ; -3.438 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.761 ; -3.648 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.369 ; -3.204 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.531 ; -3.374 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.497 ; -3.341 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.105 ; -2.893 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.375 ; -3.194 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -2.281 ; -3.102 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.452 ; -3.302 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.276 ; -3.093 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.077 ; -2.903 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.280 ; -3.096 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.467 ; -3.319 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.500 ; -3.355 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.339 ; -3.160 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.407 ; -3.238 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.328 ; -3.156 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.417 ; -3.250 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -2.710 ; -3.430 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.710 ; -3.430 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 4.951  ; 5.135  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.342  ; 4.340  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 4.195  ; 4.502  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.787  ; 2.880  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.555  ; 3.780  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.211  ; 3.419  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.676  ; 3.898  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.927  ; 3.053  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.840  ; 2.957  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.446  ; 3.660  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.057  ; 4.360  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.195  ; 4.502  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.935  ; 4.189  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.203  ; 3.369  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.191  ; 4.501  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.835  ; 4.104  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.835  ; 4.104  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.210  ; 3.345  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.765  ; 2.862  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.166  ; 4.478  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.628  ; 2.708  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.880  ; 6.206  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 4.238  ; 4.337  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 4.278  ; 4.380  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 4.453  ; 4.598  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 4.320  ; 4.447  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.918  ; 4.001  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 4.709  ; 4.863  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.914  ; 4.004  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 4.782  ; 5.020  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 4.022  ; 4.082  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 4.592  ; 4.720  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.976  ; 4.015  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.467  ; 5.805  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 4.357  ; 4.483  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.308  ; 4.427  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.161  ; 4.266  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 4.671  ; 4.826  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 4.283  ; 4.379  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.554  ; 5.888  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 4.936  ; 5.097  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 4.338  ; 4.466  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 4.172  ; 4.328  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 4.123  ; 4.272  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 4.967  ; 5.187  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.880  ; 6.206  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.884  ; 3.929  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 4.063  ; 4.194  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 4.681  ; 4.913  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 4.636  ; 4.867  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 4.535  ; 4.789  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 4.266  ; 4.357  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 4.277  ; 4.410  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.576  ; 3.733  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.096  ; 4.370  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.300  ; 3.433  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.096  ; 4.370  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.705  ; 3.900  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.712  ; 2.838  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.036  ; 3.151  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 3.559  ; 3.726  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.494 ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.527 ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.536  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.504  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.514  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.311  ; 3.461  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.710  ; 2.793  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.686  ; 2.757  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.880  ; 2.992  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 3.311  ; 3.461  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.363  ; 2.409  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.548  ; 2.613  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 3.110  ; 3.259  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.499  ; 2.554  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.644  ; 2.743  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.482  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.843  ; 4.069  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 3.211  ; 3.378  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.996  ; 3.141  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.843  ; 4.069  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.960  ; 3.090  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.629  ; 2.736  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.215  ; 3.378  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 3.104  ; 3.250  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.664  ; 2.754  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 2.742  ; 2.849  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.859  ; 4.096  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 3.331  ; 3.507  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.763  ; 2.885  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.419  ; 3.626  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.341  ; 3.544  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.237  ; 3.422  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.571  ; 2.653  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.156  ; 3.333  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 3.859  ; 4.096  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 2.614  ; 2.677  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 4.776  ; 4.951  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.195  ; 4.190  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.446  ; 2.532  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.446  ; 2.532  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.184  ; 3.396  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.850  ; 3.048  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.301  ; 3.512  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.581  ; 2.699  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.497  ; 2.607  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.077  ; 3.281  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.663  ; 3.952  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 3.798  ; 4.090  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.550  ; 3.791  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.844  ; 3.002  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 3.796  ; 4.091  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.853  ; 2.979  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.450  ; 3.706  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.853  ; 2.979  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.426  ; 2.516  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.772  ; 4.068  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.295  ; 2.369  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.924  ; 3.044  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.276  ; 3.449  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.001  ; 3.124  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.563  ; 3.757  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.432  ; 3.607  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.220  ; 3.361  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.762  ; 3.945  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 2.992  ; 3.103  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 4.018  ; 4.292  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.924  ; 3.044  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.554  ; 3.716  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.939  ; 3.044  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.462  ; 4.804  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.456  ; 3.604  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.429  ; 3.592  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.049  ; 3.209  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.775  ; 3.972  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.367  ; 3.523  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 4.656  ; 5.008  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.902  ; 4.121  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.395  ; 3.593  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.382  ; 3.563  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.241  ; 3.407  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.905  ; 4.184  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 4.779  ; 5.162  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.925  ; 3.044  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.338  ; 3.513  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.902  ; 4.168  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.876  ; 4.143  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.809  ; 4.046  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.298  ; 3.461  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.384  ; 3.559  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.024  ; 3.081  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.371  ; 2.490  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.940  ; 3.065  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 3.703  ; 3.964  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.329  ; 3.513  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.371  ; 2.490  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.685  ; 2.793  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 3.188  ; 3.345  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.780 ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.813 ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.251  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.218  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.035  ; 2.077  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.369  ; 2.446  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.345  ; 2.411  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.531  ; 2.636  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.946  ; 3.088  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.035  ; 2.077  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.212  ; 2.272  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.751  ; 2.892  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.165  ; 2.216  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.304  ; 2.396  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.290  ; 2.391  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.848  ; 3.006  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.642  ; 2.779  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.456  ; 3.671  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.606  ; 2.729  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.290  ; 2.391  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.854  ; 3.008  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.745  ; 2.883  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.324  ; 2.408  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 2.398  ; 2.498  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.234  ; 2.310  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.963  ; 3.130  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.418  ; 2.534  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.049  ; 3.245  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.973  ; 3.165  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.873  ; 3.048  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.234  ; 2.310  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.796  ; 2.964  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 3.470  ; 3.696  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 2.276  ; 2.335  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.607 ;    ;    ; 5.337 ;
; SW[1]      ; LEDR[1]     ; 4.499 ;    ;    ; 5.233 ;
; SW[2]      ; LEDR[2]     ; 4.572 ;    ;    ; 5.296 ;
; SW[3]      ; LEDR[3]     ; 4.468 ;    ;    ; 5.169 ;
; SW[4]      ; LEDR[4]     ; 4.453 ;    ;    ; 5.171 ;
; SW[5]      ; LEDR[5]     ; 4.533 ;    ;    ; 5.273 ;
; SW[6]      ; LEDR[6]     ; 4.740 ;    ;    ; 5.504 ;
; SW[7]      ; LEDR[7]     ; 4.534 ;    ;    ; 5.264 ;
; SW[8]      ; LEDR[8]     ; 4.670 ;    ;    ; 5.427 ;
; SW[9]      ; LEDR[9]     ; 5.391 ;    ;    ; 6.171 ;
; SW[10]     ; LEDR[10]    ; 4.877 ;    ;    ; 5.673 ;
; SW[11]     ; LEDR[11]    ; 4.853 ;    ;    ; 5.643 ;
; SW[12]     ; LEDR[12]    ; 4.801 ;    ;    ; 5.574 ;
; SW[13]     ; LEDR[13]    ; 4.678 ;    ;    ; 5.448 ;
; SW[14]     ; LEDR[14]    ; 4.712 ;    ;    ; 5.490 ;
; SW[15]     ; LEDR[15]    ; 5.752 ;    ;    ; 6.602 ;
; SW[16]     ; LEDR[16]    ; 4.657 ;    ;    ; 5.426 ;
; SW[17]     ; LEDR[17]    ; 4.668 ;    ;    ; 5.440 ;
; UART_RXD   ; UART_TXD    ; 5.161 ;    ;    ; 5.634 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.452 ;    ;    ; 5.169 ;
; SW[1]      ; LEDR[1]     ; 4.345 ;    ;    ; 5.067 ;
; SW[2]      ; LEDR[2]     ; 4.415 ;    ;    ; 5.127 ;
; SW[3]      ; LEDR[3]     ; 4.315 ;    ;    ; 5.006 ;
; SW[4]      ; LEDR[4]     ; 4.301 ;    ;    ; 5.007 ;
; SW[5]      ; LEDR[5]     ; 4.378 ;    ;    ; 5.105 ;
; SW[6]      ; LEDR[6]     ; 4.578 ;    ;    ; 5.328 ;
; SW[7]      ; LEDR[7]     ; 4.380 ;    ;    ; 5.097 ;
; SW[8]      ; LEDR[8]     ; 4.508 ;    ;    ; 5.251 ;
; SW[9]      ; LEDR[9]     ; 5.239 ;    ;    ; 6.006 ;
; SW[10]     ; LEDR[10]    ; 4.707 ;    ;    ; 5.488 ;
; SW[11]     ; LEDR[11]    ; 4.684 ;    ;    ; 5.459 ;
; SW[12]     ; LEDR[12]    ; 4.634 ;    ;    ; 5.393 ;
; SW[13]     ; LEDR[13]    ; 4.516 ;    ;    ; 5.272 ;
; SW[14]     ; LEDR[14]    ; 4.548 ;    ;    ; 5.312 ;
; SW[15]     ; LEDR[15]    ; 5.583 ;    ;    ; 6.418 ;
; SW[16]     ; LEDR[16]    ; 4.495 ;    ;    ; 5.250 ;
; SW[17]     ; LEDR[17]    ; 4.505 ;    ;    ; 5.263 ;
; UART_RXD   ; UART_TXD    ; 5.039 ;    ;    ; 5.503 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.277 ; 3.184 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.579 ; 3.486 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.475 ; 3.382 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.277 ; 3.184 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.484 ; 3.391 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.277 ; 3.184 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.464 ; 3.371 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.464 ; 3.371 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.639 ; 3.546 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.664 ; 3.571 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.664 ; 3.571 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.479 ; 3.386 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.874 ; 3.781 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.479 ; 3.386 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.672 ; 3.579 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.763 ; 3.698 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.664 ; 3.571 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.541 ; 3.448 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.670 ; 3.577 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.625 ; 3.532 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.640 ; 3.547 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.640 ; 3.547 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.843 ; 3.750 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.541 ; 3.448 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.653 ; 3.560 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.664 ; 3.571 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.529 ; 3.436 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.529 ; 3.436 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.529 ; 3.436 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.639 ; 3.546 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.668 ; 3.575 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.639 ; 3.546 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.815 ; 3.722 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.924 ; 2.831 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.214 ; 3.121 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.113 ; 3.020 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.924 ; 2.831 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.122 ; 3.029 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.924 ; 2.831 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.103 ; 3.010 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.103 ; 3.010 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.271 ; 3.178 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.295 ; 3.202 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.295 ; 3.202 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.117 ; 3.024 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.497 ; 3.404 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.117 ; 3.024 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.303 ; 3.210 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.387 ; 3.322 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.295 ; 3.202 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.177 ; 3.084 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.300 ; 3.207 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.257 ; 3.164 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.272 ; 3.179 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.272 ; 3.179 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.467 ; 3.374 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.177 ; 3.084 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.285 ; 3.192 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.295 ; 3.202 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.165 ; 3.072 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.165 ; 3.072 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.165 ; 3.072 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.271 ; 3.178 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.299 ; 3.206 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.271 ; 3.178 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.440 ; 3.347 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.397     ; 3.490     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.745     ; 3.838     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.622     ; 3.715     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.397     ; 3.490     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.631     ; 3.724     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.397     ; 3.490     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.614     ; 3.707     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.614     ; 3.707     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.825     ; 3.918     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.843     ; 3.936     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.843     ; 3.936     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.631     ; 3.724     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.080     ; 4.173     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.631     ; 3.724     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.852     ; 3.945     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.989     ; 4.054     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.843     ; 3.936     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.695     ; 3.788     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.850     ; 3.943     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.795     ; 3.888     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.817     ; 3.910     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.817     ; 3.910     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.050     ; 4.143     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.695     ; 3.788     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.834     ; 3.927     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.843     ; 3.936     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.683     ; 3.776     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.683     ; 3.776     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.683     ; 3.776     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.825     ; 3.918     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.856     ; 3.949     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.825     ; 3.918     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.015     ; 4.108     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.035     ; 3.128     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.369     ; 3.462     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.251     ; 3.344     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.035     ; 3.128     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.259     ; 3.352     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.035     ; 3.128     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.243     ; 3.336     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.243     ; 3.336     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.446     ; 3.539     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.463     ; 3.556     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.463     ; 3.556     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.259     ; 3.352     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.691     ; 3.784     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.259     ; 3.352     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.472     ; 3.565     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.602     ; 3.667     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.463     ; 3.556     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.321     ; 3.414     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.470     ; 3.563     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.417     ; 3.510     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.439     ; 3.532     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.439     ; 3.532     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.662     ; 3.755     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.321     ; 3.414     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.454     ; 3.547     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.463     ; 3.556     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.310     ; 3.403     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.310     ; 3.403     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.310     ; 3.403     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.446     ; 3.539     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.476     ; 3.569     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.446     ; 3.539     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.628     ; 3.721     ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.165 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                  ; Synchronization Node                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.165                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 9.396        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 7.769        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.175                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 9.499        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 7.676        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.283                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 9.403        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 7.880        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.339                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 9.490        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 7.849        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.425                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 9.465        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 7.960        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.510                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 9.408        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 8.102        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.529                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 9.392        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 8.137        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.537                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 9.281        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 8.256        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.545                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 9.396        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 8.149        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.567                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 9.477        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 8.090        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.608                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 9.422        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 8.186        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.680                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 9.408        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 8.272        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.728                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 9.412        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 8.316        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.745                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 9.505        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 8.240        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.752                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 9.408        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 8.344        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.755                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 9.465        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 8.290        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.773                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 9.424        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 8.349        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.777                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.498        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 8.279        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.784                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 9.396        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 8.388        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.801                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 9.478        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 8.323        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.807                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 9.491        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 8.316        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.816                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 9.509        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 8.307        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.829                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 9.414        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 8.415        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.834                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 9.420        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 8.414        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.841                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 9.410        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 8.431        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.862                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 9.478        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 8.384        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.877                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 9.473        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 8.404        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.883                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 9.397        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 8.486        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.908                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 9.405        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 8.503        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.930                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 9.432        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 8.498        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.968                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.496        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 8.472        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.982                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 9.505        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 8.477        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 18.005                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 9.433        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 8.572        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 18.036                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 9.490        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 8.546        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 18.156                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 9.410        ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 8.746        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 18.232                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 9.415        ;
;  Sdram_Control:u6|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 8.817        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.646                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.410       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 38.236       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.646                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.408       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.238       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.672                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.406       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 38.266       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.697                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.423       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.274       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.697                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.475       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.222       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.714                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.290       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.424       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.729                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.476       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.253       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.731                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.505       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.226       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.738                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.476       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.262       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.740                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.423       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.317       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.753                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.402       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.351       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.781                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.477       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.304       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.801                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.409       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.392       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.812                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.475       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.337       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.854                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.478       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.376       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.898                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.487       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.411       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 78.174                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.408       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.766       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 78.241                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u5|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.507       ;
;  Sdram_Control:u6|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.734       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 2.135  ; 0.114 ; 1.667    ; 1.093   ; 4.685               ;
;  CLOCK2_50                                      ; 14.468 ; 0.146 ; 13.913   ; 1.093   ; 9.270               ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  u5|altpll_component|auto_generated|pll1|clk[0] ; 2.135  ; 0.122 ; 1.667    ; 3.377   ; 4.685               ;
;  u5|altpll_component|auto_generated|pll1|clk[3] ; 15.289 ; 0.114 ; 11.220   ; 3.387   ; 19.682              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u5|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u5|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 5.429 ; 6.038 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 5.429 ; 6.038 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 4.038 ; 4.519 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 4.038 ; 4.519 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 6.167 ; 6.697 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.600 ; 6.113 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.282 ; 5.755 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.714 ; 6.200 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.633 ; 6.153 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.384 ; 5.896 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.345 ; 5.812 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.240 ; 5.726 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.526 ; 6.047 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.803 ; 6.292 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.167 ; 6.697 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.342 ; 5.832 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.645 ; 6.125 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.614 ; 6.091 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.818 ; 5.274 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.377 ; 5.869 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.196 ; 5.675 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.565 ; 6.070 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.174 ; 5.658 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.790 ; 5.277 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.187 ; 5.681 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.590 ; 6.077 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.626 ; 6.117 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.286 ; 5.755 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.486 ; 5.920 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.289 ; 5.791 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.495 ; 5.959 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 7.609 ; 8.121 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 7.609 ; 8.121 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.567 ; -2.327 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.567 ; -2.327 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.215 ; -1.927 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.215 ; -1.927 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.077 ; -2.893 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.489 ; -3.343 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.336 ; -3.156 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.531 ; -3.369 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.514 ; -3.373 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -2.408 ; -3.246 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.367 ; -3.199 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.311 ; -3.133 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.458 ; -3.295 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.596 ; -3.438 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.761 ; -3.648 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.369 ; -3.204 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.531 ; -3.374 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.497 ; -3.341 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.105 ; -2.893 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.375 ; -3.194 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -2.281 ; -3.102 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.452 ; -3.302 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.276 ; -3.093 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.077 ; -2.903 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.280 ; -3.096 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.467 ; -3.319 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.500 ; -3.355 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.339 ; -3.160 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.407 ; -3.238 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.328 ; -3.156 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.417 ; -3.250 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -2.710 ; -3.430 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.710 ; -3.430 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.511  ; 9.453  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.272  ; 8.109  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 8.255  ; 8.290  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 5.470  ; 5.424  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 7.035  ; 7.045  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.298  ; 6.352  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 7.214  ; 7.196  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.723  ; 5.734  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.520  ; 5.544  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.767  ; 6.730  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 8.041  ; 7.995  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 8.250  ; 8.284  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 7.764  ; 7.736  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 6.360  ; 6.255  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 8.255  ; 8.290  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 7.672  ; 7.595  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 7.672  ; 7.595  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 6.412  ; 6.275  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.393  ; 5.398  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 8.238  ; 8.275  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.098  ; 5.089  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 11.536 ; 11.468 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 8.121  ; 8.118  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.169  ; 8.115  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.635  ; 8.520  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.327  ; 8.237  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.545  ; 7.454  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 9.226  ; 9.018  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.480  ; 7.443  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 9.290  ; 9.271  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.704  ; 7.656  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.923  ; 8.765  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 7.598  ; 7.528  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 10.696 ; 10.742 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.499  ; 8.345  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 8.304  ; 8.159  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 8.017  ; 7.978  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 9.127  ; 8.910  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.252  ; 8.209  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 10.865 ; 10.866 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 9.597  ; 9.443  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.336  ; 8.361  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 8.059  ; 8.083  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.920  ; 7.970  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 9.563  ; 9.604  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 11.536 ; 11.468 ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.429  ; 7.413  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.892  ; 7.860  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 9.081  ; 9.106  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 8.953  ; 8.990  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 8.936  ; 8.886  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 8.192  ; 8.128  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.200  ; 8.155  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 7.003  ; 6.989  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 8.172  ; 8.081  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 6.606  ; 6.415  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 8.172  ; 8.081  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 7.304  ; 7.171  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.300  ; 5.320  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.963  ; 5.894  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 7.075  ; 6.923  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.179 ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.335 ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.852  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.697  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.405  ; 6.260  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.309  ; 5.192  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.251  ; 5.123  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.633  ; 5.540  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 6.405  ; 6.260  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.546  ; 4.472  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.919  ; 4.828  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 6.059  ; 6.000  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.837  ; 4.746  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.155  ; 5.100  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 7.543  ; 7.430  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 6.213  ; 6.221  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.839  ; 5.792  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 7.543  ; 7.430  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.850  ; 5.767  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.044  ; 5.068  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 6.206  ; 6.183  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.136  ; 6.033  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.159  ; 5.106  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 5.407  ; 5.339  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 7.570  ; 7.446  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 6.578  ; 6.488  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.305  ; 5.316  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.607  ; 6.619  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 6.547  ; 6.549  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.275  ; 6.266  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.942  ; 4.903  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.062  ; 6.097  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 7.570  ; 7.446  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 5.085  ; 4.956  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 4.776  ; 4.951  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.195  ; 4.190  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.446  ; 2.532  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.446  ; 2.532  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.184  ; 3.396  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.850  ; 3.048  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.301  ; 3.512  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.581  ; 2.699  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.497  ; 2.607  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.077  ; 3.281  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.663  ; 3.952  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 3.798  ; 4.090  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.550  ; 3.791  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.844  ; 3.002  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 3.796  ; 4.091  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.853  ; 2.979  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.450  ; 3.706  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.853  ; 2.979  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.426  ; 2.516  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.772  ; 4.068  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.295  ; 2.369  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.924  ; 3.044  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.276  ; 3.449  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.001  ; 3.124  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.563  ; 3.757  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.432  ; 3.607  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.220  ; 3.361  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.762  ; 3.945  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 2.992  ; 3.103  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 4.018  ; 4.292  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.924  ; 3.044  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.554  ; 3.716  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.939  ; 3.044  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.462  ; 4.804  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.456  ; 3.604  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.429  ; 3.592  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.049  ; 3.209  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.775  ; 3.972  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.367  ; 3.523  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 4.656  ; 5.008  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.902  ; 4.121  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.395  ; 3.593  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.382  ; 3.563  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.241  ; 3.407  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.905  ; 4.184  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 4.779  ; 5.162  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.925  ; 3.044  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.338  ; 3.513  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.902  ; 4.168  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.876  ; 4.143  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.809  ; 4.046  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.298  ; 3.461  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.384  ; 3.559  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.024  ; 3.081  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.371  ; 2.490  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.940  ; 3.065  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 3.703  ; 3.964  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.329  ; 3.513  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.371  ; 2.490  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.685  ; 2.793  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 3.188  ; 3.345  ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.780 ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.813 ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.251  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.218  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.035  ; 2.077  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.369  ; 2.446  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.345  ; 2.411  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.531  ; 2.636  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.946  ; 3.088  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.035  ; 2.077  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.212  ; 2.272  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.751  ; 2.892  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.165  ; 2.216  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.304  ; 2.396  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.290  ; 2.391  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.848  ; 3.006  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.642  ; 2.779  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.456  ; 3.671  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.606  ; 2.729  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.290  ; 2.391  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.854  ; 3.008  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.745  ; 2.883  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.324  ; 2.408  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 2.398  ; 2.498  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.234  ; 2.310  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.963  ; 3.130  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.418  ; 2.534  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.049  ; 3.245  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.973  ; 3.165  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.873  ; 3.048  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.234  ; 2.310  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.796  ; 2.964  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 3.470  ; 3.696  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 2.276  ; 2.335  ; Fall       ; u5|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.643  ;    ;    ; 9.103  ;
; SW[1]      ; LEDR[1]     ; 8.525  ;    ;    ; 8.997  ;
; SW[2]      ; LEDR[2]     ; 8.701  ;    ;    ; 9.090  ;
; SW[3]      ; LEDR[3]     ; 8.527  ;    ;    ; 8.887  ;
; SW[4]      ; LEDR[4]     ; 8.434  ;    ;    ; 8.880  ;
; SW[5]      ; LEDR[5]     ; 8.559  ;    ;    ; 9.041  ;
; SW[6]      ; LEDR[6]     ; 8.941  ;    ;    ; 9.417  ;
; SW[7]      ; LEDR[7]     ; 8.550  ;    ;    ; 9.020  ;
; SW[8]      ; LEDR[8]     ; 8.863  ;    ;    ; 9.351  ;
; SW[9]      ; LEDR[9]     ; 9.817  ;    ;    ; 10.372 ;
; SW[10]     ; LEDR[10]    ; 9.261  ;    ;    ; 9.783  ;
; SW[11]     ; LEDR[11]    ; 9.216  ;    ;    ; 9.712  ;
; SW[12]     ; LEDR[12]    ; 9.147  ;    ;    ; 9.598  ;
; SW[13]     ; LEDR[13]    ; 8.873  ;    ;    ; 9.378  ;
; SW[14]     ; LEDR[14]    ; 8.928  ;    ;    ; 9.450  ;
; SW[15]     ; LEDR[15]    ; 10.548 ;    ;    ; 11.154 ;
; SW[16]     ; LEDR[16]    ; 8.858  ;    ;    ; 9.358  ;
; SW[17]     ; LEDR[17]    ; 8.865  ;    ;    ; 9.371  ;
; UART_RXD   ; UART_TXD    ; 8.997  ;    ;    ; 9.010  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.452 ;    ;    ; 5.169 ;
; SW[1]      ; LEDR[1]     ; 4.345 ;    ;    ; 5.067 ;
; SW[2]      ; LEDR[2]     ; 4.415 ;    ;    ; 5.127 ;
; SW[3]      ; LEDR[3]     ; 4.315 ;    ;    ; 5.006 ;
; SW[4]      ; LEDR[4]     ; 4.301 ;    ;    ; 5.007 ;
; SW[5]      ; LEDR[5]     ; 4.378 ;    ;    ; 5.105 ;
; SW[6]      ; LEDR[6]     ; 4.578 ;    ;    ; 5.328 ;
; SW[7]      ; LEDR[7]     ; 4.380 ;    ;    ; 5.097 ;
; SW[8]      ; LEDR[8]     ; 4.508 ;    ;    ; 5.251 ;
; SW[9]      ; LEDR[9]     ; 5.239 ;    ;    ; 6.006 ;
; SW[10]     ; LEDR[10]    ; 4.707 ;    ;    ; 5.488 ;
; SW[11]     ; LEDR[11]    ; 4.684 ;    ;    ; 5.459 ;
; SW[12]     ; LEDR[12]    ; 4.634 ;    ;    ; 5.393 ;
; SW[13]     ; LEDR[13]    ; 4.516 ;    ;    ; 5.272 ;
; SW[14]     ; LEDR[14]    ; 4.548 ;    ;    ; 5.312 ;
; SW[15]     ; LEDR[15]    ; 5.583 ;    ;    ; 6.418 ;
; SW[16]     ; LEDR[16]    ; 4.495 ;    ;    ; 5.250 ;
; SW[17]     ; LEDR[17]    ; 4.505 ;    ;    ; 5.263 ;
; UART_RXD   ; UART_TXD    ; 5.039 ;    ;    ; 5.503 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3356     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 22320    ; 0        ; 0        ; 0        ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 1534     ; 72       ; 24       ; 1540     ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3356     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u5|altpll_component|auto_generated|pll1|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 22320    ; 0        ; 0        ; 0        ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u5|altpll_component|auto_generated|pll1|clk[0] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u5|altpll_component|auto_generated|pll1|clk[3] ; u5|altpll_component|auto_generated|pll1|clk[3] ; 1534     ; 72       ; 24       ; 1540     ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u5|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u5|altpll_component|auto_generated|pll1|clk[3] ; 108      ; 0        ; 56       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u5|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u5|altpll_component|auto_generated|pll1|clk[3] ; 108      ; 0        ; 56       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 64    ; 64   ;
; Unconstrained Input Port Paths  ; 366   ; 366  ;
; Unconstrained Output Ports      ; 172   ; 172  ;
; Unconstrained Output Port Paths ; 442   ; 442  ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Tue Dec 06 15:28:28 2016
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #1
Info: high junction temperature operating condition is not set. Assuming a default value of '85'.
Info: low junction temperature operating condition is not set. Assuming a default value of '0'.
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_dih1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info: Entity dcfifo_lhh1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info: Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {u5|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u5|altpll_component|auto_generated|pll1|clk[0]} {u5|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {u5|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u5|altpll_component|auto_generated|pll1|clk[1]} {u5|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {u5|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u5|altpll_component|auto_generated|pll1|clk[2]} {u5|altpll_component|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {u5|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u5|altpll_component|auto_generated|pll1|clk[3]} {u5|altpll_component|auto_generated|pll1|clk[3]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning: Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {CLOCK2_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {CLOCK2_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {CLOCK2_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {CLOCK2_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {CLOCK2_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {CLOCK2_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {CLOCK2_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {CLOCK2_50}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 2.135
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.135         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:    14.468         0.000 CLOCK2_50 
    Info:    15.289         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case hold slack is 0.306
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.306         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
    Info:     0.327         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.358         0.000 CLOCK2_50 
Info: Worst-case recovery slack is 1.667
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.667         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:    11.220         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
    Info:    13.913         0.000 CLOCK2_50 
Info: Worst-case removal slack is 2.314
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.314         0.000 CLOCK2_50 
    Info:     6.368         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     6.398         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case minimum pulse width slack is 4.690
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.690         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.677         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    16.000         0.000 CLOCK_50 
    Info:    19.689         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
Info: Report Metastability: Found 54 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 54
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 14.263 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {CLOCK2_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {CLOCK2_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {CLOCK2_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {CLOCK2_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {CLOCK2_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {CLOCK2_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {CLOCK2_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {CLOCK2_50}] -hold 0.020
Info: Worst-case setup slack is 2.867
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.867         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:    14.920         0.000 CLOCK2_50 
    Info:    15.647         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case hold slack is 0.286
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.286         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
    Info:     0.313         0.000 CLOCK2_50 
    Info:     0.317         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case recovery slack is 2.596
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.596         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:    12.119         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
    Info:    14.536         0.000 CLOCK2_50 
Info: Worst-case removal slack is 2.075
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.075         0.000 CLOCK2_50 
    Info:     5.672         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     5.697         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case minimum pulse width slack is 4.685
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.685         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.650         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    16.000         0.000 CLOCK_50 
    Info:    19.682         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
Info: Report Metastability: Found 54 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 54
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 14.721 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {u5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {CLOCK2_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {CLOCK2_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {CLOCK2_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {CLOCK2_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {CLOCK2_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {CLOCK2_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -rise_to [get_clocks {CLOCK2_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK2_50}] -fall_to [get_clocks {CLOCK2_50}] -hold 0.020
Info: Worst-case setup slack is 5.813
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.813         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:    17.147         0.000 CLOCK2_50 
    Info:    17.550         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case hold slack is 0.114
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.114         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
    Info:     0.122         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.146         0.000 CLOCK2_50 
Info: Worst-case recovery slack is 5.447
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.447         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:    15.211         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
    Info:    16.836         0.000 CLOCK2_50 
Info: Worst-case removal slack is 1.093
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.093         0.000 CLOCK2_50 
    Info:     3.377         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     3.387         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case minimum pulse width slack is 4.757
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.757         0.000 u5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.270         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    16.000         0.000 CLOCK_50 
    Info:    19.759         0.000 u5|altpll_component|auto_generated|pll1|clk[3] 
Info: Report Metastability: Found 54 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 54
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 17.165 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 328 megabytes
    Info: Processing ended: Tue Dec 06 15:28:46 2016
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:08


