INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eddie/Documents/GitHub/Certain-Synthesizer-FPGA-DAW/fpga_daw_untracked/fpga_daw_untracked.srcs/sources_1/new/processor_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Eddie/Documents/GitHub/Certain-Synthesizer-FPGA-DAW/fpga_daw_untracked/fpga_daw_untracked.srcs/sources_1/new/processor_core_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_core_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eddie/Documents/GitHub/Certain-Synthesizer-FPGA-DAW/fpga_daw_untracked/fpga_daw_untracked.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
