AArch64 WW+FR+WR+cachesyncisb+addr+po
"CacheSyncIsbdWW Iffe DpAddrdR Fre PodWR Fre"
Cycle=Fre PodWR Fre CacheSyncIsbdWW Iffe DpAddrdR
Relax=Iffe
Safe=Fre PodWR CacheSyncIsbdWW DpAddrd*
Generator=diy7 (version 7.52+10(dev))
Com=Iff Fr Fr
Orig=CacheSyncIsbdWW Iffe DpAddrdR Fre PodWR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself02;
1:X3=y;
2:X0=0x1; 2:X1=y; 2:X3=x;
}
 P0          | P1                  | P2          ;
 STR W0,[X1] | Lself02:            | STR W0,[X1] ;
 DC CVAU,X3  | B L00               | LDR W2,[X3] ;
 DSB ISH     | MOV W0,#2           |             ;
 IC IVAU,X3  | B L01               |             ;
 DSB ISH     | L00:                |             ;
 ISB         | MOV W0,#1           |             ;
 STR W2,[X3] | L01:                |             ;
             | EOR W1,W0,W0        |             ;
             | LDR W2,[X3,W1,SXTW] |             ;
exists
(1:X0=0x2 /\ 1:X2=0x0 /\ 2:X2=0x0)
