# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do MultiCycle_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {MultiCycle.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity TestCU
# -- Compiling architecture structure of TestCU
# 
vsim work.testcu
# vsim work.testcu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.testcu(structure)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
add wave -position insertpoint  \
sim:/testcu/op1 \
sim:/testcu/st1 \
sim:/testcu/ALUop1 \
sim:/testcu/ALUsrcA1 \
sim:/testcu/ALUsrcB1 \
sim:/testcu/PCsrc1 \
sim:/testcu/PCwrCond1 \
sim:/testcu/PCwr1 \
sim:/testcu/RegWr1 \
sim:/testcu/RegDst1 \
sim:/testcu/IorD1 \
sim:/testcu/MemRd1 \
sim:/testcu/MemWr1 \
sim:/testcu/MemtoReg1 \
sim:/testcu/IRwr1 \
sim:/testcu/NextSt1
force -freeze sim:/testcu/op1 000000 0
force -freeze sim:/testcu/st1 0000 0
run
force -freeze sim:/testcu/st1 0001 0
run
force -freeze sim:/testcu/st1 0110 0
run
force -freeze sim:/testcu/st1 0111 0
run
