<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=12&amp;t=17538" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2018-08-12T14:21:37-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=12&amp;t=17538</id>
<entry>
<author><name><![CDATA[TmEE]]></name></author>
<updated>2018-08-12T14:21:37-07:00</updated>
<published>2018-08-12T14:21:37-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=223393#p223393</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=223393#p223393"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=223393#p223393"><![CDATA[
Decimal bytes and bits are the exception not the rule so those should instead be bastardized. I refer to such things using e after the K/M/G/T etc. in my stuff and will not start using the i after them to refer to binary equivalents. A floppy can be 1.44MeB and some random HDD 250GeB.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3483">TmEE</a> — Sun Aug 12, 2018 2:21 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[nocash]]></name></author>
<updated>2018-08-12T10:05:24-07:00</updated>
<published>2018-08-12T10:05:24-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=223371#p223371</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=223371#p223371"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=223371#p223371"><![CDATA[
<div class="quotetitle">tepples wrote:</div><div class="quotecontent"><br />67.1 megabits, which is 64 mebibits or 64 of what the game industry called &quot;megabits&quot; in the mask ROM era.<br /></div><br />That mask ROM era hasn't ended yet. As far as I know it's still absolutely common to use terms like &quot;gigabit&quot; or &quot;gigabyte&quot; for things like modern FLASH chips and SD cards, with &quot;giga&quot; meaning 1024^3, one reason is that chip manufacturing does somewhat require having a power of 2 for storage array. Whereas, SD cards are usually having an area reserved for automatic replacement of worn out sectors, so the available user space may appear to be less than expected, but that's unrelated to the 1000 vs 1024 thing.<br />Magnetic discs don't have that requirement for powers of 2, so manufacturers may often mean (1000^n) when they are saying &quot;kilo/mega/giga&quot; in their specifications (and for transfer rates and clock rates it's even more common to use 1000^n). Of course it would be neat to avoid that confusion, only, those new scientific units like &quot;mebibits&quot; are sounding a lot too much like childish language to me : /<br />As for myself, I would rather avoid to adopt those terms. Another approach would be defining the exact value in Hz or bytes somewhere in the introduction/specs, and then using an abbreviated value in the rest of the document; like 1234567Hz (1.2MHz), or 400h bytes (1Kbyte).<br /><br /><div class="quotetitle">magno wrote:</div><div class="quotecontent"><br />Hope this handmade timing diagram will help to explain why I don't think CPU_RD is 3 master cycles in FastROM mode:<br /></div><br />I've no idea which timings are correct... but your handmade diagrams &amp; schematics are really pretty : )<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5211">nocash</a> — Sun Aug 12, 2018 10:05 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Señor Ventura]]></name></author>
<updated>2018-08-05T07:13:29-07:00</updated>
<published>2018-08-05T07:13:29-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222698#p222698</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222698#p222698"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222698#p222698"><![CDATA[
<div class="quotetitle">93143 wrote:</div><div class="quotecontent"><br />We discussed the idea of a SNES Metal Slug port recently, over here: viewtopic.php?f=23&amp;t=17374<br /></div><br /><br />Perfect, then it would be better if i respond there (sorry for the off topic, magno ^^).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7770">Señor Ventura</a> — Sun Aug 05, 2018 7:13 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[93143]]></name></author>
<updated>2018-08-04T19:34:07-07:00</updated>
<published>2018-08-04T19:34:07-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222684#p222684</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222684#p222684"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222684#p222684"><![CDATA[
<div class="quotetitle">Señor Ventura wrote:</div><div class="quotecontent"><br />a lack of processing<br /></div><br />Sure, the Neo Geo had a 12 MHz 68000, and the game still had slowdown.  But the game engine was not very efficient, and they had to rewrite it for Metal Slug X.  Also, the SNES CPU is perhaps close to twice as efficient per clock as the 68000.  A homebrew port would be heavily optimized; I'd still expect slowdown, but it might not be all that horrible.<br /><br />Note that the original game is 30 fps.  This means that it has about twice as much going on as a hypothetical 60 fps game would be able to manage with the same CPU load, and comparisons with existing SNES software (which is almost all 60 fps) should take this into account.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />and sprites fill rate<br /></div><br />To be fair, the Neo Geo had to build its backgrounds out of sprites, so the overdraw advantage wasn't quite as large as it looked.  And most of the bosses could easily be done with BG layers on SNES.  But yes, it's likely there would be a fair amount of sprite dropout/flicker during busy segments.<br /><br />We discussed the idea of a SNES Metal Slug port recently, over here: <!-- l --><a class="postlink-local" href="http://forums.nesdev.com/viewtopic.php?f=23&amp;t=17374">viewtopic.php?f=23&amp;t=17374</a><!-- l --><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=6595">93143</a> — Sat Aug 04, 2018 7:34 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Señor Ventura]]></name></author>
<updated>2018-08-04T16:39:03-07:00</updated>
<published>2018-08-04T16:39:03-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222681#p222681</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222681#p222681"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222681#p222681"><![CDATA[
<div class="quotetitle">93143 wrote:</div><div class="quotecontent"><br />It would be more exciting if there was any realistic prospect of it happening any time soon.  Everybody who might contribute, including me, is busy doing other stuff.<br /><br />But it's certainly fun to think about and talk about.  And there is one member here who arrived harbouring the intention to port Metal Slug to the SNES, and has given it a lot of thought, even if he now feels it would be too big a task for him alone.  A few other members are known to have been working on stuff that could be applicable to such a port, such as predictive animation, dynamic sprite VRAM allocation, and HDMA audio data streaming.  Not to mention an FPGA implementation of the S-DD1...  I can't rule out the possibility that this project may get off the ground someday.<br /></div><br /><br />The best part is always the theory XD<br /><br />Maybe the snes has the colors, the sound, and most of the animations at a seemed rate to the original, but definitely i think it has a lack of proccessing and sprites fill rate (it only has to be seen how it works in the original neo geo game).<br /><br />But there was so much legend when something did us to believe that some ports were impossible. Definitely a big number of games could fit in a snes almost at the same level than the original arcade games.<br /><br /><div class="quotetitle">magno wrote:</div><div class="quotecontent"><br />Nop, a CPU cycle is 6 master clocks in FastROM, or 8 master clocks in SlowROM (not the case). The read cycle is just a portion of 1 CPU cycle.<br /></div><br /><br />That dammed WRAM...<br /><br />8,43KB per frame could have been a reality <img src="http://forums.nesdev.com/images/smilies/icon_sad.gif" alt=":(" title="Sad" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7770">Señor Ventura</a> — Sat Aug 04, 2018 4:39 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[srg320]]></name></author>
<updated>2018-08-04T06:56:23-07:00</updated>
<published>2018-08-04T06:56:23-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222648#p222648</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222648#p222648"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222648#p222648"><![CDATA[
<a href="https://forums.nesdev.com/viewtopic.php?p=211643#p211643" class="postlink">https://forums.nesdev.com/viewtopic.php?p=211643#p211643</a><br /><a href="https://forums.nesdev.com/viewtopic.php?p=189332#p189332" class="postlink">https://forums.nesdev.com/viewtopic.php?p=189332#p189332</a><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=8989">srg320</a> — Sat Aug 04, 2018 6:56 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[magno]]></name></author>
<updated>2018-08-03T02:47:05-07:00</updated>
<published>2018-08-03T02:47:05-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222569#p222569</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222569#p222569"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222569#p222569"><![CDATA[
<div class="quotetitle">srg320 wrote:</div><div class="quotecontent"><br /><div class="quotetitle">magno wrote:</div><div class="quotecontent">Because some instruction have an Internal Operation cycle whilst RWB is '1', so CPU_RD would go low even if no read cycle is executing.<br /></div><br />To determine Internal Operation cycle I use VDA and VPA, maybe it wrong.</div><br /><br />Non you are not wrong,, VDA and VPA are useful to determine IO cycle, but then, /CPU_RD would be decoded from RWB, PHI2, VDA and VPA, and this is a guess, not a truth... In fact, it is possible that it is that way, but I don't know.<br />/ROMSEL is decoded from address and bank, so maybe there is no need for /CPU_RD to be decoded from them again.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=875">magno</a> — Fri Aug 03, 2018 2:47 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[srg320]]></name></author>
<updated>2018-08-03T02:40:23-07:00</updated>
<published>2018-08-03T02:40:23-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222568#p222568</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222568#p222568"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222568#p222568"><![CDATA[
<div class="quotetitle">magno wrote:</div><div class="quotecontent"><br />Because some instruction have an Internal Operation cycle whilst RWB is '1', so CPU_RD would go low even if no read cycle is executing.<br /></div><br />To determine Internal Operation cycle I use VDA and VPA, maybe it wrong.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=8989">srg320</a> — Fri Aug 03, 2018 2:40 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[magno]]></name></author>
<updated>2018-08-03T02:27:26-07:00</updated>
<published>2018-08-03T02:27:26-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222567#p222567</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222567#p222567"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222567#p222567"><![CDATA[
<div class="quotetitle">srg320 wrote:</div><div class="quotecontent"><br /><div class="quotetitle">magno wrote:</div><div class="quotecontent">tDECOD is combinational propagation delay to decode CPU_RD from full address (bank + offset) and RWB signal.<br /></div><br />Why do you think that CPU_RD is decoded from address and not just RWB? I think it something like ~(RWB &amp; PHI2).</div><br /><br />Because some instruction have an Internal Operation cycle whilst RWB is '1', so CPU_RD would go low even if no read cycle is executing.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=875">magno</a> — Fri Aug 03, 2018 2:27 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[srg320]]></name></author>
<updated>2018-08-03T02:17:54-07:00</updated>
<published>2018-08-03T02:17:54-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222566#p222566</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222566#p222566"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222566#p222566"><![CDATA[
<div class="quotetitle">magno wrote:</div><div class="quotecontent"><br />tDECOD is combinational propagation delay to decode CPU_RD from full address (bank + offset) and RWB signal.<br /></div><br />Why do you think that CPU_RD is decoded from address and not just RWB? I think it something like ~(RWB &amp; PHI2).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=8989">srg320</a> — Fri Aug 03, 2018 2:17 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[magno]]></name></author>
<updated>2018-08-02T22:33:28-07:00</updated>
<published>2018-08-02T22:33:28-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222564#p222564</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222564#p222564"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222564#p222564"><![CDATA[
<div class="quotetitle">srg320 wrote:</div><div class="quotecontent"><br />According to the logical analyzer traces from this <a href="http://forums.nesdev.com/viewtopic.php?p=153435#p153431" class="postlink">post</a> (LISTING8.txt) CPU_RD/CPU_WR is 3/3 and 3/5 master cycles long when work CPU and 4/4 when work DMA.<br /></div><br /><br />Yes, but I can't tell why the differences between those logs and my timing diagram. Maybe bank latching is not done in SNES as explained in W65C816S datasheet.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=875">magno</a> — Thu Aug 02, 2018 10:33 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[srg320]]></name></author>
<updated>2018-08-02T21:40:03-07:00</updated>
<published>2018-08-02T21:40:03-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222563#p222563</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222563#p222563"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222563#p222563"><![CDATA[
According to the logical analyzer traces from this <a href="http://forums.nesdev.com/viewtopic.php?p=153435#p153431" class="postlink">post</a> (LISTING8.txt) CPU_RD/CPU_WR is 3/3 and 3/5 master cycles long when work CPU and 4/4 when work DMA.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=8989">srg320</a> — Thu Aug 02, 2018 9:40 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[magno]]></name></author>
<updated>2018-08-02T14:13:12-07:00</updated>
<published>2018-08-02T14:13:12-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222556#p222556</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222556#p222556"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222556#p222556"><![CDATA[
Hope this handmade timing diagram will help to explain why I don't think CPU_RD is 3 master cycles in FastROM mode:<br /><br />STA_4801.jpg<br /><br />There are 2 more CPU cycles left, but to illustrate how it works, it is sufficient.<br /><br />tLATCH is latch's propagation delay from enable = '1' to output valid.<br />tDECOD is combinational propagation delay to decode CPU_RD from full address (bank + offset) and RWB signal.<br />When second read cycle starts (read $01 from ROM), CPU_RD is low, and it goes to '1' after bank latch changes its ouptut. Latch is enabled during low phase in PHI2, but new bank byte is not present in data bus until 33ns after PHI2 falling edge. Those 33ns in undeterminated state, CPU_RD is '1' again.<br />Maybe I missing something, but I've beeing thinking a lot on this lately and can't find any other explanation...<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=875">magno</a> — Thu Aug 02, 2018 2:13 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[srg320]]></name></author>
<updated>2018-08-02T12:18:27-07:00</updated>
<published>2018-08-02T12:18:27-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222554#p222554</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222554#p222554"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222554#p222554"><![CDATA[
<div class="quotetitle">magno wrote:</div><div class="quotecontent"><br />I read all this information in the W65C816S datasheet from Western Digital (year 2010); table 4-2 has the timings for 5Vcc (even if the column say &quot;14MHz&quot;, those timings apply because they are related to Vcc, not the maximum frequency). Figure 5-1 shows the bank latching circuit, the one I think SNES is based in too.<br /></div><br />Found, I will study.<br /> <br />In the near future I plan to solder the cartridge slot and I will try to connect a real cartridge.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=8989">srg320</a> — Thu Aug 02, 2018 12:18 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[magno]]></name></author>
<updated>2018-08-02T12:06:01-07:00</updated>
<published>2018-08-02T12:06:01-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222553#p222553</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222553#p222553"/>
<title type="html"><![CDATA[Re: SDD1 FGPA implementation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=17538&amp;p=222553#p222553"><![CDATA[
<div class="quotetitle">srg320 wrote:</div><div class="quotecontent"><br />Thanks magno, you are the only one who gives very useful information. I have little experience in this.<br /></div><br /><br />Thanks to you! It is really nice to have such technical conversation with people who know what they are talking about.<br />I read all this information in the W65C816S datasheet from Western Digital (year 2010); table 4-2 has the timings for 5Vcc (even if the column say &quot;14MHz&quot;, those timings apply because they are related to Vcc, not the maximum frequency). Figure 5-1 shows the bank latching circuit, the one I think SNES is based in too.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=875">magno</a> — Thu Aug 02, 2018 12:06 pm</p><hr />
]]></content>
</entry>
</feed>