<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Data Fields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('functions_c.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all struct and union fields with links to the structures/unions they belong to:</div>

<h3><a id="index_c" name="index_c"></a>- c -</h3><ul>
<li>C&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">APSR_Type</a>, <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">xPSR_Type</a></li>
<li>CACR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga39711bf09810b078ac81b2c76c6908f6">EMSS_Type</a>, <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga39711bf09810b078ac81b2c76c6908f6">SCB_Type</a></li>
<li>CALFACT&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gab52af14ef01c38de4adde4332a217421">ADC_TypeDef</a></li>
<li>CALIB&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaedf0dff29a9cacdaa2fb7eec6b116a13">SysTick_Type</a></li>
<li>CALR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga2ce7c3842792c506635bb87a21588b58">RTC_TypeDef</a></li>
<li>Capture&#160;:&#160;<a class="el" href="union_a_m_a___mode_block.html#a5ce66f4dd217628f674a0b61a27e4ab1">AMA_ModeBlock</a></li>
<li>CBR1&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga841d752b5ed61f7743923a67e622c798">DMA_Channel_TypeDef</a></li>
<li>CBR2&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga45091d7b6c2b327a52d6cc146fda7adc">DMA_Channel_TypeDef</a></li>
<li>CCC&#160;:&#160;<a class="el" href="struct_i3_c___c_c_c_type_def.html#a1aa3081bec850ba1ec0f661986bcf9a7">I3C_CCCTypeDef</a></li>
<li>CCCBuf&#160;:&#160;<a class="el" href="struct_i3_c___c_c_c_type_def.html#a5b5aa572061b58fea376a321d90e7d68">I3C_CCCTypeDef</a></li>
<li>CCCR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gade82175f8de1848c6f0f3c7c588c73ea">FDCAN_GlobalTypeDef</a></li>
<li>CCCSR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga5b30c7db0f4418362bc847e46678914b">SBS_TypeDef</a></li>
<li>CCCStallState&#160;:&#160;<a class="el" href="struct_i3_c___ctrl_conf_type_def.html#ad195125d94739bcc840f1f4706433978">I3C_CtrlConfTypeDef</a></li>
<li>CCER&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga098110becfef10e1fd1b6a4f874da496">TIM_TypeDef</a></li>
<li>CCIPR1&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gafbad54d25d897edfc6424b4aead4c3ea">RCC_TypeDef</a></li>
<li>CCIPR2&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga6491ddb037276e9d38c378a89e33cfe7">RCC_TypeDef</a></li>
<li>CCIPR3&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gafbc9b92b5d33ea3ef47b306c655c82f3">RCC_TypeDef</a></li>
<li>CCIPR4&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gae950d983a1211238e36ef352aa7fee16">RCC_TypeDef</a></li>
<li>CCIPR5&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga2603fd79c405569309729c6269a2fef1">RCC_TypeDef</a></li>
<li>CCMR1&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">LPTIM_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gadb72f64492a75e780dd2294075c70fed">TIM_TypeDef</a></li>
<li>CCMR2&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga091452256c9a16c33d891f4d32b395bf">TIM_TypeDef</a></li>
<li>CCMR3&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gaeae3f2752306d96164bb0b895aec60da">TIM_TypeDef</a></li>
<li>CCR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">DAC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">DMA_Channel_TypeDef</a>, <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad68b5c1f2d9845ef4247cf2d9b041336">SCB_Type</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">VREFBUF_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">XSPI_TypeDef</a></li>
<li>CCR1&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gadab1e24ef769bbcb3e3769feae192ffb">LPTIM_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gadab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef</a></li>
<li>CCR2&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gab90aa584f07eeeac364a67f5e05faa93">LPTIM_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef</a></li>
<li>CCR3&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef</a></li>
<li>CCR4&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga85fdb75569bd7ea26fa48544786535be">TIM_TypeDef</a></li>
<li>CCR5&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga34474d97b298c0bf671b72203ae43713">TIM_TypeDef</a></li>
<li>CCR6&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga522126f56497797646c95acb049bfa9c">TIM_TypeDef</a></li>
<li>CCSIDR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga90c793639fc9470e50e4f4fc4b3464da">SCB_Type</a></li>
<li>CCSWCR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga8c1331c56e874bac8675cc5e8f076fc2">SBS_TypeDef</a></li>
<li>CCVALR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga36571b920caae35e9790e1b1c68976ab">SBS_TypeDef</a></li>
<li>CDAR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga71e8f327c2b32c5be85ed81c45cb63a1">DMA_Channel_TypeDef</a></li>
<li>CDR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga760f86a1a18dffffda54fc15a977979f">ADC_Common_TypeDef</a></li>
<li>Centering&#160;:&#160;<a class="el" href="union_a_m_a___mode_block.html#a40b2d3537e8f09e03fde2a61d14fa0e0">AMA_ModeBlock</a></li>
<li>CEVR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gae4645da279d80b4d5926843246884dba">I3C_TypeDef</a></li>
<li>CFCR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga02100607c2e943f29b0c4f3378a94507">DMA_Channel_TypeDef</a></li>
<li>CFG1&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gabecccecd01b0d465123a2dc166db4141">SPI_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gabecccecd01b0d465123a2dc166db4141">UCPD_TypeDef</a></li>
<li>CFG2&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga722c7bd03a5d7b185bf43bdb5f846d43">SPI_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga722c7bd03a5d7b185bf43bdb5f846d43">UCPD_TypeDef</a></li>
<li>CFG3&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga1e142ae7b19a314af03f0dd7fac909f3">UCPD_TypeDef</a></li>
<li>CFGINFORD&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga55465b5c7b80f63214c7df464a5567b7">PrcCfgInf_Type</a></li>
<li>CFGINFOSEL&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga77100e169f150d7f315e3f8b06fb34c6">PrcCfgInf_Type</a></li>
<li>CFGLOCKR1&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga9b62e47ea31f80c567ab3714f96be46f">GTZC_MPCBB_TypeDef</a></li>
<li>CFGR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">ADC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CEC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">CRS_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">DLYB_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">I3C_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga26f1e746ccbf9c9f67e7c60e61085ec1">LPTIM_TypeDef</a></li>
<li>CFGR1&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga7a12ab903dcfa91c96beb2e36562eed6">DTS_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga7a12ab903dcfa91c96beb2e36562eed6">RCC_TypeDef</a></li>
<li>CFGR2&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">ADC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">LPTIM_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">RCC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gad587bd6f59142b90c879b7c8aaf1bb8c">SBS_TypeDef</a></li>
<li>CFR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gac011ddcfe531f8e16787ea851c1f3667">WWDG_TypeDef</a></li>
<li>CFSR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga0f9e27357254e6e953a94f95bda040b1">SCB_Type</a></li>
<li>CH1_AVDD&#160;:&#160;<a class="el" href="struct_output___control.html#a9079c6fa2a9b7265a4271922a45ac7d3">Output_Control</a></li>
<li>CH1_IOVDD&#160;:&#160;<a class="el" href="struct_output___control.html#aab552e30f378be10ef4b369a53e03c58">Output_Control</a></li>
<li>CH2_AVDD&#160;:&#160;<a class="el" href="struct_output___control.html#aeb4c432020c405771c1eb93558e44ecb">Output_Control</a></li>
<li>CH2_IOVDD&#160;:&#160;<a class="el" href="struct_output___control.html#a2542f908d064d3e3e4c28f7c84a8d824">Output_Control</a></li>
<li>Channel&#160;:&#160;<a class="el" href="struct_a_d_c___analog_w_d_g_conf_type_def.html#ae82bf9242a014164f9f6907f29782c44">ADC_AnalogWDGConfTypeDef</a>, <a class="el" href="struct_a_d_c___channel_conf_type_def.html#ae82bf9242a014164f9f6907f29782c44">ADC_ChannelConfTypeDef</a>, <a class="el" href="struct_power_info.html#a0097e4c638489672339be06294bff113">PowerInfo</a>, <a class="el" href="struct_t_i_m___handle_type_def.html#a57eac61d1d06cad73bdd26dabe961753">TIM_HandleTypeDef</a></li>
<li>ChannelCount&#160;:&#160;<a class="el" href="struct_a_d_c___injection_config_type_def.html#a366d43b058bf77590008e12359c0c0f4">ADC_InjectionConfigTypeDef</a></li>
<li>ChannelNState&#160;:&#160;<a class="el" href="struct_t_i_m___handle_type_def.html#a2d1fe96f7ffe53fe7a958dbccc125beb">TIM_HandleTypeDef</a></li>
<li>ChannelState&#160;:&#160;<a class="el" href="struct_t_i_m___handle_type_def.html#a69604c9883d863bc756d419905248d17">TIM_HandleTypeDef</a></li>
<li>char_width&#160;:&#160;<a class="el" href="struct_s_s_d1306___font__t.html#aeb3aa68916944c7c81d5a753e3d6e7c9">SSD1306_Font_t</a></li>
<li>Checksum&#160;:&#160;<a class="el" href="struct_device___setting.html#ad98d5051c2e94669e746dd13771daac8">Device_Setting</a></li>
<li>CHEP0R&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga6c60bf438a53fb2978602a9a1227af39">USB_DRD_TypeDef</a></li>
<li>CHEP1R&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga87f06f3e9e22be67d4cb725a2dfeb6f9">USB_DRD_TypeDef</a></li>
<li>CHEP2R&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga8de48df60bb7782b24964b0cf3cbce1a">USB_DRD_TypeDef</a></li>
<li>CHEP3R&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga576f85ff47020dedb50c898f91a17d0a">USB_DRD_TypeDef</a></li>
<li>CHEP4R&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga15c63574e84e3e231defcb0d72ea4dfb">USB_DRD_TypeDef</a></li>
<li>CHEP5R&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gae4f37c53a29ac63257e303517172eaba">USB_DRD_TypeDef</a></li>
<li>CHEP6R&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gaacd673672766295bc8b44f544ef19443">USB_DRD_TypeDef</a></li>
<li>CHEP7R&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga29f6b9b5909341ad1480732972b8f3f1">USB_DRD_TypeDef</a></li>
<li>CICR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga543aa341a8ebd0ea0c03b89bf0beceff">RCC_TypeDef</a></li>
<li>CID0&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga26bbad5d9e0f1d302611d52373aef839">ITM_Type</a></li>
<li>CID1&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4e60a608afd6433ecd943d95e417b80b">ITM_Type</a></li>
<li>CID2&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gad98950702e55d1851e91b22de07b11aa">ITM_Type</a></li>
<li>CID3&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab9af64f413bf6f67e2a8044481292f67">ITM_Type</a></li>
<li>CIDR0&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gabc2bdc9a5ee48c0814fd86cc6808f506">DBGMCU_TypeDef</a></li>
<li>CIDR1&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga4be8ec4d2f7049813ba3a4b784ee1f3a">DBGMCU_TypeDef</a></li>
<li>CIDR2&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga9bb7b0160d06696ae317e678bae0c8ca">DBGMCU_TypeDef</a></li>
<li>CIDR3&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gadbb91b58b52c1f4638f373efd5bf8aa1">DBGMCU_TypeDef</a></li>
<li>CIER&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga197c5ad92b90b5d78ebb04f072983c14">RCC_TypeDef</a></li>
<li>CIFR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gaf7b2383b3d5fbc21e7356b6cbefc2c0f">RCC_TypeDef</a></li>
<li>CKDIV&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga9671e475d38f40acc390bb04dd4a4296">FDCAN_Config_TypeDef</a></li>
<li>CkperClockSelection&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___h_a_l___driver.html#ga051738051123d1e7e1e735eaf06d7fba">RCC_PeriphCLKInitTypeDef</a></li>
<li>CLAIMCLR&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga1f74caab7b0a7afa848c63ce8ebc6a6f">TPI_Type</a></li>
<li>CLAIMSET&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga974d17c9a0b0b1b894e9707d158b0fbe">TPI_Type</a></li>
<li>CLBAR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga539923e2064868e7e609778474e3dd4b">DMA_Channel_TypeDef</a></li>
<li>ClearInputFilter&#160;:&#160;<a class="el" href="struct_t_i_m___clear_input_config_type_def.html#a79dfd4545a2fa8ca202bf0e80374db66">TIM_ClearInputConfigTypeDef</a></li>
<li>ClearInputPolarity&#160;:&#160;<a class="el" href="struct_t_i_m___clear_input_config_type_def.html#a952f89c595fc06fe7e0ad41f8992fda2">TIM_ClearInputConfigTypeDef</a></li>
<li>ClearInputPrescaler&#160;:&#160;<a class="el" href="struct_t_i_m___clear_input_config_type_def.html#a177e485feed1a56dbb578aa11f758c79">TIM_ClearInputConfigTypeDef</a></li>
<li>ClearInputSource&#160;:&#160;<a class="el" href="struct_t_i_m___clear_input_config_type_def.html#a53908db365bf0aa50a9217dcee98b61c">TIM_ClearInputConfigTypeDef</a></li>
<li>ClearInputState&#160;:&#160;<a class="el" href="struct_t_i_m___clear_input_config_type_def.html#ae375822fd9a07ebafaf13fc47db211db">TIM_ClearInputConfigTypeDef</a></li>
<li>CLIDR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga40b4dc749a25d1c95c2125e88683a591">SCB_Type</a></li>
<li>CLK_DIV&#160;:&#160;<a class="el" href="struct_a_m_a___capture.html#a2be310f4dd47256b247eeaf710ae6008">AMA_Capture</a></li>
<li>CLKCR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gaa94197378e20fc739d269be49d9c5d40">SDMMC_TypeDef</a></li>
<li>CLLR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga64267592cd4d0ea6184929dcc7e1333d">DMA_Channel_TypeDef</a></li>
<li>cllr_offset&#160;:&#160;<a class="el" href="struct_d_m_a___node_in_q_info_type_def.html#a85cf09ea0f9572c2b51ebf7a94776d97">DMA_NodeInQInfoTypeDef</a></li>
<li>ClockDivision&#160;:&#160;<a class="el" href="struct_t_i_m___base___init_type_def.html#a8f20e02ae2774e1523942604315b8e13">TIM_Base_InitTypeDef</a></li>
<li>ClockFilter&#160;:&#160;<a class="el" href="struct_t_i_m___clock_config_type_def.html#aed791f661f8bca36911e905631bebfa5">TIM_ClockConfigTypeDef</a></li>
<li>ClockPolarity&#160;:&#160;<a class="el" href="struct_t_i_m___clock_config_type_def.html#a765acd064e3a8fb99ec74ae5109fc5ec">TIM_ClockConfigTypeDef</a></li>
<li>ClockPrescaler&#160;:&#160;<a class="el" href="struct_a_d_c___init_type_def.html#ab791f8fac403d508e1c53b6f27cf1f24">ADC_InitTypeDef</a>, <a class="el" href="struct_t_i_m___clock_config_type_def.html#ab791f8fac403d508e1c53b6f27cf1f24">TIM_ClockConfigTypeDef</a>, <a class="el" href="struct_u_a_r_t___init_type_def.html#ab791f8fac403d508e1c53b6f27cf1f24">UART_InitTypeDef</a></li>
<li>ClockSource&#160;:&#160;<a class="el" href="struct_t_i_m___clock_config_type_def.html#afe27815154e535b96e8fa1b4d2fdd596">TIM_ClockConfigTypeDef</a></li>
<li>clockSrcFreq&#160;:&#160;<a class="el" href="struct_i3_c___ctrl_timing_type_def.html#ac1ab97131446f0e3ab92355385983b3e">I3C_CtrlTimingTypeDef</a>, <a class="el" href="struct_i3_c___tgt_timing_type_def.html#ac1ab97131446f0e3ab92355385983b3e">I3C_TgtTimingTypeDef</a></li>
<li>ClockType&#160;:&#160;<a class="el" href="struct_r_c_c___clk_init_type_def.html#afe92b105bff8e698233c286bb3018384">RCC_ClkInitTypeDef</a></li>
<li>CLRFR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gaa46ece753867049c7643819478b8330b">PKA_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gaa46ece753867049c7643819478b8330b">SAI_Block_TypeDef</a></li>
<li>CMD&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gadcf812cbe5147d300507d59d4a55935d">SDMMC_TypeDef</a></li>
<li>CMDREADDRR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gadc895fa67d9d521a7437f57be5f34ec6">DCACHE_TypeDef</a></li>
<li>CMDRSADDRR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga5969a89c760ebe2843483fcfbe5a5cb6">DCACHE_TypeDef</a></li>
<li>CNSLCKR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga14b6dc17474000c306f36ad3410166dd">SBS_TypeDef</a></li>
<li>CNT&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga6095a27d764d06750fc0d642e08f8b2a">LPTIM_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef</a></li>
<li>CNTR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga3f4200e9d3fa7ab33857cb02e2283fe7">USB_DRD_TypeDef</a></li>
<li>Code_Offset_H&#160;:&#160;<a class="el" href="struct_a_m_a___centering.html#a32206f124e9a56739a9f669a77d18cc9">AMA_Centering</a></li>
<li>Code_Offset_L&#160;:&#160;<a class="el" href="struct_a_m_a___centering.html#aee2e591088c28c3eca80baaf6922e860">AMA_Centering</a></li>
<li>Common&#160;:&#160;<a class="el" href="struct_a_m_a___block.html#a2936f43100f13b8af9146c5725bbc4d6">AMA_Block</a>, <a class="el" href="struct_f_r_a___block.html#a5648978d3f1960839d7232d344d6ec08">FRA_Block</a></li>
<li>Commutation_Delay&#160;:&#160;<a class="el" href="struct_t_i_m___hall_sensor___init_type_def.html#a5d74bf14283eb95439d6d37952274f07">TIM_HallSensor_InitTypeDef</a></li>
<li>COMP0&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga5d0c69187f8abc99ecbde49431cf0050">DWT_Type</a></li>
<li>COMP1&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf9126caaf63b99d6df5d1e040c96e2ab">DWT_Type</a></li>
<li>COMP10&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga8d5685c2bd0db66c3adaf19bc10a1150">DWT_Type</a></li>
<li>COMP11&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab5e5be1f4cce832413b02bd6eb8175f6">DWT_Type</a></li>
<li>COMP12&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga73bbb409205cd8ae8438c8a58998d205">DWT_Type</a></li>
<li>COMP13&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga8e7c69cbac19ef0b26b0ae0cc928da36">DWT_Type</a></li>
<li>COMP14&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaf5930659b3107c17fa71e61803d63f97">DWT_Type</a></li>
<li>COMP15&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae55e0087f992cfd56003fc3fe1394cb0">DWT_Type</a></li>
<li>COMP2&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaeeb1e36001c60a167399683280d6ec39">DWT_Type</a></li>
<li>COMP3&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga20b0b62a3576ee88db4a7c065cd988ac">DWT_Type</a></li>
<li>COMP4&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga8ea52ce87f7d0225db1b5ba91313f4b7">DWT_Type</a></li>
<li>COMP5&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga290e024c0b0f35317de6363a4135c3bc">DWT_Type</a></li>
<li>COMP6&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga263131067f0ad2d04a2711962a455bfa">DWT_Type</a></li>
<li>COMP7&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga26932a20b1cd18331bbe245caf8a6a92">DWT_Type</a></li>
<li>COMP8&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga9b9d9bb4b4ecab022a3d88d9cae6b5e0">DWT_Type</a></li>
<li>COMP9&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga4e090c0e6b818b63724c774f38ccab14">DWT_Type</a></li>
<li>Config&#160;:&#160;<a class="el" href="struct_a_m_a___block.html#ad216bbac9304392aceec46edd17ebd15">AMA_Block</a>, <a class="el" href="struct_f_r_a___block.html#a787788cb6fb0bfc2f9c8f82c853f10cb">FRA_Block</a></li>
<li>ContextQueue&#160;:&#160;<a class="el" href="struct_a_d_c___injection_config_type_def.html#a8f118a3aceaffe7909c4bce185a7ae0b">ADC_InjectionConfigTypeDef</a></li>
<li>ContinuousConvMode&#160;:&#160;<a class="el" href="struct_a_d_c___init_type_def.html#acb089820ffd05cfa35a3b0b89b7945fd">ADC_InitTypeDef</a></li>
<li>ControlFifo&#160;:&#160;<a class="el" href="struct_i3_c___fifo_conf_type_def.html#a3e3f053cb05ecde26e8cee426349344c">I3C_FifoConfTypeDef</a></li>
<li>ControlXferCount&#160;:&#160;<a class="el" href="struct_____i3_c___handle_type_def.html#af53389afb72ac4b448abb0a103f5be73">__I3C_HandleTypeDef</a></li>
<li>COUNT1R&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gaf5f69c7caf292022d559056ab76b8f0d">TAMP_TypeDef</a></li>
<li>CounterMode&#160;:&#160;<a class="el" href="struct_t_i_m___base___init_type_def.html#a4b29303489c983d0e9326d7ae0196ceb">TIM_Base_InitTypeDef</a></li>
<li>CPACR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gab8e9dd6ca5f31244ea352ed0c19155d8">SCB_Type</a></li>
<li>CPDLPSTATE&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac78e610d52240c82fab16be25c28b60a">PwrModCtl_Type</a></li>
<li>CPICNT&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga29ca657c77928334be08a2e6555be950">DWT_Type</a></li>
<li>CPPWR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga6236035fc90059a599910d9cb9299ff0">ICB_Type</a>, <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga6236035fc90059a599910d9cb9299ff0">SCnSCB_Type</a></li>
<li>CPUID&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gadbf8292503748ba6421a523bdee6819d">SCB_Type</a></li>
<li>CR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CEC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CRC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CRS_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">DAC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">DBGMCU_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">DCACHE_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">DCMI_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">DLYB_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">FMAC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">GTZC_MPCBB_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">GTZC_TZSC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">HASH_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">I3C_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">ICACHE_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">LPTIM_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">PKA_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">PSSI_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">RAMCFG_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">RCC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">RNG_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">RTC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">UCPD_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">WWDG_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">XSPI_TypeDef</a></li>
<li>CR1&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">I2C_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">SAI_Block_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">SPI_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">TAMP_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">TIM_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gab0ec7102960640751d44e92ddac994f0">USART_TypeDef</a></li>
<li>CR2&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">I2C_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">SAI_Block_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">SPI_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">TAMP_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">TIM_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gafdfa307571967afb1d97943e982b6586">USART_TypeDef</a></li>
<li>CR3&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gadd5b8e29a64c55dcd65ca4201118e9d1">TAMP_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gadd5b8e29a64c55dcd65ca4201118e9d1">USART_TypeDef</a></li>
<li>Crc&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga30b1c8a5b0892cd539161ee644ac6d41">RSSLIB_DataProvisioningConf_t</a></li>
<li>CRCAPR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gabb025a82fdd7c05cb9dd4a7001b46e0c">I3C_TypeDef</a></li>
<li>CRCPOLY&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gab31a7d95808ec5d53570eaaffd4f25f7">SPI_TypeDef</a></li>
<li>CREL&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga9fd0362bbfc6a3137b441bdc6a39511d">FDCAN_GlobalTypeDef</a></li>
<li>CRR0&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gaeacaf6cc106e7e5796733445b12947a0">ICACHE_TypeDef</a></li>
<li>CRR1&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gaa00a83ce2b32079db19cd16b10738a9e">ICACHE_TypeDef</a></li>
<li>CRR2&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gabe40051f69f45a5d0784493a1d13386a">ICACHE_TypeDef</a></li>
<li>CRR3&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga62e31b92848317acdea12bca718cb61a">ICACHE_TypeDef</a></li>
<li>CRRCR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga7f0ff70edf1518ec0cf18b3868ae8419">RCC_TypeDef</a></li>
<li>CSAR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gaf9ab99d74989193a551ecdde079dc3dd">DMA_Channel_TypeDef</a></li>
<li>CSICalibrationValue&#160;:&#160;<a class="el" href="struct_r_c_c___osc_init_type_def.html#a5b2e252e8336482c5e9a333610321116">RCC_OscInitTypeDef</a></li>
<li>CSICFGR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga509735dee2d83416e04377cc67446fd1">RCC_TypeDef</a></li>
<li>CSIState&#160;:&#160;<a class="el" href="struct_r_c_c___osc_init_type_def.html#a7a5e7e72ba93d00a31f04c2bfead181c">RCC_OscInitTypeDef</a></li>
<li>CSLCKR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gacccfa20a08db02e4146d96fcf434f881">SBS_TypeDef</a></li>
<li>CSPSR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gabf4a378b17278d98d2a5f9315fce7a5e">TPI_Type</a></li>
<li>CSR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">ADC_Common_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">CORDIC_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">DMA_Channel_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#gacb521a6641fbbbccfcd6c3906382326c">HASH_TypeDef</a>, <a class="el" href="group___s_t_m32_h563xx.html#ga876dd0a8546697065f406b7543e27af2">VREFBUF_TypeDef</a></li>
<li>CSSELR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae627674bc3ccfc2d67caccfc1f4ea4ed">SCB_Type</a></li>
<li>CTR&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaad937861e203bb05ae22c4369c458561">SCB_Type</a></li>
<li>CTR1&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gada8969be36eab0c9fe3924bace354fb8">DMA_Channel_TypeDef</a></li>
<li>CTR2&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gaa9dfe7d89068455bb198d2da39f6cc1f">DMA_Channel_TypeDef</a></li>
<li>CTR3&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gab1e7feb5c6da614440b430cf5900cb51">DMA_Channel_TypeDef</a></li>
<li>CTRL&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac81efc171e9852a36caeb47122bfec5b">DWT_Type</a>, <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac81efc171e9852a36caeb47122bfec5b">MPU_Type</a>, <a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac81efc171e9852a36caeb47122bfec5b">SysTick_Type</a></li>
<li>ctrl&#160;:&#160;<a class="el" href="struct_d_w_i_c___m_a_p_p_i_n_g.html#a0d97e7fd2779b95f48b0209e818306f3">DWIC_MAPPING</a></li>
<li>CtrlBuf&#160;:&#160;<a class="el" href="struct_i3_c___xfer_type_def.html#a7bc37dd267172210837fdc5b66b558f0">I3C_XferTypeDef</a></li>
<li>CtrlBusCharacteristic&#160;:&#160;<a class="el" href="struct_i3_c___init_type_def.html#a8804155dec58e0d69f97a88b42dff429">I3C_InitTypeDef</a></li>
<li>CtrlCapability&#160;:&#160;<a class="el" href="struct_i3_c___tgt_conf_type_def.html#aae0a32c93b38b5273be182c7782156d5">I3C_TgtConfTypeDef</a></li>
<li>CtrlRoleAllowed&#160;:&#160;<a class="el" href="struct_i3_c___c_c_c_info_type_def.html#a3b6cde18b8b6eeb8cc400d47b049c25b">I3C_CCCInfoTypeDef</a></li>
<li>CtrlRoleReqAck&#160;:&#160;<a class="el" href="struct_i3_c___device_conf_type_def.html#ad446be9aef06a6adef5412b1cd5ff9e7">I3C_DeviceConfTypeDef</a></li>
<li>CtrlRoleRequest&#160;:&#160;<a class="el" href="struct_i3_c___tgt_conf_type_def.html#a71f68e78122ffac404ac16dfaf3195f7">I3C_TgtConfTypeDef</a></li>
<li>CtrlStopTransfer&#160;:&#160;<a class="el" href="struct_i3_c___device_conf_type_def.html#abab689318d0dfbde9ad011f71f6ab9c9">I3C_DeviceConfTypeDef</a></li>
<li>currentnode_addr&#160;:&#160;<a class="el" href="struct_d_m_a___node_in_q_info_type_def.html#ad2407689d50b182fd6e304844655da25">DMA_NodeInQInfoTypeDef</a></li>
<li>currentnode_pos&#160;:&#160;<a class="el" href="struct_d_m_a___node_in_q_info_type_def.html#a5514769196732b96df3a67b8fba9ec75">DMA_NodeInQInfoTypeDef</a></li>
<li>CurrentX&#160;:&#160;<a class="el" href="struct_s_s_d1306__t.html#ac99aebbb618d825af227d65c78291ba6">SSD1306_t</a></li>
<li>CurrentY&#160;:&#160;<a class="el" href="struct_s_s_d1306__t.html#a642c71d0da504f9e4737e5d8869a5a43">SSD1306_t</a></li>
<li>CWSIZER&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#gaa3ccc5d081bbee3c61ae9aa5e0c83af9">DCMI_TypeDef</a></li>
<li>CWSTRTR&#160;:&#160;<a class="el" href="group___s_t_m32_h563xx.html#ga919b70dd8762e44263a02dfbafc7b8ce">DCMI_TypeDef</a></li>
<li>CYCCNT&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga14822f5ad3426799332ac537d9293f3c">DWT_Type</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
