
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120013                       # Number of seconds simulated
sim_ticks                                120012990312                       # Number of ticks simulated
final_tick                               689844283446                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 154577                       # Simulator instruction rate (inst/s)
host_op_rate                                   200857                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                8070767                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902304                       # Number of bytes of host memory used
host_seconds                                 14870.09                       # Real time elapsed on the host
sim_insts                                  2298579077                       # Number of instructions simulated
sim_ops                                    2986756726                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      6084480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      9943040                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16030976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1443968                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1443968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        47535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        77680                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                125242                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11281                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11281                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     50698512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     82849698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               133577007                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14932                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13865                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28797                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12031764                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12031764                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12031764                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     50698512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13865                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     82849698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145608771                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               287800937                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21157473                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18795181                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1827678                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11132364                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10839895                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340095                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52598                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228334454                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119799567                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21157473                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12179990                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24211200                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5614995                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3068582                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13970579                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1820326                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259392095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.520123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.768680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235180895     90.67%     90.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096256      0.42%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2036840      0.79%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765309      0.68%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3590092      1.38%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4345954      1.68%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1044089      0.40%     96.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565916      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9766744      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259392095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073514                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.416258                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226265468                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5154005                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24174677                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24940                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3773004                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060454                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134844370                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3773004                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226556080                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2886157                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1305469                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23903226                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       968157                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134690841                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90367                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       652872                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177764160                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608958360                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608958360                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31052961                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18470                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9250                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2808842                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23504583                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143829                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        75341                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928814                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134192517                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18470                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127425180                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80143                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20493677                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42703223                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259392095                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.491245                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.173983                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204805946     78.96%     78.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22921564      8.84%     87.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11760758      4.53%     92.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6724449      2.59%     94.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7498975      2.89%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3754110      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1508845      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350351      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        67097      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259392095                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233202     47.24%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        185749     37.62%     84.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74746     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99997104     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005854      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22291095     17.49%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121907      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127425180                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.442755                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             493697                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003874                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    514816295                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154704957                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124473762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127918877                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       226638                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3978774                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          233                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114921                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3773004                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2064683                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        77181                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134210988                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6368                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23504583                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143829                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9250                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37438                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          753                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          293                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821170                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103629                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1924799                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126308357                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22016438                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1116823                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26138295                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19526600                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121857                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.438874                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124507842                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124473762                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71161942                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164119015                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.432500                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433600                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21566338                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1832103                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255619091                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.440692                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.290344                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213417578     83.49%     83.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15991587      6.26%     89.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12499239      4.89%     94.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2471152      0.97%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114123      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1056285      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4519427      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006388      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1543312      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255619091                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1543312                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388291329                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272204166                       # The number of ROB writes
system.switch_cpus0.timesIdled                6087593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28408842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.878009                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.878009                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.347462                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.347462                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584955285                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162306154                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142696976                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               287800937                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25225795                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20434195                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2311067                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9937927                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9501399                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2830451                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       104678                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    213073476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             140267218                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25225795                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12331850                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30715586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7094765                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5626911                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13332140                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2309076                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    254149681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.678144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.050408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       223434095     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2857889      1.12%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2242963      0.88%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5291646      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1140854      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1771148      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1360420      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          855799      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15194867      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    254149681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087650                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.487376                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       210687227                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8082503                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30588508                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       105223                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4686219                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4352432                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        48233                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     172011189                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        85994                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4686219                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       211271939                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2471794                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3925648                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30071453                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1722620                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     171857978                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        44998                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        319217                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       619292                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       272260                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    241791588                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    801958412                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    801958412                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    196188300                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45603267                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41036                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22027                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5483032                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16698021                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8287531                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       153622                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1847051                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170629084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        41015                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        160264069                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       164449                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28565875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59436581                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3015                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    254149681                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.630589                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.301850                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    185064500     72.82%     72.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29603477     11.65%     84.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14354179      5.65%     90.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9601807      3.78%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8878688      3.49%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2982290      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3080396      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       436517      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       147827      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    254149681                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         459694     59.22%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        158383     20.40%     79.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158173     20.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    134619314     84.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2428554      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19001      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14972371      9.34%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8224829      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     160264069                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.556857                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             776250                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004844                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    575618517                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    199236529                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    156142320                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     161040319                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       405023                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3787894                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          555                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       213908                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4686219                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1551337                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111883                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170670099                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11731                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16698021                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8287531                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22015                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94171                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          555                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1255130                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1311107                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2566237                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    157338625                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14454909                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2925443                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22678361                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22306171                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8223452                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.546693                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             156143251                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            156142320                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92473051                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        255317888                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.542536                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362188                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    114931192                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    141144451                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29526812                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2313196                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    249463462                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.565792                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.370744                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    190213278     76.25%     76.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27881509     11.18%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12170079      4.88%     92.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6916907      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5010261      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1966019      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1522639      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1097070      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2685700      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    249463462                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    114931192                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     141144451                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20983747                       # Number of memory references committed
system.switch_cpus1.commit.loads             12910124                       # Number of loads committed
system.switch_cpus1.commit.membars              19000                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20279441                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        127176130                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2873176                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2685700                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           417449025                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346028863                       # The number of ROB writes
system.switch_cpus1.timesIdled                3454431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               33651256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          114931192                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            141144451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    114931192                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.504115                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.504115                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.399343                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.399343                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       708679463                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      217465749                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      158847865                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         38000                       # number of misc regfile writes
system.l2.replacements                         128401                       # number of replacements
system.l2.tagsinuse                               512                       # Cycle average of tags in use
system.l2.total_refs                            20351                       # Total number of references to valid blocks.
system.l2.sampled_refs                         128913                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.157866                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            14.783079                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.046676                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    205.647240                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.047576                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    290.312950                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.510017                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.652462                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028873                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000091                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.401655                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000093                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.567017                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000996                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.001274                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3675                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         6689                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10364                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13039                       # number of Writeback hits
system.l2.Writeback_hits::total                 13039                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3675                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         6689                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10364                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3675                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         6689                       # number of overall hits
system.l2.overall_hits::total                   10364                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        47535                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        77680                       # number of ReadReq misses
system.l2.ReadReq_misses::total                125242                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        47535                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        77680                       # number of demand (read+write) misses
system.l2.demand_misses::total                 125242                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        47535                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        77680                       # number of overall misses
system.l2.overall_misses::total                125242                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2466540                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   7976961261                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2271138                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  13229520749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     21211219688                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2466540                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   7976961261                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2271138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  13229520749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21211219688                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2466540                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   7976961261                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2271138                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  13229520749                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21211219688                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51210                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        84369                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              135606                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13039                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13039                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51210                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        84369                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               135606                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51210                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        84369                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              135606                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.928237                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.920717                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.923573                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.928237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.920717                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.923573                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.928237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.920717                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.923573                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 176181.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167812.375323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 174702.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 170307.939611                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 169361.872918                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 176181.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167812.375323                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 174702.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 170307.939611                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169361.872918                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 176181.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167812.375323                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 174702.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 170307.939611                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169361.872918                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11281                       # number of writebacks
system.l2.writebacks::total                     11281                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        47535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        77680                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           125242                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        47535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        77680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            125242                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        47535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        77680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           125242                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1653251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   5207754380                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1510742                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   8703135361                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13914053734                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1653251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   5207754380                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1510742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   8703135361                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13914053734                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1653251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   5207754380                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1510742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   8703135361                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13914053734                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.928237                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.920717                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.923573                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.928237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.920717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.923573                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.928237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.920717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.923573                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118089.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109556.208688                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116210.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112038.302794                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 111097.345411                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 118089.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109556.208688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 116210.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 112038.302794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111097.345411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 118089.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109556.208688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 116210.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 112038.302794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111097.345411                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.988958                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014002680                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874311.792976                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.988958                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022418                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866969                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13970564                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13970564                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13970564                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13970564                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13970564                       # number of overall hits
system.cpu0.icache.overall_hits::total       13970564                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2852958                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2852958                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2852958                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2852958                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2852958                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2852958                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13970579                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13970579                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13970579                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13970579                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13970579                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13970579                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 190197.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 190197.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 190197.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 190197.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 190197.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 190197.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2583140                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2583140                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2583140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2583140                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2583140                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2583140                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       184510                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       184510                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       184510                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       184510                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       184510                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       184510                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51210                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246995937                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51466                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4799.206020                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   208.417332                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    47.582668                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.814130                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.185870                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20086628                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20086628                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9255                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9255                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24097062                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24097062                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24097062                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24097062                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       207491                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       207491                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       207491                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        207491                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       207491                       # number of overall misses
system.cpu0.dcache.overall_misses::total       207491                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  32542570482                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  32542570482                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  32542570482                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  32542570482                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  32542570482                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  32542570482                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20294119                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20294119                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24304553                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24304553                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24304553                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24304553                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010224                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010224                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008537                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008537                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008537                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008537                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 156838.467606                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 156838.467606                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 156838.467606                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 156838.467606                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 156838.467606                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 156838.467606                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4511                       # number of writebacks
system.cpu0.dcache.writebacks::total             4511                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       156281                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       156281                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       156281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       156281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       156281                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       156281                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51210                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51210                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51210                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51210                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8612028479                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8612028479                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8612028479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8612028479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8612028479                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8612028479                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002107                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002107                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 168170.835364                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 168170.835364                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 168170.835364                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 168170.835364                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 168170.835364                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 168170.835364                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997538                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096987626                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234190.684318                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997538                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13332125                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13332125                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13332125                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13332125                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13332125                       # number of overall hits
system.cpu1.icache.overall_hits::total       13332125                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2823379                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2823379                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2823379                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2823379                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2823379                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2823379                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13332140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13332140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13332140                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13332140                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13332140                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13332140                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 188225.266667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 188225.266667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 188225.266667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 188225.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 188225.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 188225.266667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2379038                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2379038                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2379038                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2379038                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2379038                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2379038                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 183002.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 183002.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 183002.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 183002.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 183002.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 183002.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 84369                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194673944                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 84625                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2300.430653                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.304765                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.695235                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907440                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092560                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10829454                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10829454                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8035622                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8035622                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21801                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21801                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19000                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19000                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18865076                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18865076                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18865076                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18865076                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       203157                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       203157                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       203157                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        203157                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       203157                       # number of overall misses
system.cpu1.dcache.overall_misses::total       203157                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  36635084108                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  36635084108                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  36635084108                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  36635084108                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  36635084108                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  36635084108                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11032611                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11032611                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8035622                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8035622                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19000                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19000                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19068233                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19068233                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19068233                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19068233                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018414                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018414                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010654                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010654                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010654                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010654                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 180328.928405                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 180328.928405                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 180328.928405                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 180328.928405                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 180328.928405                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 180328.928405                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8528                       # number of writebacks
system.cpu1.dcache.writebacks::total             8528                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       118788                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       118788                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       118788                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       118788                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       118788                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       118788                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        84369                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        84369                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        84369                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        84369                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        84369                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        84369                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  14328781978                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14328781978                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  14328781978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14328781978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  14328781978                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14328781978                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004425                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004425                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004425                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004425                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 169834.678353                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 169834.678353                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 169834.678353                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 169834.678353                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 169834.678353                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 169834.678353                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
