# do AP1_Exercice_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:19 on Jul 25,2023
# vlog -work work additionneur1bit.vo 
# -- Compiling module additionneur1bit
# 
# Top level modules:
# 	additionneur1bit
# End time: 11:42:19 on Jul 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:19 on Jul 25,2023
# vlog -work work test_add1bit.vwf.vt 
# -- Compiling module additionneur1bit_vlg_vec_tst
# 
# Top level modules:
# 	additionneur1bit_vlg_vec_tst
# End time: 11:42:19 on Jul 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.additionneur1bit_vlg_vec_tst 
# Start time: 11:42:19 on Jul 25,2023
# Loading work.additionneur1bit_vlg_vec_tst
# Loading work.additionneur1bit
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# GetModuleFileName: Le module spécifié est introuvable.
# 
# 
# after#25
# ** Note: $finish    : test_add1bit.vwf.vt(48)
#    Time: 100 us  Iteration: 0  Instance: /additionneur1bit_vlg_vec_tst
# End time: 11:42:19 on Jul 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
