User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/WriteDynamicEnergy/SRAM/2048KB/2048KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 2MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write energy ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 2048 Rows x 2048 Columns
Mux Level:
 - Senseamp Mux      : 1
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 64
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.334mm x 911.993um = 1.217mm^2
 |--- Mat Area      = 1.334mm x 911.993um = 1.217mm^2   (97.414%)
 |--- Subarray Area = 660.007um x 455.997um = 300960.840um^2   (98.480%)
 - Area Efficiency = 97.414%
Timing:
 -  Read Latency = 8.417ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 8.417ns
    |--- Predecoder Latency = 415.409ps
    |--- Subarray Latency   = 8.001ns
       |--- Row Decoder Latency = 3.555ns
       |--- Bitline Latency     = 4.309ns
       |--- Senseamp Latency    = 3.759ps
       |--- Mux Latency         = 133.329ps
       |--- Precharge Latency   = 9.040ns
 - Write Latency = 8.417ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 8.417ns
    |--- Predecoder Latency = 415.409ps
    |--- Subarray Latency   = 8.001ns
       |--- Row Decoder Latency = 3.555ns
       |--- Charge Latency      = 5.641ns
 - Read Bandwidth  = 1.186GB/s
 - Write Bandwidth = 2.000GB/s
Power:
 -  Read Dynamic Energy = 291.203pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 291.203pJ per mat
    |--- Predecoder Dynamic Energy = 0.425pJ
    |--- Subarray Dynamic Energy   = 72.695pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.175pJ
       |--- Mux Decoder Dynamic Energy = 0.418pJ
       |--- Senseamp Dynamic Energy    = 0.702pJ
       |--- Mux Dynamic Energy         = 0.045pJ
       |--- Precharge Dynamic Energy   = 0.776pJ
 - Write Dynamic Energy = 7.393pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 7.393pJ per mat
    |--- Predecoder Dynamic Energy = 0.425pJ
    |--- Subarray Dynamic Energy   = 1.742pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.175pJ
       |--- Mux Decoder Dynamic Energy = 0.418pJ
       |--- Mux Dynamic Energy         = 0.045pJ
 - Leakage Power = 161.273uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 161.273uW per mat

Finished!
