<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1498" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1498{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_1498{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1498{left:96px;bottom:29px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4_1498{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t5_1498{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_1498{left:96px;bottom:979px;letter-spacing:0.23px;}
#t7_1498{left:96px;bottom:957px;letter-spacing:0.14px;word-spacing:-0.55px;}
#t8_1498{left:96px;bottom:936px;letter-spacing:0.25px;word-spacing:-0.01px;}
#t9_1498{left:96px;bottom:915px;letter-spacing:0.42px;word-spacing:0.01px;}
#ta_1498{left:96px;bottom:893px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_1498{left:96px;bottom:858px;letter-spacing:0.94px;word-spacing:-0.02px;}
#tc_1498{left:96px;bottom:837px;letter-spacing:0.17px;}
#td_1498{left:96px;bottom:815px;letter-spacing:0.14px;word-spacing:-0.45px;}
#te_1498{left:96px;bottom:780px;letter-spacing:0.13px;word-spacing:-0.1px;}
#tf_1498{left:96px;bottom:759px;letter-spacing:0.35px;}
#tg_1498{left:96px;bottom:737px;letter-spacing:0.13px;word-spacing:-0.31px;}
#th_1498{left:96px;bottom:716px;letter-spacing:0.08px;word-spacing:-0.43px;}
#ti_1498{left:96px;bottom:681px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tj_1498{left:96px;bottom:646px;letter-spacing:1.41px;word-spacing:0.01px;}
#tk_1498{left:96px;bottom:624px;letter-spacing:0.16px;word-spacing:-0.45px;}
#tl_1498{left:96px;bottom:589px;letter-spacing:0.56px;word-spacing:0.01px;}
#tm_1498{left:96px;bottom:568px;letter-spacing:0.45px;word-spacing:-0.01px;}
#tn_1498{left:96px;bottom:546px;letter-spacing:0.13px;word-spacing:-0.37px;}
#to_1498{left:96px;bottom:507px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tp_1498{left:96px;bottom:380px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tq_1498{left:96px;bottom:345px;letter-spacing:0.19px;word-spacing:-0.45px;}
#tr_1498{left:96px;bottom:305px;letter-spacing:0.18px;word-spacing:-0.69px;}
#ts_1498{left:96px;bottom:270px;letter-spacing:0.17px;}
#tt_1498{left:96px;bottom:230px;letter-spacing:0.17px;}
#tu_1498{left:96px;bottom:1013px;letter-spacing:0.29px;}
#tv_1498{left:668px;bottom:1013px;letter-spacing:0.25px;}
#tw_1498{left:99px;bottom:466px;letter-spacing:0.16px;}
#tx_1498{left:312px;bottom:466px;letter-spacing:0.16px;}
#ty_1498{left:446px;bottom:466px;letter-spacing:0.14px;}
#tz_1498{left:105px;bottom:431px;letter-spacing:0.19px;}
#t10_1498{left:319px;bottom:431px;letter-spacing:0.13px;word-spacing:-0.38px;}
#t11_1498{left:452px;bottom:438px;letter-spacing:0.11px;word-spacing:0.01px;}
#t12_1498{left:452px;bottom:423px;letter-spacing:0.11px;}
#t13_1498{left:134px;bottom:182px;letter-spacing:0.14px;}
#t14_1498{left:248px;bottom:182px;letter-spacing:0.16px;}
#t15_1498{left:287px;bottom:200px;letter-spacing:0.07px;}
#t16_1498{left:294px;bottom:182px;letter-spacing:0.15px;}
#t17_1498{left:340px;bottom:182px;letter-spacing:0.14px;}
#t18_1498{left:558px;bottom:182px;letter-spacing:0.14px;word-spacing:0.02px;}
#t19_1498{left:102px;bottom:157px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1a_1498{left:102px;bottom:142px;letter-spacing:0.19px;}
#t1b_1498{left:259px;bottom:149px;}
#t1c_1498{left:306px;bottom:149px;}
#t1d_1498{left:370px;bottom:149px;}
#t1e_1498{left:420px;bottom:157px;letter-spacing:0.12px;}
#t1f_1498{left:420px;bottom:142px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1g_1498{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1498{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1498{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1498{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1498{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1498{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s6_1498{font-size:15px;font-family:Arial_61s;color:#000;}
.s7_1498{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1498" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1498Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1498" style="-webkit-user-select: none;"><object width="935" height="1210" data="1498/1498.svg" type="image/svg+xml" id="pdf1498" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1498" class="t s1_1498">General-Purpose </span><span id="t2_1498" class="t s1_1498">231 </span>
<span id="t3_1498" class="t s1_1498">Instruction Reference </span>
<span id="t4_1498" class="t s1_1498">24594—Rev. 3.35—June 2023 </span><span id="t5_1498" class="t s1_1498">AMD64 Technology </span>
<span id="t6_1498" class="t s2_1498">Acts as a barrier to force strong memory ordering (serialization) between load and store instructions </span>
<span id="t7_1498" class="t s2_1498">preceding the MFENCE, and load and store instructions that follow the MFENCE. The processor may </span>
<span id="t8_1498" class="t s2_1498">perform loads out of program order with respect to non-conflicting stores for certain memory types. </span>
<span id="t9_1498" class="t s2_1498">The MFENCE instruction ensures that the system completes all previous memory accesses before </span>
<span id="ta_1498" class="t s2_1498">executing subsequent accesses. </span>
<span id="tb_1498" class="t s2_1498">The MFENCE instruction is weakly-ordered with respect to data and instruction prefetches. </span>
<span id="tc_1498" class="t s2_1498">Speculative loads initiated by the processor, or specified explicitly using cache-prefetch instructions, </span>
<span id="td_1498" class="t s2_1498">can be reordered around an MFENCE. </span>
<span id="te_1498" class="t s2_1498">In addition to load and store instructions, the MFENCE instruction is strongly ordered with respect to </span>
<span id="tf_1498" class="t s2_1498">other MFENCE instructions, LFENCE instructions, SFENCE instructions, serializing instructions, </span>
<span id="tg_1498" class="t s2_1498">and CLFLUSH instructions. Further details on the use of MFENCE to order accesses among differing </span>
<span id="th_1498" class="t s2_1498">memory types may be found in APM Volume 2, Section 7.4 “Memory Types” on page 12. </span>
<span id="ti_1498" class="t s2_1498">The MFENCE instruction is a serializing instruction. </span>
<span id="tj_1498" class="t s2_1498">MFENCE is an SSE2 instruction. Support for SSE2 instructions is indicated by CPUID </span>
<span id="tk_1498" class="t s2_1498">Fn0000_0001_EDX[SSE2] = 1. </span>
<span id="tl_1498" class="t s2_1498">For more information on using the CPUID instruction, see the instruction reference page for the </span>
<span id="tm_1498" class="t s2_1498">CPUID instruction on page 165. For a description of all feature flags related to instruction subset </span>
<span id="tn_1498" class="t s2_1498">support, see Appendix D, “Instruction Subsets and CPUID Feature Flags,” on page 591. </span>
<span id="to_1498" class="t s3_1498">Instruction Encoding </span>
<span id="tp_1498" class="t s3_1498">Related Instructions </span>
<span id="tq_1498" class="t s2_1498">LFENCE, SFENCE, MCOMMIT </span>
<span id="tr_1498" class="t s3_1498">rFLAGS Affected </span>
<span id="ts_1498" class="t s2_1498">None </span>
<span id="tt_1498" class="t s3_1498">Exceptions </span>
<span id="tu_1498" class="t s4_1498">MFENCE </span><span id="tv_1498" class="t s4_1498">Memory Fence </span>
<span id="tw_1498" class="t s5_1498">Mnemonic </span><span id="tx_1498" class="t s5_1498">Opcode </span><span id="ty_1498" class="t s5_1498">Description </span>
<span id="tz_1498" class="t s6_1498">MFENCE </span><span id="t10_1498" class="t s6_1498">0F AE F0 </span>
<span id="t11_1498" class="t s6_1498">Force strong ordering of (serialized) load and store </span>
<span id="t12_1498" class="t s6_1498">operations. </span>
<span id="t13_1498" class="t s5_1498">Exception </span><span id="t14_1498" class="t s5_1498">Real </span>
<span id="t15_1498" class="t s5_1498">Virtual </span>
<span id="t16_1498" class="t s5_1498">8086 </span><span id="t17_1498" class="t s5_1498">Protected </span><span id="t18_1498" class="t s5_1498">Cause of Exception </span>
<span id="t19_1498" class="t s6_1498">Invalid opcode, </span>
<span id="t1a_1498" class="t s6_1498">#UD </span>
<span id="t1b_1498" class="t s6_1498">X </span><span id="t1c_1498" class="t s6_1498">X </span><span id="t1d_1498" class="t s6_1498">X </span>
<span id="t1e_1498" class="t s6_1498">SSE2 instructions are not supported, as indicated by CPUID </span>
<span id="t1f_1498" class="t s6_1498">Fn0000_0001_EDX[SSE2] = 0. </span>
<span id="t1g_1498" class="t s7_1498">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
