

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            3 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 6
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_ImhV25
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_veBH63"
Running: cat _ptx_veBH63 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_EGg8M2
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_EGg8M2 --output-file  /dev/null 2> _ptx_veBH63info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_veBH63 _ptx2_EGg8M2 _ptx_veBH63info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=92160 (inst/sec) elapsed = 0:0:00:01 / Sun Feb 28 21:39:50 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(28,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 248129 (ipc=248.1) sim_rate=124064 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:39:51 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(63,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1232,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1232,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1233,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1234,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1241,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1241,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1242,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1243,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1244,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1248,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1248,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1249,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1249,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1250,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1250,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1251,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1251,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1251,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1252,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1253,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1254,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1258,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1258,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1259,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1259,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1259,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1260,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1260,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1261,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1261,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1262,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1262,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1263,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1264,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1264,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1265,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1265,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1271,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1271,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1272,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1273,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1274,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1275,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1276,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1276,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1277,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1278,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1278,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1279,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1280,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1281,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1281,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1282,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1282,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1283,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1283,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1284,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1284,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1285,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1286,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1287,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1288,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1288,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1288,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1288,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1290,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1291,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1291,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1291,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1292,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1293,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1298,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1298,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1298,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1298,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1298,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1298,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1298,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1298,0), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1299,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1299,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1299,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1300,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1300,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1301,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1302,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1303,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1303,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1304,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1304,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1306,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1307,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1309,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1310,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1311,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1312,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1313,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1314,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1316,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1317,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1321,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1321,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1322,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1323,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1324,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1325,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1325,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1326,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1326,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1328,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1329,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1336,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1338,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1339,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1343,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1344,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1346,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1346,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1347,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1348,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1352,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1353,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(151,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(101,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(169,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1702,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1703,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1716,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1717,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1748,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1749,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1755,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1755,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1756,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1766,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1767,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1770,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1771,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1774,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1775,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1779,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1779,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1780,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1780,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1784,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1785,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1791,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1792,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1795,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1796,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1800,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1801,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1805,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1806,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1808,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1809,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1817,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1818,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1820,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1820,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1821,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1821,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1827,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1827,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1828,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1828,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1830,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1838,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1839,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1840,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1841,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1847,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1848,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1856,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1857,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1857,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1858,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1866,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1867,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1868,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1870,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1872,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1873,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(166,0,0) tid=(45,0,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1874,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1875,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1877,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1888,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1888,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1889,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1890,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1891,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1891,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1891,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1892,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1892,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1893,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1905,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1906,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1907,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1908,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1913,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1914,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1916,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1917,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1919,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1919,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1920,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1920,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1920,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1921,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1922,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1922,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1923,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1924,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1927,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1928,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1935,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1950,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1951,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1956,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1957,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1958,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1959,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1964,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1965,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1968,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1968,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1969,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1970,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1970,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1970,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1971,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1971,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1974,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1974,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1974,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1975,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1976,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1977,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1981,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1988,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(227,0,0) tid=(235,0,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1998,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1999,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1999,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(2000,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 736881 (ipc=368.4) sim_rate=245627 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:39:52 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2006,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2011,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2012,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2012,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2013,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2021,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2021,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2022,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2022,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2023,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2026,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2028,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2028,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2041,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2048,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2050,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2060,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2060,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2062,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2092,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(188,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2163,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2163,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2181,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2181,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2193,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2205,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2228,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2231,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2231,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2254,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2263,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2264,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2264,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2268,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2269,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2273,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2288,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2292,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2302,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2305,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2306,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2322,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2322,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2332,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2336,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2337,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2343,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2351,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2366,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2371,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2380,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2384,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2390,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2396,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2396,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2404,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2407,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2410,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2413,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2420,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2423,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2430,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2439,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2440,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2440,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2458,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2459,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2466,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2466,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2470,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2473,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2475,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2477,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2486,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2490,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2493,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2495,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2497,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2510,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2519,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 917626 (ipc=203.9) sim_rate=229406 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:39:53 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5909,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5910
gpu_sim_insn = 917736
gpu_ipc =     155.2853
gpu_tot_sim_cycle = 5910
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.2853
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 272
gpu_stall_icnt2sh    = 835
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5484
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 120, Miss = 30, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2887
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5484
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 2887
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2887
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2887
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6540	W0_Idle:15504	W0_Scoreboard:28095	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 403 
averagemflatency = 291 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5909 
mrq_lat_table:193 	38 	45 	45 	66 	89 	71 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	579 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	229 	301 	8 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         0         0         0         0         0        32        32         0         0         0        10         0         0         0         0 
dram[1]:         0         0         0         0         0        12         0         0         0         0         0        10         0         0         0         0 
dram[2]:         0         0         0         0        10         0         0         0         0         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2740         0         0         0       879       887      4961      4125      1760      1735      2356      2334         0         0         0         0 
dram[1]:         0         0         0      3851       885      1247       941       932      1726      1744      2337      3158      4332      5138      3924      3116 
dram[2]:         0         0      4259         0      2157       897       941       932      1732      1726      1482      2326         0      5547         0         0 
average row accesses per activate:
dram[0]:  4.000000      -nan      -nan      -nan 10.000000 10.000000 17.000000 17.000000 32.000000 32.000000 12.000000  6.000000      -nan      -nan      -nan      -nan 
dram[1]:       inf      -nan      -nan  2.000000 10.000000  5.666667 32.000000 32.000000 32.000000 32.000000 14.000000  6.000000  2.000000  1.000000  1.000000  1.000000 
dram[2]:      -nan      -nan  2.000000      -nan  6.000000 12.000000 32.000000 32.000000 32.000000 32.000000  4.333333 10.000000      -nan  1.000000      -nan      -nan 
average row locality = 548/41 = 13.365853
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0        10        10        33        33        32        32        12        11         0         0         0         0 
dram[1]:         2         0         0         1        10        15        32        32        32        32        14        11         2         1         1         1 
dram[2]:         0         0         1         0        11        12        32        32        32        32        12        10         0         1         0         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 186/175 = 1.06
number of total write accesses:
dram[0]:         0         0         0         0         0         0         1         1         0         0         0         1         0         0         0         0 
dram[1]:         0         0         0         1         0         2         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         1         0         1         0         0         0         0         0         1         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
chip skew: 4/3 = 1.33
average mf latency per bank:
dram[0]:        983    none      none      none         271       292       278       340       291       302       293       281    none      none      none      none  
dram[1]:          0    none      none         126       267       323       302       340       276       299       273       270       263       268       268       268
dram[2]:     none      none         126    none         242       304       300       339       282       289       249       284    none         268    none      none  
maximum mf latency per bank:
dram[0]:        277         0         0         0       290       304       317       388       336       371       293       330         0         0         0         0
dram[1]:          0         0         0       252       274       314       321       403       310       362       290       306       268       268       268       268
dram[2]:          0         0       252         0       270       313       321       394       318       348       281       308         0       268         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f887be0c010 :  mf: uid= 33171, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5907), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7800 n_nop=7426 n_act=13 n_pre=4 n_req=180 n_rd=354 n_write=3 bw_util=0.09154
n_activity=1377 dram_eff=0.5185
bk0: 8a 7747i bk1: 0a 7799i bk2: 0a 7801i bk3: 0a 7803i bk4: 20a 7734i bk5: 20a 7686i bk6: 66a 7502i bk7: 66a 7337i bk8: 64a 7604i bk9: 64a 7466i bk10: 24a 7714i bk11: 22a 7617i bk12: 0a 7793i bk13: 0a 7794i bk14: 0a 7796i bk15: 0a 7799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.744872
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7800 n_nop=7404 n_act=17 n_pre=3 n_req=190 n_rd=372 n_write=4 bw_util=0.09641
n_activity=1556 dram_eff=0.4833
bk0: 4a 7772i bk1: 0a 7800i bk2: 0a 7801i bk3: 2a 7780i bk4: 20a 7727i bk5: 30a 7582i bk6: 64a 7526i bk7: 64a 7364i bk8: 64a 7582i bk9: 64a 7464i bk10: 28a 7710i bk11: 22a 7607i bk12: 4a 7778i bk13: 2a 7781i bk14: 2a 7780i bk15: 2a 7781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.761282
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7800 n_nop=7431 n_act=13 n_pre=3 n_req=178 n_rd=350 n_write=3 bw_util=0.09051
n_activity=1307 dram_eff=0.5402
bk0: 0a 7800i bk1: 0a 7801i bk2: 2a 7780i bk3: 0a 7802i bk4: 22a 7688i bk5: 24a 7660i bk6: 64a 7517i bk7: 64a 7344i bk8: 64a 7603i bk9: 64a 7448i bk10: 24a 7666i bk11: 20a 7652i bk12: 0a 7794i bk13: 2a 7780i bk14: 0a 7797i bk15: 0a 7800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.687949

========= L2 cache stats =========
L2_cache_bank[0]: Access = 121, Miss = 91, Miss_rate = 0.752, Pending_hits = 6, Reservation_fails = 206
L2_cache_bank[1]: Access = 91, Miss = 86, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 108, Miss = 93, Miss_rate = 0.861, Pending_hits = 3, Reservation_fails = 112
L2_cache_bank[3]: Access = 101, Miss = 93, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 87, Miss = 87, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 318
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 228
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.061

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.0898
	minimum = 6
	maximum = 34
Network latency average = 9.94631
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 8.75692
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747008
	minimum = 0 (at node 21)
	maximum = 0.0204738 (at node 15)
Accepted packet rate average = 0.00747008
	minimum = 0 (at node 21)
	maximum = 0.0204738 (at node 15)
Injected flit rate average = 0.0217334
	minimum = 0 (at node 21)
	maximum = 0.0952623 (at node 15)
Accepted flit rate average= 0.0217334
	minimum = 0 (at node 21)
	maximum = 0.0446701 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0898 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.94631 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 8.75692 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747008 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0204738 (1 samples)
Accepted packet rate average = 0.00747008 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0204738 (1 samples)
Injected flit rate average = 0.0217334 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0952623 (1 samples)
Accepted flit rate average = 0.0217334 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0446701 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1477 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5910)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5910)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5910)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5910)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5910)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5910)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5910)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(39,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(22,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(57,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (365,5910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(366,5910)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5910)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (377,5910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(378,5910)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (378,5910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(379,5910)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (382,5910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(383,5910)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (383,5910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(384,5910)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (384,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (384,5910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(385,5910)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(385,5910)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (391,5910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(392,5910)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (395,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (395,5910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(396,5910)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(396,5910)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,5910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,5910)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (401,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (401,5910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(402,5910)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(402,5910)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (402,5910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(403,5910)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (410,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (410,5910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(411,5910)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(411,5910)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(28,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (427,5910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(428,5910)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (428,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (428,5910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(429,5910)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(429,5910)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (431,5910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(432,5910)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (432,5910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(433,5910)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (434,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (434,5910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(435,5910)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(435,5910)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (437,5910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(438,5910)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (438,5910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(439,5910)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (443,5910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(444,5910)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (453,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (453,5910), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(454,5910)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(455,5910)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (462,5910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(463,5910)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (463,5910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(464,5910)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (464,5910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(465,5910)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (467,5910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(468,5910)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (475,5910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(476,5910)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (480,5910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(481,5910)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (482,5910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(483,5910)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (490,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (490,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (490,5910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(491,5910)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(491,5910)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(492,5910)
GPGPU-Sim uArch: cycles simulated: 6410  inst.: 1263434 (ipc=691.4) sim_rate=252686 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:39:54 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (505,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (505,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (505,5910), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(506,5910)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(506,5910)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (506,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (506,5910), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(507,5910)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(507,5910)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(508,5910)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (511,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (511,5910), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(512,5910)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(513,5910)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (513,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (513,5910), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(514,5910)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(515,5910)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (517,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (517,5910), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(518,5910)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(519,5910)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (521,5910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(522,5910)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (524,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (524,5910), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(525,5910)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(526,5910)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (540,5910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(541,5910)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(128,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (542,5910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(543,5910)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (543,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (543,5910), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(544,5910)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(545,5910)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (550,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (550,5910), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(551,5910)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(552,5910)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (558,5910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(559,5910)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (565,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (565,5910), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(566,5910)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(567,5910)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (577,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,5910), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(578,5910)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(579,5910)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (580,5910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(581,5910)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (587,5910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(588,5910)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (590,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (590,5910), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(591,5910)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(592,5910)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (592,5910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(593,5910)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (594,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (594,5910), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(595,5910)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(596,5910)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (596,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (596,5910), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(597,5910)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(598,5910)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (598,5910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(599,5910)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (599,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (599,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (599,5910), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(600,5910)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(600,5910)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(601,5910)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (602,5910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(603,5910)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (603,5910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(604,5910)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (606,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (606,5910), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(607,5910)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(608,5910)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (619,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (619,5910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(620,5910)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(620,5910)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (621,5910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(622,5910)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (624,5910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(625,5910)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (625,5910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(626,5910)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (628,5910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(629,5910)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (636,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (636,5910), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(637,5910)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(638,5910)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(171,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (700,5910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(701,5910)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (704,5910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(705,5910)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (739,5910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(740,5910)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (740,5910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(741,5910)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (744,5910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(745,5910)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (750,5910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(751,5910)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (754,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (754,5910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(755,5910)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(755,5910)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (755,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (755,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (755,5910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(756,5910)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(756,5910)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(756,5910)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (761,5910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(762,5910)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (780,5910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(781,5910)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(161,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (790,5910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(791,5910)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (796,5910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(797,5910)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (803,5910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(804,5910)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (816,5910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(817,5910)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (839,5910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(840,5910)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (860,5910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(861,5910)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (861,5910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(862,5910)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (862,5910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(863,5910)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (863,5910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(864,5910)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (873,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (873,5910), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(874,5910)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(875,5910)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (875,5910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(876,5910)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (880,5910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(881,5910)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (882,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (882,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (882,5910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(883,5910)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(883,5910)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(883,5910)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (884,5910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(885,5910)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (892,5910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(893,5910)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (898,5910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(899,5910)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (900,5910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(901,5910)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (901,5910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(902,5910)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (903,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (903,5910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(904,5910)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(904,5910)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (908,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (908,5910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(909,5910)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(909,5910)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (914,5910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(915,5910)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (916,5910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(917,5910)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(138,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (922,5910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(923,5910)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (926,5910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(927,5910)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (946,5910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(947,5910)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (950,5910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(951,5910)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (952,5910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(953,5910)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (958,5910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(959,5910)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (961,5910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(962,5910)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (966,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5910), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(967,5910)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(968,5910)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (968,5910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(969,5910)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (976,5910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(977,5910)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (978,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (978,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (978,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (978,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (978,5910), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(979,5910)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(979,5910)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(979,5910)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (979,5910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(980,5910)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(980,5910)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(980,5910)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (980,5910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(981,5910)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (999,5910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1000,5910)
GPGPU-Sim uArch: cycles simulated: 6910  inst.: 1632124 (ipc=714.4) sim_rate=272020 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:39:55 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1006,5910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1007,5910)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1009,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1009,5910), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1010,5910)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1010,5910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1011,5910)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1011,5910)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1034,5910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1035,5910)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(232,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1058,5910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1059,5910)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1060,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1060,5910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1061,5910)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1061,5910)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1061,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1061,5910), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1062,5910)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1063,5910)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1063,5910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1064,5910)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1065,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1065,5910), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1066,5910)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1066,5910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1067,5910)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1067,5910)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1068,5910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1069,5910)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1069,5910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1070,5910)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1077,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1077,5910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1078,5910)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1078,5910)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1078,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1081,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1083,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1083,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1093,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1094,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1101,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1116,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1116,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1120,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1138,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1140,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1145,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1146,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1146,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1154,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1157,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1157,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1162,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1165,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1165,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1173,5910), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(249,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1176,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1183,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1188,5910), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1205,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1211,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1213,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1213,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1213,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1217,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1218,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1220,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1228,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1232,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1233,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1239,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1242,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1246,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1247,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1248,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1255,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1270,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1273,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1275,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1279,5910), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1285,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1287,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1294,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1306,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1307,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1311,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1317,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1318,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1321,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1325,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1327,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1337,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1340,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1342,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1342,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1346,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1349,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1354,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1362,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1367,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1372,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1373,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1374,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1374,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1376,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1378,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1386,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1394,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1396,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1418,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1427,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1431,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1432,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1433,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1442,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2630,5910), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3482,5910), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4250,5910), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4483,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4887,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4989,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5632,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6072,5910), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6073
gpu_sim_insn = 919016
gpu_ipc =     151.3282
gpu_tot_sim_cycle = 11983
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     153.2798
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 366
gpu_stall_icnt2sh    = 1606
gpu_total_sim_rate=306125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 971
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5484
L1D_cache:
	L1D_cache_core[0]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[1]: Access = 394, Miss = 131, Miss_rate = 0.332, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[2]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 366, Miss = 113, Miss_rate = 0.309, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[4]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 334, Miss = 96, Miss_rate = 0.287, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[8]: Access = 440, Miss = 154, Miss_rate = 0.350, Pending_hits = 199, Reservation_fails = 0
	L1D_cache_core[9]: Access = 318, Miss = 93, Miss_rate = 0.292, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[10]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 256, Miss = 62, Miss_rate = 0.242, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[13]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1259
	L1D_total_cache_miss_rate = 0.2739
	L1D_total_cache_pending_hits = 3007
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2887
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36854
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 971
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5484
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 2887
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1091
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2887
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2887
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7388	W0_Idle:34056	W0_Scoreboard:56309	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8728 {8:1091,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 320 {8:40,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148376 {136:1091,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5440 {136:40,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 403 
averagemflatency = 224 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11982 
mrq_lat_table:312 	38 	49 	74 	69 	89 	71 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	663 	629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1260 	69 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	540 	558 	8 	0 	0 	0 	0 	2 	9 	42 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         2         2         0        10        10        32        32         0         0         0        10         2         3         0         4 
dram[1]:         0         1         0         2        10        12         0        32        32         0         0        10         2         2         3         0 
dram[2]:         1         2         8         2        10        12        32         0        32        32        10         0         0         2         1         1 
maximum service time to same row:
dram[0]:      2740      1903      1941      4460      2245      1438      4961      4125      1760      1735      2356      2334      2865      2313      3318      3157 
dram[1]:         0      2175       938      3851      1359      1247       941      1686      1726      1744      2337      4091      4332      5138      3924      3116 
dram[2]:      1926      2441      4259      1763      2157       897      2794       932      1732      1726      1975      2326      3875      5547      3191      1456 
average row accesses per activate:
dram[0]:  3.000000  1.333333  2.333333  2.000000  3.600000  8.000000 17.000000 11.666667 32.000000 32.000000 13.000000  3.750000  2.000000  2.500000  3.000000  2.500000 
dram[1]:       inf  1.500000  1.000000  3.000000  6.000000  6.333333 32.000000 16.500000 18.000000 32.000000 16.000000  4.250000  1.250000  1.600000  2.500000  7.000000 
dram[2]:  1.500000  2.000000  5.000000  1.666667  6.000000  4.000000 18.000000 32.000000 16.500000 12.333333  2.833333 11.000000  1.000000  1.400000  1.500000  2.000000 
average row locality = 703/111 = 6.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         3         4         1        14        13        33        34        32        32        13        14         3         4         3         8 
dram[1]:         2         2         1         3        11        16        32        33        34        32        16        15         5         6         4         7 
dram[2]:         2         3         5         3        11        15        34        32        33        35        15        11         1         6         2         4 
total reads: 647
bank skew: 35/1 = 35.00
chip skew: 219/212 = 1.03
number of total write accesses:
dram[0]:         1         1         3         1         4         3         1         1         0         0         0         1         1         1         0         2 
dram[1]:         0         1         0         3         1         3         0         0         2         0         0         2         0         2         1         0 
dram[2]:         1         3         5         2         1         1         2         0         0         2         2         0         0         1         1         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 21/15 = 1.40
average mf latency per bank:
dram[0]:        699       201       148       125       325       350       458       499       462       457       458       425       197       209       264       210
dram[1]:          0       177       271       150       392       775       492       507       386       436       425       372       328       218       267       281
dram[2]:        176       152       139       158       399       420       431       518       438       400       349       441       268       251       178       266
maximum mf latency per bank:
dram[0]:        277       277       268       251       290       304       317       388       336       371       293       330       268       268       276       277
dram[1]:          0       271       271       261       274       314       321       403       310       362       290       306       277       277       270       268
dram[2]:        268       261       261       269       270       313       321       394       318       348       281       308       268       277       268       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15816 n_nop=15304 n_act=38 n_pre=22 n_req=236 n_rd=432 n_write=20 bw_util=0.05716
n_activity=2713 dram_eff=0.3332
bk0: 10a 15727i bk1: 6a 15732i bk2: 8a 15713i bk3: 2a 15785i bk4: 28a 15601i bk5: 26a 15623i bk6: 66a 15514i bk7: 68a 15323i bk8: 64a 15619i bk9: 64a 15486i bk10: 26a 15730i bk11: 28a 15576i bk12: 6a 15758i bk13: 8a 15752i bk14: 6a 15779i bk15: 16a 15687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.382714
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f88704702e0 :  mf: uid= 59179, sid03:w40, part=1, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11979), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15816 n_nop=15311 n_act=34 n_pre=18 n_req=234 n_rd=438 n_write=15 bw_util=0.05728
n_activity=2573 dram_eff=0.3521
bk0: 4a 15785i bk1: 4a 15763i bk2: 2a 15797i bk3: 6a 15744i bk4: 22a 15704i bk5: 32a 15580i bk6: 64a 15542i bk7: 66a 15352i bk8: 68a 15550i bk9: 64a 15484i bk10: 32a 15724i bk11: 30a 15559i bk12: 10a 15713i bk13: 12a 15667i bk14: 8a 15743i bk15: 14a 15763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.385243
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15816 n_nop=15305 n_act=41 n_pre=25 n_req=233 n_rd=424 n_write=21 bw_util=0.05627
n_activity=2684 dram_eff=0.3316
bk0: 4a 15766i bk1: 6a 15724i bk2: 10a 15713i bk3: 6a 15728i bk4: 22a 15698i bk5: 30a 15581i bk6: 68a 15481i bk7: 64a 15364i bk8: 66a 15595i bk9: 70a 15384i bk10: 30a 15590i bk11: 22a 15661i bk12: 2a 15796i bk13: 12a 15673i bk14: 4a 15751i bk15: 8a 15763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.354325

========= L2 cache stats =========
L2_cache_bank[0]: Access = 242, Miss = 107, Miss_rate = 0.442, Pending_hits = 6, Reservation_fails = 206
L2_cache_bank[1]: Access = 207, Miss = 109, Miss_rate = 0.527, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 223, Miss = 105, Miss_rate = 0.471, Pending_hits = 3, Reservation_fails = 112
L2_cache_bank[3]: Access = 262, Miss = 114, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 196, Miss = 103, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 202, Miss = 109, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1332
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4857
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 318
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 228
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=5886
icnt_total_pkts_simt_to_mem=1518
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0272
	minimum = 6
	maximum = 26
Network latency average = 9.25136
	minimum = 6
	maximum = 21
Slowest packet = 1244
Flit latency average = 7.92785
	minimum = 6
	maximum = 20
Slowest flit = 3520
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0089772
	minimum = 0 (at node 21)
	maximum = 0.0265108 (at node 18)
Accepted packet rate average = 0.0089772
	minimum = 0 (at node 21)
	maximum = 0.0265108 (at node 18)
Injected flit rate average = 0.0240042
	minimum = 0 (at node 21)
	maximum = 0.0923761 (at node 18)
Accepted flit rate average= 0.0240042
	minimum = 0 (at node 21)
	maximum = 0.062572 (at node 8)
Injected packet length average = 2.67391
Accepted packet length average = 2.67391
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5585 (2 samples)
	minimum = 6 (2 samples)
	maximum = 30 (2 samples)
Network latency average = 9.59883 (2 samples)
	minimum = 6 (2 samples)
	maximum = 27.5 (2 samples)
Flit latency average = 8.34238 (2 samples)
	minimum = 6 (2 samples)
	maximum = 27 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00822364 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0234923 (2 samples)
Accepted packet rate average = 0.00822364 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0234923 (2 samples)
Injected flit rate average = 0.0228688 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0938192 (2 samples)
Accepted flit rate average = 0.0228688 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.053621 (2 samples)
Injected packet size average = 2.78087 (2 samples)
Accepted packet size average = 2.78087 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 306125 (inst/sec)
gpgpu_simulation_rate = 1997 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11983)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11983)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11983)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11983)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11983)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11983)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11983)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(80,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(58,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(59,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (334,11983), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(335,11983)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (335,11983), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(336,11983)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (343,11983), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(344,11983)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (344,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (344,11983), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(345,11983)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(346,11983)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (346,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (346,11983), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(347,11983)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (347,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (347,11983), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(348,11983)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(348,11983)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (348,11983), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(349,11983)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(349,11983)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (358,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (358,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (358,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (358,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (358,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (358,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (358,11983), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(359,11983)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(359,11983)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(359,11983)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (359,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (359,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (359,11983), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(360,11983)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(360,11983)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(360,11983)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(360,11983)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(361,11983)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(361,11983)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(361,11983)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(362,11983)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (362,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (362,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (362,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (362,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (362,11983), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(363,11983)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(363,11983)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(364,11983)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(364,11983)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(365,11983)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (365,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (365,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (365,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (365,11983), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(366,11983)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(366,11983)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(367,11983)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(367,11983)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(104,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (410,11983), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(411,11983)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (415,11983), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(416,11983)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (422,11983), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(423,11983)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (427,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (427,11983), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(428,11983)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (428,11983), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(429,11983)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(429,11983)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (431,11983), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(432,11983)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (432,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (432,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (432,11983), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(433,11983)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(433,11983)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(433,11983)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (433,11983), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(434,11983)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (438,11983), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(439,11983)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (444,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (444,11983), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(445,11983)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(445,11983)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (445,11983), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(446,11983)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (447,11983), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(448,11983)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (448,11983), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(449,11983)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (453,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (453,11983), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(454,11983)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(455,11983)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (464,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (464,11983), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(465,11983)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(466,11983)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (483,11983), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(484,11983)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (489,11983), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(490,11983)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (490,11983), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(491,11983)
GPGPU-Sim uArch: cycles simulated: 12483  inst.: 2211334 (ipc=749.2) sim_rate=315904 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:39:56 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (508,11983), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(509,11983)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (509,11983), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(510,11983)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (513,11983), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(514,11983)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (515,11983), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(516,11983)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (521,11983), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(522,11983)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (525,11983), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(526,11983)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(123,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (530,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (530,11983), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(531,11983)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(531,11983)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (542,11983), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(543,11983)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (544,11983), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(545,11983)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,11983), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,11983)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (547,11983), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(548,11983)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (567,11983), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(568,11983)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (574,11983), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,11983)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (576,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (576,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (576,11983), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(577,11983)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(577,11983)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (577,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (577,11983), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(578,11983)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(578,11983)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(579,11983)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (593,11983), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(594,11983)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (596,11983), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(597,11983)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (601,11983), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(602,11983)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (634,11983), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(635,11983)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (648,11983), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(649,11983)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(125,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (679,11983), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(680,11983)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (720,11983), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(721,11983)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (727,11983), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(728,11983)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (743,11983), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(744,11983)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (750,11983), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(751,11983)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (751,11983), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(752,11983)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (753,11983), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(754,11983)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (757,11983), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(758,11983)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (759,11983), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(760,11983)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (762,11983), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(763,11983)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (766,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (766,11983), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(767,11983)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(767,11983)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (770,11983), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(771,11983)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (779,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (779,11983), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(780,11983)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(780,11983)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (785,11983), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(786,11983)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (795,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (795,11983), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(796,11983)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(796,11983)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(136,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (802,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (802,11983), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(803,11983)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(803,11983)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (804,11983), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(805,11983)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (807,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (807,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (807,11983), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(808,11983)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(808,11983)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(809,11983)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (810,11983), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(811,11983)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (825,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (825,11983), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(826,11983)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(827,11983)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (827,11983), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(828,11983)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (829,11983), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(830,11983)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (840,11983), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(841,11983)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (841,11983), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(842,11983)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (847,11983), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(848,11983)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (849,11983), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(850,11983)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (854,11983), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(855,11983)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (856,11983), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(857,11983)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (859,11983), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(860,11983)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (870,11983), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(871,11983)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (878,11983), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,11983)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(879,11983)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (883,11983), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(884,11983)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (886,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (886,11983), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(887,11983)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(888,11983)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (888,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (888,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (888,11983), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(889,11983)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(889,11983)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(890,11983)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (896,11983), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(897,11983)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (899,11983), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(900,11983)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (902,11983), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(903,11983)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (905,11983), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(906,11983)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (907,11983), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(908,11983)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (916,11983), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(917,11983)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(207,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (929,11983), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(930,11983)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (930,11983), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(931,11983)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (936,11983), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(937,11983)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (938,11983), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(939,11983)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (947,11983), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(948,11983)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (950,11983), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(951,11983)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (956,11983), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(957,11983)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (958,11983), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(959,11983)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (967,11983), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(968,11983)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (971,11983), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(972,11983)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (973,11983), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(974,11983)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (995,11983), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(996,11983)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (999,11983), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1000,11983)
GPGPU-Sim uArch: cycles simulated: 12983  inst.: 2563693 (ipc=726.9) sim_rate=320461 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:39:57 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1011,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1011,11983), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1012,11983)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1012,11983)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1013,11983), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1014,11983)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1015,11983), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1016,11983)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1020,11983), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1021,11983)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1028,11983), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1029,11983)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1033,11983), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1034,11983)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1039,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1039,11983), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1040,11983)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1040,11983)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1040,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1040,11983), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1041,11983)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1041,11983)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1053,11983), 5 CTAs running
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(222,0,0) tid=(100,0,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1054,11983)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1059,11983), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1060,11983)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1067,11983), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1068,11983)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1100,11983), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1101,11983)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1112,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1112,11983), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1113,11983)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1113,11983)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1117,11983), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1118,11983)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1120,11983), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1121,11983)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1128,11983), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1129,11983)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1136,11983), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1137,11983)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1141,11983), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1142,11983)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1159,11983), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1160,11983)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1162,11983), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1163,11983)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1165,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1166,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1168,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1172,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1177,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1189,11983), 4 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(249,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1192,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1192,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1193,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1194,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1202,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1212,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1220,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1226,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1230,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1230,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1231,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1235,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1243,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1245,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1247,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1263,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1265,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1267,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1274,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1279,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1285,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1286,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1287,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1291,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1292,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1312,11983), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1330,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1334,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1339,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1349,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1365,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1373,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1377,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1388,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1391,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1394,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1401,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1438,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1443,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1475,11983), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 13483  inst.: 2753544 (ipc=611.2) sim_rate=305949 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:39:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2605,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2652,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2740,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3212,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3325,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3378,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3399,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3436,11983), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3442,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3623,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3740,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3753,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3789,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3901,11983), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 15983  inst.: 2760240 (ipc=230.9) sim_rate=276024 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:39:59 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4065,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4133,11983), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4288,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4322,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4330,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4409,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4459,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4541,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4597,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4664,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4730,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4731,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4934,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4997,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5147,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5157,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5263,11983), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5306,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5391,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5688,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5770,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5926,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5932,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5984,11983), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6115,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6153,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6179,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6704,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6756,11983), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6757
gpu_sim_insn = 926846
gpu_ipc =     137.1683
gpu_tot_sim_cycle = 18740
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     147.4706
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 366
gpu_stall_icnt2sh    = 1899
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5484
L1D_cache:
	L1D_cache_core[0]: Access = 624, Miss = 192, Miss_rate = 0.308, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[1]: Access = 770, Miss = 266, Miss_rate = 0.345, Pending_hits = 237, Reservation_fails = 0
	L1D_cache_core[2]: Access = 626, Miss = 200, Miss_rate = 0.319, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[3]: Access = 556, Miss = 162, Miss_rate = 0.291, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[4]: Access = 494, Miss = 132, Miss_rate = 0.267, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[5]: Access = 618, Miss = 190, Miss_rate = 0.307, Pending_hits = 267, Reservation_fails = 0
	L1D_cache_core[6]: Access = 694, Miss = 236, Miss_rate = 0.340, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[7]: Access = 678, Miss = 223, Miss_rate = 0.329, Pending_hits = 259, Reservation_fails = 0
	L1D_cache_core[8]: Access = 662, Miss = 222, Miss_rate = 0.335, Pending_hits = 271, Reservation_fails = 0
	L1D_cache_core[9]: Access = 584, Miss = 184, Miss_rate = 0.315, Pending_hits = 255, Reservation_fails = 0
	L1D_cache_core[10]: Access = 610, Miss = 196, Miss_rate = 0.321, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[11]: Access = 650, Miss = 205, Miss_rate = 0.315, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[12]: Access = 538, Miss = 158, Miss_rate = 0.294, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[13]: Access = 630, Miss = 210, Miss_rate = 0.333, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[14]: Access = 562, Miss = 175, Miss_rate = 0.311, Pending_hits = 264, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 2951
	L1D_total_cache_miss_rate = 0.3174
	L1D_total_cache_pending_hits = 3935
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2887
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1878
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1073
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5484
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 105, 105, 105, 105, 105, 247, 105, 150, 150, 150, 150, 150, 150, 150, 150, 320, 150, 150, 150, 150, 150, 150, 150, 120, 120, 120, 120, 120, 486, 120, 120, 135, 135, 135, 135, 135, 135, 135, 135, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 2921
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1878
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2887
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2887
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8240	W0_Idle:77038	W0_Scoreboard:140060	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15024 {8:1878,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 255408 {136:1878,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 131 
maxdqlatency = 0 
maxmflatency = 403 
averagemflatency = 200 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18739 
mrq_lat_table:919 	45 	58 	185 	158 	99 	71 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1953 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3030 	87 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1121 	753 	19 	0 	0 	0 	0 	2 	9 	42 	887 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         4         4        10        10        10        32        32        32        32        15        10        14         6         5         6 
dram[1]:         3         9         6         6        10        12        32        32        32        32        16        10        10         6         5         8 
dram[2]:         8         7         8         8        10        12        32        32        32        32        10        11         6         5         8        11 
maximum service time to same row:
dram[0]:      2740      1903      1941      4460      2245      1438      4961      4125      1760      1735      2356      2334      2865      2313      3318      3157 
dram[1]:      1089      2175      1725      3851      1359      2997      1215      1686      1726      1744      2337      4091      4332      5138      3924      3116 
dram[2]:      1926      2441      4259      1763      2157       897      2794       932      2193      1726      1975      2613      3875      5547      3191      1456 
average row accesses per activate:
dram[0]:  4.500000  2.142857  2.363636  2.500000  2.533333  3.375000 10.500000  8.400000 22.000000 11.666667  4.833333  2.666667  3.714286  3.833333  3.111111  2.400000 
dram[1]:  3.428571  3.142857  2.714286  3.666667  2.384615  4.428571 18.000000  8.600000 23.500000  6.375000  5.571429  2.714286  2.285714  2.266667  2.000000  4.000000 
dram[2]:  2.700000  3.000000  3.111111  2.800000  3.333333  2.818182 10.800000 11.500000  6.833333  7.000000  2.454545  2.777778  2.125000  1.750000  2.666667  3.375000 
average row locality = 1536/408 = 3.764706
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        15        18        14        14        26        22        38        38        38        34        24        29        23        17        24        20 
dram[1]:        14        12        11        12        22        23        34        39        39        44        33        31        24        27        24        24 
dram[2]:        15        12        15        16        16        24        44        40        39        42        23        22        14        28        27        22 
total reads: 1206
bank skew: 44/11 = 4.00
chip skew: 413/394 = 1.05
number of total write accesses:
dram[0]:        12        12        12        11        12         5         4         4         6         1         5         3         3         6         4         4 
dram[1]:        10        10         8        10         9         8         2         4         8         7         6         7         8         7         6         4 
dram[2]:        12        12        13        12         4         7        10         6         2         7         4         3         3         7         5         5 
total reads: 330
bank skew: 13/1 = 13.00
chip skew: 114/104 = 1.10
average mf latency per bank:
dram[0]:        278       168       167       153       294       361       527       539       553       649       422       417       285       255       308       298
dram[1]:        147       164       153       175       299      1936       555       550       480       496       425       388       258       291       305       351
dram[2]:        158       168       183       170       349       362       430       520       584       467       417       425       296       297       256       256
maximum mf latency per bank:
dram[0]:        316       282       282       293       293       304       317       388       336       371       316       330       290       281       311       277
dram[1]:        279       292       282       280       316       314       321       403       310       362       290       306       309       338       293       288
dram[2]:        277       280       279       298       281       313       321       394       318       348       281       308       281       288       291       280

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24734 n_nop=23600 n_act=129 n_pre=113 n_req=498 n_rd=788 n_write=104 bw_util=0.07213
n_activity=6791 dram_eff=0.2627
bk0: 30a 24322i bk1: 36a 24183i bk2: 28a 24277i bk3: 28a 24261i bk4: 52a 24117i bk5: 44a 24321i bk6: 76a 24285i bk7: 76a 24079i bk8: 76a 24364i bk9: 68a 24354i bk10: 48a 24400i bk11: 58a 24183i bk12: 46a 24408i bk13: 34a 24431i bk14: 48a 24308i bk15: 40a 24369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.310342
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24734 n_nop=23536 n_act=137 n_pre=121 n_req=527 n_rd=826 n_write=114 bw_util=0.07601
n_activity=7166 dram_eff=0.2623
bk0: 28a 24347i bk1: 24a 24319i bk2: 22a 24400i bk3: 24a 24390i bk4: 44a 24146i bk5: 46a 24302i bk6: 68a 24392i bk7: 78a 24084i bk8: 78a 24357i bk9: 88a 24052i bk10: 66a 24369i bk11: 62a 24064i bk12: 48a 24127i bk13: 54a 24132i bk14: 48a 24077i bk15: 48a 24377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.327242
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24734 n_nop=23552 n_act=144 n_pre=128 n_req=511 n_rd=798 n_write=112 bw_util=0.07358
n_activity=7286 dram_eff=0.2498
bk0: 30a 24193i bk1: 24a 24364i bk2: 30a 24316i bk3: 32a 24219i bk4: 32a 24424i bk5: 48a 24214i bk6: 88a 24153i bk7: 80a 24092i bk8: 78a 24381i bk9: 84a 24112i bk10: 46a 24316i bk11: 44a 24258i bk12: 28a 24469i bk13: 56a 24060i bk14: 54a 24210i bk15: 44a 24356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.282405

========= L2 cache stats =========
L2_cache_bank[0]: Access = 509, Miss = 202, Miss_rate = 0.397, Pending_hits = 10, Reservation_fails = 206
L2_cache_bank[1]: Access = 425, Miss = 192, Miss_rate = 0.452, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 478, Miss = 201, Miss_rate = 0.421, Pending_hits = 9, Reservation_fails = 112
L2_cache_bank[3]: Access = 831, Miss = 212, Miss_rate = 0.255, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 430, Miss = 193, Miss_rate = 0.449, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 447, Miss = 206, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 3120
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3865
L2_total_cache_pending_hits = 26
L2_total_cache_reservation_fails = 318
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 990
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 837
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 228
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=10902
icnt_total_pkts_simt_to_mem=4287
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.19883
	minimum = 6
	maximum = 38
Network latency average = 7.88171
	minimum = 6
	maximum = 30
Slowest packet = 2699
Flit latency average = 6.98574
	minimum = 6
	maximum = 26
Slowest flit = 8093
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0196011
	minimum = 0 (at node 21)
	maximum = 0.084209 (at node 18)
Accepted packet rate average = 0.0196011
	minimum = 0 (at node 21)
	maximum = 0.084209 (at node 18)
Injected flit rate average = 0.0426718
	minimum = 0 (at node 21)
	maximum = 0.17715 (at node 18)
Accepted flit rate average= 0.0426718
	minimum = 0 (at node 21)
	maximum = 0.145183 (at node 18)
Injected packet length average = 2.17701
Accepted packet length average = 2.17701
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.77192 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.6667 (3 samples)
Network latency average = 9.02646 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.3333 (3 samples)
Flit latency average = 7.89017 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0120161 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0437312 (3 samples)
Accepted packet rate average = 0.0120161 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0437312 (3 samples)
Injected flit rate average = 0.0294698 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.121596 (3 samples)
Accepted flit rate average = 0.0294698 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.0841416 (3 samples)
Injected packet size average = 2.45252 (3 samples)
Accepted packet size average = 2.45252 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1874 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18740)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18740)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18740)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18740)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18740)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18740)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18740)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(42,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(73,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (377,18740), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(378,18740)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (398,18740), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(399,18740)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (403,18740), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(404,18740)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (411,18740), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(412,18740)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (415,18740), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(416,18740)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (424,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (424,18740), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(425,18740)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(425,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (452,18740), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(453,18740)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (458,18740), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(459,18740)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (460,18740), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(461,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,18740), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(462,18740)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (467,18740), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(468,18740)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (473,18740), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(474,18740)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (479,18740), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(480,18740)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (481,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (481,18740), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(482,18740)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(47,0,0) tid=(166,0,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(483,18740)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (497,18740), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(498,18740)
GPGPU-Sim uArch: cycles simulated: 19240  inst.: 3080258 (ipc=633.3) sim_rate=280023 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:40:00 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (502,18740), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(503,18740)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (510,18740), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(511,18740)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (522,18740), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(523,18740)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (529,18740), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(530,18740)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (545,18740), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(546,18740)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (547,18740), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(548,18740)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (554,18740), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(555,18740)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (562,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (562,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (562,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (562,18740), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(563,18740)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(563,18740)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(563,18740)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(564,18740)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (564,18740), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(565,18740)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (571,18740), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(572,18740)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (591,18740), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(592,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (599,18740), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(600,18740)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (643,18740), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(644,18740)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(119,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (668,18740), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(669,18740)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (673,18740), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(674,18740)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (692,18740), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(693,18740)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (728,18740), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(729,18740)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (800,18740), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(801,18740)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (823,18740), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(824,18740)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (833,18740), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(834,18740)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (845,18740), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(846,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (860,18740), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(861,18740)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (873,18740), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(874,18740)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (877,18740), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(878,18740)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (912,18740), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(913,18740)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (971,18740), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(972,18740)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1044,18740), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1045,18740)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,18740), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,18740)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1137,18740), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1138,18740)
GPGPU-Sim uArch: cycles simulated: 20240  inst.: 3261198 (ipc=331.7) sim_rate=271766 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:40:01 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(82,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2626,18740), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2627,18740)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2672,18740), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2673,18740)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2770,18740), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2771,18740)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2987,18740), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2988,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2991,18740), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2992,18740)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3079,18740), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(3080,18740)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3189,18740), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3190,18740)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3329,18740), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3330,18740)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3407,18740), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3408,18740)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3410,18740), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3411,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3493,18740), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(3494,18740)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3630,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3630,18740), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3631,18740)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3631,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3663,18740), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3664,18740)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3677,18740), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3678,18740)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3794,18740), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3795,18740)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3816,18740), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3817,18740)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3854,18740), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3855,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3922,18740), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3923,18740)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3969,18740), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(3970,18740)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3981,18740), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3982,18740)
GPGPU-Sim uArch: cycles simulated: 22740  inst.: 3340313 (ipc=144.2) sim_rate=256947 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:40:02 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4089,18740), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4090,18740)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4280,18740), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4281,18740)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4377,18740), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4378,18740)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(21,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4474,18740), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4475,18740)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4518,18740), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4519,18740)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4546,18740), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4547,18740)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4638,18740), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4639,18740)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4660,18740), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4661,18740)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4709,18740), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4710,18740)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4757,18740), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4758,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4845,18740), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4846,18740)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4863,18740), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4864,18740)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4955,18740), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4956,18740)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4995,18740), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4996,18740)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5064,18740), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5065,18740)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5143,18740), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5144,18740)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5193,18740), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5194,18740)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5240,18740), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5241,18740)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5362,18740), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5363,18740)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5467,18740), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5468,18740)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5489,18740), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5490,18740)
GPGPU-Sim uArch: cycles simulated: 24240  inst.: 3424455 (ipc=120.2) sim_rate=244603 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:40:03 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5502,18740), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5503,18740)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5550,18740), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5551,18740)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5569,18740), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5570,18740)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5602,18740), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5603,18740)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5647,18740), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5648,18740)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5663,18740), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5664,18740)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5895,18740), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5896,18740)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5932,18740), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5933,18740)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6070,18740), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(6071,18740)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6174,18740), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6175,18740)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6332,18740), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6333,18740)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6340,18740), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6341,18740)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6444,18740), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6445,18740)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6446,18740), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6447,18740)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6670,18740), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6671,18740)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6716,18740), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6717,18740)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6760,18740), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6761,18740)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6774,18740), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6775,18740)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6848,18740), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6849,18740)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6894,18740), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6895,18740)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6923,18740), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6924,18740)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7052,18740), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(7053,18740)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7096,18740), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(7097,18740)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7326,18740), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7327,18740)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7466,18740), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7467,18740)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7482,18740), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7483,18740)
GPGPU-Sim uArch: cycles simulated: 26240  inst.: 3527779 (ipc=101.9) sim_rate=235185 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:40:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7529,18740), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(7530,18740)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7546,18740), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(7547,18740)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7551,18740), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7552,18740)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7592,18740), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7593,18740)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7596,18740), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7597,18740)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7634,18740), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7635,18740)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(204,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7718,18740), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(7719,18740)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7733,18740), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7734,18740)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7975,18740), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7976,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8032,18740), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8033,18740)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8084,18740), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8085,18740)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8201,18740), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8202,18740)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8252,18740), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(8253,18740)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (8429,18740), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(8430,18740)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8604,18740), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8605,18740)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (8866,18740), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(8867,18740)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9090,18740), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9091,18740)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9096,18740), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9097,18740)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9204,18740), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9205,18740)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9330,18740), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9331,18740)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9345,18740), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9346,18740)
GPGPU-Sim uArch: cycles simulated: 28240  inst.: 3613533 (ipc=89.5) sim_rate=225845 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:40:05 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9560,18740), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9561,18740)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9752,18740), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9753,18740)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9924,18740), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9925,18740)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10428,18740), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10429,18740)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (10449,18740), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(10450,18740)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(232,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (10575,18740), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(10576,18740)
GPGPU-Sim uArch: cycles simulated: 29740  inst.: 3646887 (ipc=80.3) sim_rate=214522 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:40:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11450,18740), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11451,18740)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (11511,18740), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(11512,18740)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12214,18740), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(12215,18740)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12908,18740), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(12909,18740)
GPGPU-Sim uArch: cycles simulated: 31740  inst.: 3674351 (ipc=70.1) sim_rate=204130 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:40:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13311,18740), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13312,18740)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (13707,18740), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(13708,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (13732,18740), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(13733,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13816,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13816,18740), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(13817,18740)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13817,18740)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14234,18740), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14235,18740)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14430,18740), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14431,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14528,18740), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14529,18740)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14719,18740), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14720,18740)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14730,18740), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14731,18740)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14909,18740), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(14910,18740)
GPGPU-Sim uArch: cycles simulated: 33740  inst.: 3719674 (ipc=63.7) sim_rate=195772 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:40:08 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15133,18740), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15134,18740)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15294,18740), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15295,18740)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(224,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15684,18740), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(15685,18740)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15711,18740), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15712,18740)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15809,18740), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15810,18740)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15870,18740), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(15871,18740)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15985,18740), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15986,18740)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (16551,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16635,18740), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 35740  inst.: 3760251 (ipc=58.6) sim_rate=188012 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:40:09 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17023,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17180,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17388,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17570,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17726,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17787,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17990,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18467,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18552,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18634,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (18763,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18829,18740), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 37740  inst.: 3774620 (ipc=53.2) sim_rate=179743 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:40:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19087,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19149,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19336,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19590,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (19713,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19759,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20320,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20449,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20746,18740), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 39740  inst.: 3789325 (ipc=48.8) sim_rate=172242 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:40:11 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21248,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (21531,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (21620,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21860,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22056,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22118,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (22139,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22271,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22395,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22404,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22498,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22711,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22755,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22801,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (22838,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22853,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23070,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 42240  inst.: 3806084 (ipc=44.4) sim_rate=165481 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:40:12 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23742,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23929,18740), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24120,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24238,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24300,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (24324,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24986,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25111,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25128,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25208,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25556,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25680,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25808,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (25868,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (26054,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (26123,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26370,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (26376,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (26495,18740), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 45240  inst.: 3827616 (ipc=40.2) sim_rate=159484 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:40:13 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26536,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (26606,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (26639,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (26838,18740), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(255,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26909,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (26929,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26935,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (27039,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (27085,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (27490,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27533,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27768,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27777,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (27845,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27853,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27936,18740), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (27963,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27970,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (28016,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28090,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (28504,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28654,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (28685,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28747,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (28772,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28912,18740), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28953,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29359,18740), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29629,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (30556,18740), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31169,18740), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 31170
gpu_sim_insn = 1077298
gpu_ipc =      34.5620
gpu_tot_sim_cycle = 49910
gpu_tot_sim_insn = 3840896
gpu_tot_ipc =      76.9564
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 8217
gpu_stall_icnt2sh    = 28117
gpu_total_sim_rate=160037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 148983
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5484
L1D_cache:
	L1D_cache_core[0]: Access = 4068, Miss = 2136, Miss_rate = 0.525, Pending_hits = 406, Reservation_fails = 14297
	L1D_cache_core[1]: Access = 3349, Miss = 1743, Miss_rate = 0.520, Pending_hits = 377, Reservation_fails = 12302
	L1D_cache_core[2]: Access = 3699, Miss = 2037, Miss_rate = 0.551, Pending_hits = 411, Reservation_fails = 16788
	L1D_cache_core[3]: Access = 2850, Miss = 1436, Miss_rate = 0.504, Pending_hits = 398, Reservation_fails = 7598
	L1D_cache_core[4]: Access = 3185, Miss = 1615, Miss_rate = 0.507, Pending_hits = 423, Reservation_fails = 14859
	L1D_cache_core[5]: Access = 3474, Miss = 1735, Miss_rate = 0.499, Pending_hits = 394, Reservation_fails = 13492
	L1D_cache_core[6]: Access = 3420, Miss = 1737, Miss_rate = 0.508, Pending_hits = 421, Reservation_fails = 12635
	L1D_cache_core[7]: Access = 4459, Miss = 2425, Miss_rate = 0.544, Pending_hits = 429, Reservation_fails = 17965
	L1D_cache_core[8]: Access = 3360, Miss = 1711, Miss_rate = 0.509, Pending_hits = 402, Reservation_fails = 13797
	L1D_cache_core[9]: Access = 3658, Miss = 2004, Miss_rate = 0.548, Pending_hits = 425, Reservation_fails = 15255
	L1D_cache_core[10]: Access = 3744, Miss = 1945, Miss_rate = 0.519, Pending_hits = 435, Reservation_fails = 13263
	L1D_cache_core[11]: Access = 2831, Miss = 1365, Miss_rate = 0.482, Pending_hits = 390, Reservation_fails = 8700
	L1D_cache_core[12]: Access = 3540, Miss = 1779, Miss_rate = 0.503, Pending_hits = 389, Reservation_fails = 12658
	L1D_cache_core[13]: Access = 3818, Miss = 2040, Miss_rate = 0.534, Pending_hits = 376, Reservation_fails = 14960
	L1D_cache_core[14]: Access = 3513, Miss = 1849, Miss_rate = 0.526, Pending_hits = 399, Reservation_fails = 15339
	L1D_total_cache_accesses = 52968
	L1D_total_cache_misses = 27557
	L1D_total_cache_miss_rate = 0.5203
	L1D_total_cache_pending_hits = 6075
	L1D_total_cache_reservation_fails = 203908
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 27233
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2887
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 125502
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26753
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 78406
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 147985
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5484
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
264, 968, 686, 320, 337, 443, 406, 337, 492, 464, 567, 509, 352, 397, 690, 363, 380, 380, 550, 492, 352, 210, 210, 380, 165, 279, 673, 746, 505, 841, 391, 391, 165, 165, 363, 464, 335, 165, 436, 391, 150, 150, 742, 150, 150, 348, 150, 404, 
gpgpu_n_tot_thrd_icount = 8508480
gpgpu_n_tot_w_icount = 265890
gpgpu_n_stall_shd_mem = 212305
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11520
gpgpu_n_mem_write_global = 16592
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292895
gpgpu_n_store_insn = 18047
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537806
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2887
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2887
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 209418
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:316567	W0_Idle:100858	W0_Scoreboard:473077	W1:113380	W2:24386	W3:4248	W4:899	W5:97	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 92160 {8:11520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 663808 {40:16590,72:1,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1566720 {136:11520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 132736 {8:16592,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 192 
maxdqlatency = 0 
maxmflatency = 996 
averagemflatency = 381 
max_icnt2mem_latency = 763 
max_icnt2sh_latency = 49909 
mrq_lat_table:5692 	223 	249 	971 	1283 	605 	179 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6366 	15545 	6216 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5852 	824 	783 	2193 	8601 	9559 	375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4122 	6259 	1153 	1 	0 	0 	0 	2 	9 	42 	887 	7466 	8186 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	51 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         9        10        10        10        11        32        32        32        32        15        18        14        13        10        11 
dram[1]:        10         9         7        13        10        12        32        32        32        32        16        15        13        11         8        10 
dram[2]:         8         9        14        10        15        14        32        32        32        32        10        12         6         6         9        15 
maximum service time to same row:
dram[0]:      2740      1903      2306      4460      2245      1706      4961      4487      3974      3268      2597      5710      3562      3171      3318      3157 
dram[1]:      1944      2175      1843      3851      3317      2997      2390      3516      3807      4753      5422      4091      4332      5138      3924      3116 
dram[2]:      1926      2441      4259      1763      2342      1771      2794      4261      3423      3357      3356      5753      3875      5547      3206      3250 
average row accesses per activate:
dram[0]:  2.861111  2.133333  2.739726  2.233010  2.351648  2.355769  3.425926  3.262295  4.044445  3.381818  3.053571  2.636364  2.746032  2.521739  2.500000  2.371428 
dram[1]:  2.415584  2.907895  2.658228  2.554348  2.120000  2.500000  3.782609  3.529412  3.926829  3.528302  2.757576  2.532468  2.361111  2.529412  2.037500  2.678571 
dram[2]:  2.425287  2.443182  2.925000  2.489130  2.550000  2.528736  2.935065  4.081633  3.361702  3.377358  2.449275  2.723077  2.666667  2.328767  2.067416  2.369048 
average row locality = 9209/3440 = 2.677035
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       130       112       136       124       147       116       122       117       115       116       111       124       121        99       115 
dram[1]:       110       127       124       143       126       128       110       112       103       117       123       128       117       118       118       100 
dram[2]:       121       123       127       138       126       136       128       118       104       111       117       120       107       117       124       138 
total reads: 5777
bank skew: 147/99 = 1.48
chip skew: 1955/1904 = 1.03
number of total write accesses:
dram[0]:        93        94        88        94        90        98        69        77        65        71        55        63        49        53        41        51 
dram[1]:        76        94        86        92        86        87        64        68        58        70        59        67        53        54        45        50 
dram[2]:        90        92       107        91        78        84        98        82        54        68        52        57        45        53        60        61 
total reads: 3432
bank skew: 107/41 = 2.61
chip skew: 1172/1109 = 1.06
average mf latency per bank:
dram[0]:        530       518       527       522       630       599      1118       993      1161      1142      1303      1084      1180      1085      1639      1319
dram[1]:        568       616       524       665       666      9549      1053      1381      1347      1392      1191      1302      1114      1521      1304      1665
dram[2]:        558       573       513       506       684       687       918       943      1373      1117      1282      1235      1266      1263      1231      1285
maximum mf latency per bank:
dram[0]:        815       856       801       869       890       899       796       816       765       775       776       785       791       829       820       749
dram[1]:        780       991       830       890       996       946       863       941       819       893       803       939       770       914       778       946
dram[2]:        793       783       832       820       839       804       846       764       789       786       800       911       787       810       793       857

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80250680, atomic=0 1 entries : 0x7f8879fa5900 :  mf: uid=444895, sid07:w05, part=0, addr=0x80250680, load , size=32, unknown  status = IN_PARTITION_DRAM (49907), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65878 n_nop=58389 n_act=1144 n_pre=1128 n_req=3069 n_rd=3836 n_write=1381 bw_util=0.1584
n_activity=34223 dram_eff=0.3049
bk0: 226a 61549i bk1: 260a 60322i bk2: 224a 61317i bk3: 272a 60760i bk4: 248a 60835i bk5: 294a 59903i bk6: 232a 61739i bk7: 244a 61290i bk8: 234a 62849i bk9: 230a 62183i bk10: 232a 62573i bk11: 222a 62279i bk12: 248a 62455i bk13: 242a 62119i bk14: 198a 62478i bk15: 230a 62158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.566077
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65878 n_nop=58533 n_act=1121 n_pre=1105 n_req=3013 n_rd=3808 n_write=1311 bw_util=0.1554
n_activity=35056 dram_eff=0.292
bk0: 220a 61944i bk1: 254a 61352i bk2: 248a 61385i bk3: 286a 60765i bk4: 252a 60814i bk5: 256a 60970i bk6: 220a 62500i bk7: 224a 62360i bk8: 206a 63000i bk9: 234a 62366i bk10: 246a 62141i bk11: 256a 61735i bk12: 234a 62065i bk13: 236a 62299i bk14: 236a 62217i bk15: 200a 62750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.523407
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65878 n_nop=58224 n_act=1177 n_pre=1161 n_req=3127 n_rd=3910 n_write=1406 bw_util=0.1614
n_activity=34924 dram_eff=0.3044
bk0: 242a 60910i bk1: 246a 61029i bk2: 254a 60866i bk3: 276a 60608i bk4: 252a 61150i bk5: 272a 60925i bk6: 256a 60954i bk7: 236a 61959i bk8: 208a 62763i bk9: 222a 62232i bk10: 234a 62350i bk11: 240a 62227i bk12: 214a 62994i bk13: 234a 62330i bk14: 248a 61418i bk15: 276a 61570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.574532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4019, Miss = 921, Miss_rate = 0.229, Pending_hits = 26, Reservation_fails = 207
L2_cache_bank[1]: Access = 3835, Miss = 997, Miss_rate = 0.260, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[2]: Access = 3879, Miss = 931, Miss_rate = 0.240, Pending_hits = 15, Reservation_fails = 112
L2_cache_bank[3]: Access = 8467, Miss = 973, Miss_rate = 0.115, Pending_hits = 12, Reservation_fails = 5
L2_cache_bank[4]: Access = 3961, Miss = 954, Miss_rate = 0.241, Pending_hits = 20, Reservation_fails = 1
L2_cache_bank[5]: Access = 4026, Miss = 1001, Miss_rate = 0.249, Pending_hits = 12, Reservation_fails = 0
L2_total_cache_accesses = 28187
L2_total_cache_misses = 5777
L2_total_cache_miss_rate = 0.2050
L2_total_cache_pending_hits = 100
L2_total_cache_reservation_fails = 325
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3070
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13825
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2702
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 228
L2_cache_data_port_util = 0.163
L2_cache_fill_port_util = 0.077

icnt_total_pkts_mem_to_simt=74537
icnt_total_pkts_simt_to_mem=44783
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.7176
	minimum = 6
	maximum = 558
Network latency average = 43.6554
	minimum = 6
	maximum = 406
Slowest packet = 8874
Flit latency average = 34.4972
	minimum = 6
	maximum = 405
Slowest flit = 79100
Fragmentation average = 0.0545338
	minimum = 0
	maximum = 191
Injected packet rate average = 0.0595706
	minimum = 0 (at node 21)
	maximum = 0.244979 (at node 18)
Accepted packet rate average = 0.0595706
	minimum = 0 (at node 21)
	maximum = 0.244979 (at node 18)
Injected flit rate average = 0.123731
	minimum = 0 (at node 21)
	maximum = 0.457363 (at node 18)
Accepted flit rate average= 0.123731
	minimum = 0 (at node 21)
	maximum = 0.436862 (at node 18)
Injected packet length average = 2.07705
Accepted packet length average = 2.07705
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.0083 (4 samples)
	minimum = 6 (4 samples)
	maximum = 164 (4 samples)
Network latency average = 17.6837 (4 samples)
	minimum = 6 (4 samples)
	maximum = 122.75 (4 samples)
Flit latency average = 14.5419 (4 samples)
	minimum = 6 (4 samples)
	maximum = 121.25 (4 samples)
Fragmentation average = 0.0136335 (4 samples)
	minimum = 0 (4 samples)
	maximum = 47.75 (4 samples)
Injected packet rate average = 0.0239047 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0940432 (4 samples)
Accepted packet rate average = 0.0239047 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0940432 (4 samples)
Injected flit rate average = 0.0530352 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.205538 (4 samples)
Accepted flit rate average = 0.0530352 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.172322 (4 samples)
Injected packet size average = 2.21861 (4 samples)
Accepted packet size average = 2.21861 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 160037 (inst/sec)
gpgpu_simulation_rate = 2079 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,49910)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,49910)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,49910)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,49910)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,49910)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,49910)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,49910)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(21,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(20,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(3,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 50410  inst.: 4131139 (ipc=580.5) sim_rate=165245 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:40:14 2016
GPGPU-Sim uArch: cycles simulated: 51410  inst.: 4155504 (ipc=209.7) sim_rate=159827 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:40:15 2016
GPGPU-Sim uArch: cycles simulated: 52910  inst.: 4163372 (ipc=107.5) sim_rate=154198 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:40:16 2016
GPGPU-Sim uArch: cycles simulated: 54410  inst.: 4171869 (ipc=73.5) sim_rate=148995 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:40:17 2016
GPGPU-Sim uArch: cycles simulated: 56410  inst.: 4181568 (ipc=52.4) sim_rate=144192 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:40:18 2016
GPGPU-Sim uArch: cycles simulated: 57910  inst.: 4189878 (ipc=43.6) sim_rate=139662 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:40:19 2016
GPGPU-Sim uArch: cycles simulated: 59910  inst.: 4201263 (ipc=36.0) sim_rate=135524 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:40:20 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(26,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 61410  inst.: 4209597 (ipc=32.1) sim_rate=131549 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:40:21 2016
GPGPU-Sim uArch: cycles simulated: 63410  inst.: 4221614 (ipc=28.2) sim_rate=127927 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:40:22 2016
GPGPU-Sim uArch: cycles simulated: 64910  inst.: 4230859 (ipc=26.0) sim_rate=124437 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:40:23 2016
GPGPU-Sim uArch: cycles simulated: 66410  inst.: 4240811 (ipc=24.2) sim_rate=121166 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:40:24 2016
GPGPU-Sim uArch: cycles simulated: 68410  inst.: 4252255 (ipc=22.2) sim_rate=118118 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:40:25 2016
GPGPU-Sim uArch: cycles simulated: 69910  inst.: 4261522 (ipc=21.0) sim_rate=115176 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:40:26 2016
GPGPU-Sim uArch: cycles simulated: 71910  inst.: 4273592 (ipc=19.7) sim_rate=112462 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:40:27 2016
GPGPU-Sim uArch: cycles simulated: 73410  inst.: 4283343 (ipc=18.8) sim_rate=109829 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:40:28 2016
GPGPU-Sim uArch: cycles simulated: 75410  inst.: 4296109 (ipc=17.9) sim_rate=107402 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:40:29 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(60,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 76910  inst.: 4304719 (ipc=17.2) sim_rate=104993 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:40:30 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28290,49910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28291,49910)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28795,49910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28796,49910)
GPGPU-Sim uArch: cycles simulated: 78910  inst.: 4319575 (ipc=16.5) sim_rate=102847 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:40:31 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29954,49910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29955,49910)
GPGPU-Sim uArch: cycles simulated: 80910  inst.: 4335638 (ipc=16.0) sim_rate=100828 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:40:32 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31983,49910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(31984,49910)
GPGPU-Sim uArch: cycles simulated: 82410  inst.: 4347631 (ipc=15.6) sim_rate=98809 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:40:33 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32921,49910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(32922,49910)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33215,49910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(33216,49910)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (33217,49910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(33218,49910)
GPGPU-Sim uArch: cycles simulated: 84410  inst.: 4368832 (ipc=15.3) sim_rate=97085 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:40:34 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35736,49910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35737,49910)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (35738,49910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(35739,49910)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (36312,49910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(36313,49910)
GPGPU-Sim uArch: cycles simulated: 86410  inst.: 4387441 (ipc=15.0) sim_rate=95379 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:40:35 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(98,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37230,49910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37231,49910)
GPGPU-Sim uArch: cycles simulated: 87910  inst.: 4401110 (ipc=14.7) sim_rate=93640 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:40:36 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38253,49910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(38254,49910)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38543,49910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(38544,49910)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39164,49910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(39165,49910)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39771,49910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39772,49910)
GPGPU-Sim uArch: cycles simulated: 89910  inst.: 4427666 (ipc=14.7) sim_rate=92243 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:40:37 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40413,49910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(40414,49910)
GPGPU-Sim uArch: cycles simulated: 91910  inst.: 4445017 (ipc=14.4) sim_rate=90714 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:40:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42047,49910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(42048,49910)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (42902,49910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(42903,49910)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43144,49910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(43145,49910)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (43428,49910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(43429,49910)
GPGPU-Sim uArch: cycles simulated: 93410  inst.: 4461962 (ipc=14.3) sim_rate=89239 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:40:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43590,49910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(43591,49910)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44362,49910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(44363,49910)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (44962,49910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(44963,49910)
GPGPU-Sim uArch: cycles simulated: 95410  inst.: 4483738 (ipc=14.1) sim_rate=87916 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:40:40 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(71,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46347,49910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(46348,49910)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (46459,49910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(46460,49910)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (47196,49910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(47197,49910)
GPGPU-Sim uArch: cycles simulated: 97410  inst.: 4507180 (ipc=14.0) sim_rate=86676 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:40:41 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (47651,49910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(47652,49910)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (48336,49910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(48337,49910)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (48586,49910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(48587,49910)
GPGPU-Sim uArch: cycles simulated: 98910  inst.: 4524180 (ipc=13.9) sim_rate=85361 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:40:42 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (49551,49910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(49552,49910)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (50233,49910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(50234,49910)
GPGPU-Sim uArch: cycles simulated: 100910  inst.: 4543884 (ipc=13.8) sim_rate=84146 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:40:43 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (51472,49910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(51473,49910)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (51929,49910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(51930,49910)
GPGPU-Sim uArch: cycles simulated: 102410  inst.: 4558605 (ipc=13.7) sim_rate=82883 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:40:44 2016
GPGPU-Sim uArch: cycles simulated: 104410  inst.: 4573404 (ipc=13.4) sim_rate=81667 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:40:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (54922,49910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(54923,49910)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(93,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 106410  inst.: 4589337 (ipc=13.2) sim_rate=80514 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:40:46 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (56551,49910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(56552,49910)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (56733,49910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(56734,49910)
GPGPU-Sim uArch: cycles simulated: 108410  inst.: 4609326 (ipc=13.1) sim_rate=79471 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:40:47 2016
GPGPU-Sim uArch: cycles simulated: 110410  inst.: 4624354 (ipc=12.9) sim_rate=78378 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:40:48 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (60674,49910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(60675,49910)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (61821,49910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(61822,49910)
GPGPU-Sim uArch: cycles simulated: 111910  inst.: 4640883 (ipc=12.9) sim_rate=77348 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:40:49 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (62109,49910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(62110,49910)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (62669,49910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(62670,49910)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (63149,49910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(63150,49910)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (63247,49910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(63248,49910)
GPGPU-Sim uArch: cycles simulated: 113910  inst.: 4668606 (ipc=12.9) sim_rate=76534 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:40:50 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(129,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (65216,49910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(65217,49910)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (65747,49910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(65748,49910)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (65923,49910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(65924,49910)
GPGPU-Sim uArch: cycles simulated: 115910  inst.: 4692265 (ipc=12.9) sim_rate=75681 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:40:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (66956,49910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(66957,49910)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (67511,49910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(67512,49910)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (67738,49910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(67739,49910)
GPGPU-Sim uArch: cycles simulated: 117910  inst.: 4717139 (ipc=12.9) sim_rate=74875 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:40:52 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (68367,49910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(68368,49910)
GPGPU-Sim uArch: cycles simulated: 119410  inst.: 4735430 (ipc=12.9) sim_rate=73991 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:40:53 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (70560,49910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(70561,49910)
GPGPU-Sim uArch: cycles simulated: 121410  inst.: 4758132 (ipc=12.8) sim_rate=73202 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:40:54 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (71635,49910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(71636,49910)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (71932,49910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(71933,49910)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (71937,49910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(71938,49910)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(116,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (72811,49910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(72812,49910)
GPGPU-Sim uArch: cycles simulated: 123410  inst.: 4783754 (ipc=12.8) sim_rate=72481 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:40:55 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (73548,49910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(73549,49910)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (74698,49910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(74699,49910)
GPGPU-Sim uArch: cycles simulated: 124910  inst.: 4798920 (ipc=12.8) sim_rate=71625 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:40:56 2016
GPGPU-Sim uArch: cycles simulated: 126910  inst.: 4817543 (ipc=12.7) sim_rate=70846 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:40:57 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (78303,49910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(78304,49910)
GPGPU-Sim uArch: cycles simulated: 128910  inst.: 4834649 (ipc=12.6) sim_rate=70067 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:40:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (80869,49910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(80870,49910)
GPGPU-Sim uArch: cycles simulated: 130910  inst.: 4851853 (ipc=12.5) sim_rate=69312 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:40:59 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (81728,49910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(81729,49910)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (82329,49910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(82330,49910)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(105,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 132410  inst.: 4866969 (ipc=12.4) sim_rate=68548 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:41:00 2016
GPGPU-Sim uArch: cycles simulated: 134410  inst.: 4885993 (ipc=12.4) sim_rate=67861 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:41:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (85513,49910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(85514,49910)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (86257,49910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(86258,49910)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (86479,49910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(86480,49910)
GPGPU-Sim uArch: cycles simulated: 136410  inst.: 4905337 (ipc=12.3) sim_rate=67196 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:41:02 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (86762,49910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(86763,49910)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (86892,49910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(86893,49910)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (87563,49910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(87564,49910)
GPGPU-Sim uArch: cycles simulated: 137910  inst.: 4924929 (ipc=12.3) sim_rate=66553 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:41:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (88281,49910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(88282,49910)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (89559,49910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(89560,49910)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (89937,49910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(89938,49910)
GPGPU-Sim uArch: cycles simulated: 139910  inst.: 4949501 (ipc=12.3) sim_rate=65993 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:41:04 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(88,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (91146,49910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(91147,49910)
GPGPU-Sim uArch: cycles simulated: 141410  inst.: 4966122 (ipc=12.3) sim_rate=65343 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:41:05 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (92710,49910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(92711,49910)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (92862,49910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(92863,49910)
GPGPU-Sim uArch: cycles simulated: 143410  inst.: 4986390 (ipc=12.3) sim_rate=64758 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:41:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (94829,49910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(94830,49910)
GPGPU-Sim uArch: cycles simulated: 144910  inst.: 5003471 (ipc=12.2) sim_rate=64147 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:41:07 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (95523,49910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(95524,49910)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (96291,49910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(96292,49910)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (96483,49910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(96484,49910)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (96638,49910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(96639,49910)
GPGPU-Sim uArch: cycles simulated: 146910  inst.: 5026566 (ipc=12.2) sim_rate=63627 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:41:08 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (97233,49910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(97234,49910)
GPGPU-Sim uArch: cycles simulated: 148410  inst.: 5043584 (ipc=12.2) sim_rate=63044 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:41:09 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (99595,49910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(99596,49910)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(137,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 150410  inst.: 5061721 (ipc=12.1) sim_rate=62490 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:41:10 2016
GPGPU-Sim uArch: cycles simulated: 152410  inst.: 5077821 (ipc=12.1) sim_rate=61924 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:41:11 2016
GPGPU-Sim uArch: cycles simulated: 153910  inst.: 5089766 (ipc=12.0) sim_rate=61322 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:41:12 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (104460,49910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(104461,49910)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (105393,49910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(105394,49910)
GPGPU-Sim uArch: cycles simulated: 155910  inst.: 5110157 (ipc=12.0) sim_rate=60835 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:41:13 2016
GPGPU-Sim uArch: cycles simulated: 157910  inst.: 5129086 (ipc=11.9) sim_rate=60342 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:41:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (108074,49910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(108075,49910)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (108148,49910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(108149,49910)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (108442,49910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(108443,49910)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (109313,49910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(109314,49910)
GPGPU-Sim uArch: cycles simulated: 159410  inst.: 5146994 (ipc=11.9) sim_rate=59848 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:41:15 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(171,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (110013,49910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(110014,49910)
GPGPU-Sim uArch: cycles simulated: 161410  inst.: 5167242 (ipc=11.9) sim_rate=59393 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:41:16 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (113405,49910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(113406,49910)
GPGPU-Sim uArch: cycles simulated: 163410  inst.: 5184675 (ipc=11.8) sim_rate=58916 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:41:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (114093,49910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(114094,49910)
GPGPU-Sim uArch: cycles simulated: 164910  inst.: 5198535 (ipc=11.8) sim_rate=58410 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:41:18 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (115518,49910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(115519,49910)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (115749,49910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(115750,49910)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (116871,49910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(116872,49910)
GPGPU-Sim uArch: cycles simulated: 166910  inst.: 5225430 (ipc=11.8) sim_rate=58060 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:41:19 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (118518,49910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(118519,49910)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(134,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 168910  inst.: 5248807 (ipc=11.8) sim_rate=57679 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:41:20 2016
GPGPU-Sim uArch: cycles simulated: 170410  inst.: 5261621 (ipc=11.8) sim_rate=57191 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:41:21 2016
GPGPU-Sim uArch: cycles simulated: 172410  inst.: 5277271 (ipc=11.7) sim_rate=56744 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:41:22 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (123718,49910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(123719,49910)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (123874,49910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(123875,49910)
GPGPU-Sim uArch: cycles simulated: 174410  inst.: 5295922 (ipc=11.7) sim_rate=56339 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:41:23 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (124880,49910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(124881,49910)
GPGPU-Sim uArch: cycles simulated: 175910  inst.: 5311240 (ipc=11.7) sim_rate=55907 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:41:24 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (126673,49910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(126674,49910)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (126976,49910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(126977,49910)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (127650,49910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(127651,49910)
GPGPU-Sim uArch: cycles simulated: 177910  inst.: 5334034 (ipc=11.7) sim_rate=55562 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:41:25 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(99,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 179410  inst.: 5348200 (ipc=11.6) sim_rate=55136 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:41:26 2016
GPGPU-Sim uArch: cycles simulated: 181410  inst.: 5366466 (ipc=11.6) sim_rate=54759 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:41:27 2016
GPGPU-Sim uArch: cycles simulated: 183410  inst.: 5382093 (ipc=11.5) sim_rate=54364 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:41:28 2016
GPGPU-Sim uArch: cycles simulated: 185410  inst.: 5396177 (ipc=11.5) sim_rate=53961 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:41:29 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (136073,49910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(136074,49910)
GPGPU-Sim uArch: cycles simulated: 187410  inst.: 5412911 (ipc=11.4) sim_rate=53593 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:41:30 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (138589,49910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(138590,49910)
GPGPU-Sim uArch: cycles simulated: 188910  inst.: 5425425 (ipc=11.4) sim_rate=53190 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:41:31 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (139993,49910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(139994,49910)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(111,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 190910  inst.: 5444485 (ipc=11.4) sim_rate=52859 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:41:32 2016
GPGPU-Sim uArch: cycles simulated: 192910  inst.: 5458619 (ipc=11.3) sim_rate=52486 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:41:33 2016
GPGPU-Sim uArch: cycles simulated: 194910  inst.: 5473646 (ipc=11.3) sim_rate=52129 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:41:34 2016
GPGPU-Sim uArch: cycles simulated: 196410  inst.: 5485338 (ipc=11.2) sim_rate=51748 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:41:35 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (146646,49910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(146647,49910)
GPGPU-Sim uArch: cycles simulated: 198410  inst.: 5505042 (ipc=11.2) sim_rate=51448 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:41:36 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (148539,49910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(148540,49910)
GPGPU-Sim uArch: cycles simulated: 200410  inst.: 5524582 (ipc=11.2) sim_rate=51153 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:41:37 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(181,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 202410  inst.: 5543068 (ipc=11.2) sim_rate=50853 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:41:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (154059,49910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(154060,49910)
GPGPU-Sim uArch: cycles simulated: 204410  inst.: 5559318 (ipc=11.1) sim_rate=50539 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:41:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (155755,49910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(155756,49910)
GPGPU-Sim uArch: cycles simulated: 206410  inst.: 5577070 (ipc=11.1) sim_rate=50243 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:41:40 2016
GPGPU-Sim uArch: cycles simulated: 208410  inst.: 5596007 (ipc=11.1) sim_rate=49964 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:41:41 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (159937,49910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(159938,49910)
GPGPU-Sim uArch: cycles simulated: 210410  inst.: 5613228 (ipc=11.0) sim_rate=49674 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:41:42 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(185,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 211910  inst.: 5628935 (ipc=11.0) sim_rate=49376 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:41:43 2016
GPGPU-Sim uArch: cycles simulated: 213910  inst.: 5644229 (ipc=11.0) sim_rate=49080 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:41:44 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (164760,49910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(164761,49910)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (165009,49910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(165010,49910)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (165451,49910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(165452,49910)
GPGPU-Sim uArch: cycles simulated: 215910  inst.: 5668185 (ipc=11.0) sim_rate=48863 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:41:45 2016
GPGPU-Sim uArch: cycles simulated: 217910  inst.: 5684865 (ipc=11.0) sim_rate=48588 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:41:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (168535,49910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(168536,49910)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (169185,49910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(169186,49910)
GPGPU-Sim uArch: cycles simulated: 219910  inst.: 5707047 (ipc=11.0) sim_rate=48364 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:41:47 2016
GPGPU-Sim uArch: cycles simulated: 221410  inst.: 5719150 (ipc=11.0) sim_rate=48060 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:41:48 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(192,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 223410  inst.: 5733851 (ipc=10.9) sim_rate=47782 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:41:49 2016
GPGPU-Sim uArch: cycles simulated: 225410  inst.: 5749841 (ipc=10.9) sim_rate=47519 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:41:50 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (176131,49910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(176132,49910)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (177259,49910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(177260,49910)
GPGPU-Sim uArch: cycles simulated: 227410  inst.: 5768689 (ipc=10.9) sim_rate=47284 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:41:51 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (178952,49910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(178953,49910)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (179378,49910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(179379,49910)
GPGPU-Sim uArch: cycles simulated: 229410  inst.: 5787898 (ipc=10.8) sim_rate=47056 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:41:52 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (181339,49910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(181340,49910)
GPGPU-Sim uArch: cycles simulated: 231410  inst.: 5809253 (ipc=10.8) sim_rate=46848 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:41:53 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(198,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 233410  inst.: 5826456 (ipc=10.8) sim_rate=46611 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:41:54 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (184315,49910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(184316,49910)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (184523,49910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(184524,49910)
GPGPU-Sim uArch: cycles simulated: 234910  inst.: 5847310 (ipc=10.8) sim_rate=46407 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:41:55 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (186808,49910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(186809,49910)
GPGPU-Sim uArch: cycles simulated: 236910  inst.: 5869272 (ipc=10.8) sim_rate=46214 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:41:56 2016
GPGPU-Sim uArch: cycles simulated: 238910  inst.: 5886330 (ipc=10.8) sim_rate=45986 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:41:57 2016
GPGPU-Sim uArch: cycles simulated: 240910  inst.: 5902688 (ipc=10.8) sim_rate=45757 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:41:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (191471,49910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(191472,49910)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(209,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 242910  inst.: 5919559 (ipc=10.8) sim_rate=45535 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:41:59 2016
GPGPU-Sim uArch: cycles simulated: 244910  inst.: 5936291 (ipc=10.7) sim_rate=45315 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:42:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (195740,49910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(195741,49910)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (196116,49910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(196117,49910)
GPGPU-Sim uArch: cycles simulated: 246410  inst.: 5951160 (ipc=10.7) sim_rate=45084 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:42:01 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (196951,49910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(196952,49910)
GPGPU-Sim uArch: cycles simulated: 248410  inst.: 5972280 (ipc=10.7) sim_rate=44904 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:42:02 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (199227,49910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(199228,49910)
GPGPU-Sim uArch: cycles simulated: 250410  inst.: 5990996 (ipc=10.7) sim_rate=44708 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:42:03 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(145,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (202032,49910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(202033,49910)
GPGPU-Sim uArch: cycles simulated: 252410  inst.: 6011763 (ipc=10.7) sim_rate=44531 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:42:04 2016
GPGPU-Sim uArch: cycles simulated: 253910  inst.: 6026487 (ipc=10.7) sim_rate=44312 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:42:05 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (205942,49910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(205943,49910)
GPGPU-Sim uArch: cycles simulated: 255910  inst.: 6044292 (ipc=10.7) sim_rate=44118 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:42:06 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (207036,49910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(207037,49910)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (207604,49910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(207605,49910)
GPGPU-Sim uArch: cycles simulated: 257910  inst.: 6063700 (ipc=10.7) sim_rate=43939 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:42:07 2016
GPGPU-Sim uArch: cycles simulated: 259410  inst.: 6079093 (ipc=10.7) sim_rate=43734 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 21:42:08 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (209925,49910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(209926,49910)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(200,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 261410  inst.: 6100769 (ipc=10.7) sim_rate=43576 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:42:09 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (212721,49910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(212722,49910)
GPGPU-Sim uArch: cycles simulated: 263410  inst.: 6119134 (ipc=10.7) sim_rate=43398 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:42:10 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (214531,49910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(214532,49910)
GPGPU-Sim uArch: cycles simulated: 264910  inst.: 6134563 (ipc=10.7) sim_rate=43201 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:42:11 2016
GPGPU-Sim uArch: cycles simulated: 266910  inst.: 6152956 (ipc=10.7) sim_rate=43027 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 21:42:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (218676,49910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(218677,49910)
GPGPU-Sim uArch: cycles simulated: 268910  inst.: 6171343 (ipc=10.6) sim_rate=42856 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 21:42:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (220437,49910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(220438,49910)
GPGPU-Sim uArch: cycles simulated: 270910  inst.: 6191677 (ipc=10.6) sim_rate=42701 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 21:42:14 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(215,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (221887,49910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(221888,49910)
GPGPU-Sim uArch: cycles simulated: 272910  inst.: 6211905 (ipc=10.6) sim_rate=42547 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 21:42:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (223072,49910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(223073,49910)
GPGPU-Sim uArch: cycles simulated: 274410  inst.: 6227289 (ipc=10.6) sim_rate=42362 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 21:42:16 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (224993,49910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(224994,49910)
GPGPU-Sim uArch: cycles simulated: 276410  inst.: 6250879 (ipc=10.6) sim_rate=42235 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 21:42:17 2016
GPGPU-Sim uArch: cycles simulated: 278410  inst.: 6269682 (ipc=10.6) sim_rate=42078 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 21:42:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (229917,49910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(229918,49910)
GPGPU-Sim uArch: cycles simulated: 280410  inst.: 6289211 (ipc=10.6) sim_rate=41928 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 21:42:19 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (230513,49910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(230514,49910)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(222,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (231548,49910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(231549,49910)
GPGPU-Sim uArch: cycles simulated: 281910  inst.: 6306560 (ipc=10.6) sim_rate=41765 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 21:42:20 2016
GPGPU-Sim uArch: cycles simulated: 283910  inst.: 6325842 (ipc=10.6) sim_rate=41617 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 21:42:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (234417,49910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(234418,49910)
GPGPU-Sim uArch: cycles simulated: 285410  inst.: 6341765 (ipc=10.6) sim_rate=41449 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 21:42:22 2016
GPGPU-Sim uArch: cycles simulated: 287410  inst.: 6361670 (ipc=10.6) sim_rate=41309 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 21:42:23 2016
GPGPU-Sim uArch: cycles simulated: 289410  inst.: 6382937 (ipc=10.6) sim_rate=41180 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 21:42:24 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(227,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 291410  inst.: 6400406 (ipc=10.6) sim_rate=41028 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 21:42:25 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (243191,49910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(243192,49910)
GPGPU-Sim uArch: cycles simulated: 293410  inst.: 6417569 (ipc=10.6) sim_rate=40876 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 21:42:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (243738,49910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(243739,49910)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (244800,49910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(244801,49910)
GPGPU-Sim uArch: cycles simulated: 295410  inst.: 6439852 (ipc=10.6) sim_rate=40758 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 21:42:27 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (246359,49910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(246360,49910)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (246886,49910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(246887,49910)
GPGPU-Sim uArch: cycles simulated: 296910  inst.: 6458494 (ipc=10.6) sim_rate=40619 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 21:42:28 2016
GPGPU-Sim uArch: cycles simulated: 298910  inst.: 6479278 (ipc=10.6) sim_rate=40495 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 21:42:29 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(159,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 300910  inst.: 6496359 (ipc=10.6) sim_rate=40350 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 21:42:30 2016
GPGPU-Sim uArch: cycles simulated: 302410  inst.: 6509936 (ipc=10.6) sim_rate=40184 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 21:42:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (252681,49910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(252682,49910)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (253602,49910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(253603,49910)
GPGPU-Sim uArch: cycles simulated: 304410  inst.: 6535234 (ipc=10.6) sim_rate=40093 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 21:42:32 2016
GPGPU-Sim uArch: cycles simulated: 306410  inst.: 6552872 (ipc=10.6) sim_rate=39956 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 21:42:33 2016
GPGPU-Sim uArch: cycles simulated: 308410  inst.: 6570012 (ipc=10.6) sim_rate=39818 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 21:42:34 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (258585,49910), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(258586,49910)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(212,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 310410  inst.: 6589328 (ipc=10.6) sim_rate=39694 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 21:42:35 2016
GPGPU-Sim uArch: cycles simulated: 312410  inst.: 6611102 (ipc=10.6) sim_rate=39587 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 21:42:36 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (263883,49910), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(263884,49910)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (263895,49910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(263896,49910)
GPGPU-Sim uArch: cycles simulated: 314410  inst.: 6630671 (ipc=10.5) sim_rate=39468 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 21:42:37 2016
GPGPU-Sim uArch: cycles simulated: 315910  inst.: 6643860 (ipc=10.5) sim_rate=39312 (inst/sec) elapsed = 0:0:02:49 / Sun Feb 28 21:42:38 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (266549,49910), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(266550,49910)
GPGPU-Sim uArch: cycles simulated: 317910  inst.: 6663403 (ipc=10.5) sim_rate=39196 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 21:42:39 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(239,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 319910  inst.: 6682135 (ipc=10.5) sim_rate=39076 (inst/sec) elapsed = 0:0:02:51 / Sun Feb 28 21:42:40 2016
GPGPU-Sim uArch: cycles simulated: 321910  inst.: 6704674 (ipc=10.5) sim_rate=38980 (inst/sec) elapsed = 0:0:02:52 / Sun Feb 28 21:42:41 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (272721,49910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(272722,49910)
GPGPU-Sim uArch: cycles simulated: 323410  inst.: 6720662 (ipc=10.5) sim_rate=38847 (inst/sec) elapsed = 0:0:02:53 / Sun Feb 28 21:42:42 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (274661,49910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(274662,49910)
GPGPU-Sim uArch: cycles simulated: 325410  inst.: 6744315 (ipc=10.5) sim_rate=38760 (inst/sec) elapsed = 0:0:02:54 / Sun Feb 28 21:42:43 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (275608,49910), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(275609,49910)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (275838,49910), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(275839,49910)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (276256,49910), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(276257,49910)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(223,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (277463,49910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(277464,49910)
GPGPU-Sim uArch: cycles simulated: 327410  inst.: 6770184 (ipc=10.6) sim_rate=38686 (inst/sec) elapsed = 0:0:02:55 / Sun Feb 28 21:42:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (278490,49910), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(278491,49910)
GPGPU-Sim uArch: cycles simulated: 328910  inst.: 6790017 (ipc=10.6) sim_rate=38579 (inst/sec) elapsed = 0:0:02:56 / Sun Feb 28 21:42:45 2016
GPGPU-Sim uArch: cycles simulated: 330910  inst.: 6811618 (ipc=10.6) sim_rate=38483 (inst/sec) elapsed = 0:0:02:57 / Sun Feb 28 21:42:46 2016
GPGPU-Sim uArch: cycles simulated: 332910  inst.: 6831031 (ipc=10.6) sim_rate=38376 (inst/sec) elapsed = 0:0:02:58 / Sun Feb 28 21:42:47 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (283177,49910), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(283178,49910)
GPGPU-Sim uArch: cycles simulated: 334410  inst.: 6847164 (ipc=10.6) sim_rate=38252 (inst/sec) elapsed = 0:0:02:59 / Sun Feb 28 21:42:48 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(246,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (286463,49910), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(286464,49910)
GPGPU-Sim uArch: cycles simulated: 336410  inst.: 6867925 (ipc=10.6) sim_rate=38155 (inst/sec) elapsed = 0:0:03:00 / Sun Feb 28 21:42:49 2016
GPGPU-Sim uArch: cycles simulated: 338410  inst.: 6889911 (ipc=10.6) sim_rate=38065 (inst/sec) elapsed = 0:0:03:01 / Sun Feb 28 21:42:50 2016
GPGPU-Sim uArch: cycles simulated: 340410  inst.: 6909185 (ipc=10.6) sim_rate=37962 (inst/sec) elapsed = 0:0:03:02 / Sun Feb 28 21:42:51 2016
GPGPU-Sim uArch: cycles simulated: 342410  inst.: 6925080 (ipc=10.5) sim_rate=37841 (inst/sec) elapsed = 0:0:03:03 / Sun Feb 28 21:42:52 2016
GPGPU-Sim uArch: cycles simulated: 344410  inst.: 6943686 (ipc=10.5) sim_rate=37737 (inst/sec) elapsed = 0:0:03:04 / Sun Feb 28 21:42:53 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (294967,49910), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(294968,49910)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(250,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 346410  inst.: 6963526 (ipc=10.5) sim_rate=37640 (inst/sec) elapsed = 0:0:03:05 / Sun Feb 28 21:42:54 2016
GPGPU-Sim uArch: cycles simulated: 348410  inst.: 6980283 (ipc=10.5) sim_rate=37528 (inst/sec) elapsed = 0:0:03:06 / Sun Feb 28 21:42:55 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (298667,49910), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(298668,49910)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (298739,49910), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(298740,49910)
GPGPU-Sim uArch: cycles simulated: 349910  inst.: 7000481 (ipc=10.5) sim_rate=37435 (inst/sec) elapsed = 0:0:03:07 / Sun Feb 28 21:42:56 2016
GPGPU-Sim uArch: cycles simulated: 351910  inst.: 7018773 (ipc=10.5) sim_rate=37333 (inst/sec) elapsed = 0:0:03:08 / Sun Feb 28 21:42:57 2016
GPGPU-Sim uArch: cycles simulated: 353910  inst.: 7040307 (ipc=10.5) sim_rate=37250 (inst/sec) elapsed = 0:0:03:09 / Sun Feb 28 21:42:58 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (304527,49910), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(304528,49910)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(247,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 355910  inst.: 7059280 (ipc=10.5) sim_rate=37154 (inst/sec) elapsed = 0:0:03:10 / Sun Feb 28 21:42:59 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (306994,49910), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(306995,49910)
GPGPU-Sim uArch: cycles simulated: 357910  inst.: 7077452 (ipc=10.5) sim_rate=37054 (inst/sec) elapsed = 0:0:03:11 / Sun Feb 28 21:43:00 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (309264,49910), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(309265,49910)
GPGPU-Sim uArch: cycles simulated: 359910  inst.: 7100228 (ipc=10.5) sim_rate=36980 (inst/sec) elapsed = 0:0:03:12 / Sun Feb 28 21:43:01 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (310923,49910), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 361910  inst.: 7118086 (ipc=10.5) sim_rate=36881 (inst/sec) elapsed = 0:0:03:13 / Sun Feb 28 21:43:02 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (312773,49910), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 363910  inst.: 7136395 (ipc=10.5) sim_rate=36785 (inst/sec) elapsed = 0:0:03:14 / Sun Feb 28 21:43:03 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(182,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 365910  inst.: 7155707 (ipc=10.5) sim_rate=36695 (inst/sec) elapsed = 0:0:03:15 / Sun Feb 28 21:43:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (317328,49910), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (317559,49910), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 367910  inst.: 7174732 (ipc=10.5) sim_rate=36605 (inst/sec) elapsed = 0:0:03:16 / Sun Feb 28 21:43:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (318963,49910), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 369910  inst.: 7194477 (ipc=10.5) sim_rate=36520 (inst/sec) elapsed = 0:0:03:17 / Sun Feb 28 21:43:06 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (320196,49910), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 371910  inst.: 7214283 (ipc=10.5) sim_rate=36435 (inst/sec) elapsed = 0:0:03:18 / Sun Feb 28 21:43:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (322442,49910), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (322699,49910), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 373910  inst.: 7231182 (ipc=10.5) sim_rate=36337 (inst/sec) elapsed = 0:0:03:19 / Sun Feb 28 21:43:08 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(191,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 375910  inst.: 7251799 (ipc=10.5) sim_rate=36258 (inst/sec) elapsed = 0:0:03:20 / Sun Feb 28 21:43:09 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (326082,49910), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (326533,49910), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 377910  inst.: 7271955 (ipc=10.5) sim_rate=36178 (inst/sec) elapsed = 0:0:03:21 / Sun Feb 28 21:43:10 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (328524,49910), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (329617,49910), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 379910  inst.: 7294649 (ipc=10.5) sim_rate=36112 (inst/sec) elapsed = 0:0:03:22 / Sun Feb 28 21:43:11 2016
GPGPU-Sim uArch: cycles simulated: 381910  inst.: 7313168 (ipc=10.5) sim_rate=36025 (inst/sec) elapsed = 0:0:03:23 / Sun Feb 28 21:43:12 2016
GPGPU-Sim uArch: cycles simulated: 383910  inst.: 7331985 (ipc=10.5) sim_rate=35941 (inst/sec) elapsed = 0:0:03:24 / Sun Feb 28 21:43:13 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(208,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 386410  inst.: 7353312 (ipc=10.4) sim_rate=35869 (inst/sec) elapsed = 0:0:03:25 / Sun Feb 28 21:43:14 2016
GPGPU-Sim uArch: cycles simulated: 388410  inst.: 7369949 (ipc=10.4) sim_rate=35776 (inst/sec) elapsed = 0:0:03:26 / Sun Feb 28 21:43:15 2016
GPGPU-Sim uArch: cycles simulated: 390410  inst.: 7388684 (ipc=10.4) sim_rate=35694 (inst/sec) elapsed = 0:0:03:27 / Sun Feb 28 21:43:16 2016
GPGPU-Sim uArch: cycles simulated: 392410  inst.: 7409455 (ipc=10.4) sim_rate=35622 (inst/sec) elapsed = 0:0:03:28 / Sun Feb 28 21:43:17 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (343248,49910), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (343943,49910), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (344867,49910), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 394910  inst.: 7431269 (ipc=10.4) sim_rate=35556 (inst/sec) elapsed = 0:0:03:29 / Sun Feb 28 21:43:18 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(229,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (346344,49910), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (346369,49910), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 396910  inst.: 7453098 (ipc=10.4) sim_rate=35490 (inst/sec) elapsed = 0:0:03:30 / Sun Feb 28 21:43:19 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (347891,49910), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (348733,49910), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 398910  inst.: 7476882 (ipc=10.4) sim_rate=35435 (inst/sec) elapsed = 0:0:03:31 / Sun Feb 28 21:43:20 2016
GPGPU-Sim uArch: cycles simulated: 401410  inst.: 7497648 (ipc=10.4) sim_rate=35366 (inst/sec) elapsed = 0:0:03:32 / Sun Feb 28 21:43:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (351735,49910), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (353178,49910), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (353303,49910), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 403410  inst.: 7516236 (ipc=10.4) sim_rate=35287 (inst/sec) elapsed = 0:0:03:33 / Sun Feb 28 21:43:22 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(232,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (355931,49910), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 405910  inst.: 7542381 (ipc=10.4) sim_rate=35244 (inst/sec) elapsed = 0:0:03:34 / Sun Feb 28 21:43:23 2016
GPGPU-Sim uArch: cycles simulated: 407910  inst.: 7560924 (ipc=10.4) sim_rate=35167 (inst/sec) elapsed = 0:0:03:35 / Sun Feb 28 21:43:24 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358808,49910), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 410410  inst.: 7581408 (ipc=10.4) sim_rate=35099 (inst/sec) elapsed = 0:0:03:36 / Sun Feb 28 21:43:25 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (360753,49910), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (361378,49910), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 412410  inst.: 7601008 (ipc=10.4) sim_rate=35027 (inst/sec) elapsed = 0:0:03:37 / Sun Feb 28 21:43:26 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (362630,49910), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (364081,49910), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (364132,49910), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 414910  inst.: 7623280 (ipc=10.4) sim_rate=34969 (inst/sec) elapsed = 0:0:03:38 / Sun Feb 28 21:43:27 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(237,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (365659,49910), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 417410  inst.: 7645454 (ipc=10.4) sim_rate=34910 (inst/sec) elapsed = 0:0:03:39 / Sun Feb 28 21:43:28 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (368488,49910), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (368855,49910), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 419410  inst.: 7664572 (ipc=10.3) sim_rate=34838 (inst/sec) elapsed = 0:0:03:40 / Sun Feb 28 21:43:29 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (369752,49910), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 421910  inst.: 7682886 (ipc=10.3) sim_rate=34764 (inst/sec) elapsed = 0:0:03:41 / Sun Feb 28 21:43:30 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (373938,49910), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 424410  inst.: 7705897 (ipc=10.3) sim_rate=34711 (inst/sec) elapsed = 0:0:03:42 / Sun Feb 28 21:43:31 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(207,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 426910  inst.: 7728172 (ipc=10.3) sim_rate=34655 (inst/sec) elapsed = 0:0:03:43 / Sun Feb 28 21:43:32 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (377425,49910), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (378303,49910), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 429410  inst.: 7748032 (ipc=10.3) sim_rate=34589 (inst/sec) elapsed = 0:0:03:44 / Sun Feb 28 21:43:33 2016
GPGPU-Sim uArch: cycles simulated: 431410  inst.: 7765453 (ipc=10.3) sim_rate=34513 (inst/sec) elapsed = 0:0:03:45 / Sun Feb 28 21:43:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (383723,49910), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 433910  inst.: 7784773 (ipc=10.3) sim_rate=34445 (inst/sec) elapsed = 0:0:03:46 / Sun Feb 28 21:43:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (385129,49910), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 436410  inst.: 7806434 (ipc=10.3) sim_rate=34389 (inst/sec) elapsed = 0:0:03:47 / Sun Feb 28 21:43:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (387176,49910), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (387472,49910), 1 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(237,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 438910  inst.: 7827715 (ipc=10.2) sim_rate=34332 (inst/sec) elapsed = 0:0:03:48 / Sun Feb 28 21:43:37 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (389047,49910), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (389732,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 441910  inst.: 7852380 (ipc=10.2) sim_rate=34289 (inst/sec) elapsed = 0:0:03:49 / Sun Feb 28 21:43:38 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (392209,49910), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (392528,49910), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (393583,49910), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (393585,49910), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 444410  inst.: 7873863 (ipc=10.2) sim_rate=34234 (inst/sec) elapsed = 0:0:03:50 / Sun Feb 28 21:43:39 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (394873,49910), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (395173,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (395631,49910), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (395735,49910), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (396318,49910), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (396480,49910), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (396913,49910), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 447410  inst.: 7899041 (ipc=10.2) sim_rate=34194 (inst/sec) elapsed = 0:0:03:51 / Sun Feb 28 21:43:40 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (398052,49910), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (398836,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(255,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (399945,49910), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 450410  inst.: 7922840 (ipc=10.2) sim_rate=34150 (inst/sec) elapsed = 0:0:03:52 / Sun Feb 28 21:43:41 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (400782,49910), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (400920,49910), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (402741,49910), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (402901,49910), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 453410  inst.: 7946733 (ipc=10.2) sim_rate=34106 (inst/sec) elapsed = 0:0:03:53 / Sun Feb 28 21:43:42 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (403636,49910), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (404462,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (405828,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (405962,49910), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (406876,49910), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 456910  inst.: 7974141 (ipc=10.2) sim_rate=34077 (inst/sec) elapsed = 0:0:03:54 / Sun Feb 28 21:43:43 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (407533,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (408329,49910), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (409291,49910), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (409712,49910), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (410292,49910), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (410623,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 460910  inst.: 8003756 (ipc=10.1) sim_rate=34058 (inst/sec) elapsed = 0:0:03:55 / Sun Feb 28 21:43:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (411540,49910), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (411794,49910), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (411803,49910), 2 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(254,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (412337,49910), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (412573,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (412796,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (413593,49910), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (414452,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (415551,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (415631,49910), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (416376,49910), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 466410  inst.: 8037047 (ipc=10.1) sim_rate=34055 (inst/sec) elapsed = 0:0:03:56 / Sun Feb 28 21:43:45 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (417769,49910), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (418745,49910), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (418888,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (419647,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (419738,49910), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (420501,49910), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (421288,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (421595,49910), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 421596
gpu_sim_insn = 4208786
gpu_ipc =       9.9830
gpu_tot_sim_cycle = 471506
gpu_tot_sim_insn = 8049682
gpu_tot_ipc =      17.0723
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 614561
gpu_stall_icnt2sh    = 1257995
gpu_total_sim_rate=34108

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 479346
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5484
L1D_cache:
	L1D_cache_core[0]: Access = 38798, Miss = 31204, Miss_rate = 0.804, Pending_hits = 2160, Reservation_fails = 387576
	L1D_cache_core[1]: Access = 37612, Miss = 30345, Miss_rate = 0.807, Pending_hits = 2092, Reservation_fails = 383199
	L1D_cache_core[2]: Access = 36609, Miss = 29712, Miss_rate = 0.812, Pending_hits = 2147, Reservation_fails = 377029
	L1D_cache_core[3]: Access = 36120, Miss = 29164, Miss_rate = 0.807, Pending_hits = 2010, Reservation_fails = 376173
	L1D_cache_core[4]: Access = 39462, Miss = 31883, Miss_rate = 0.808, Pending_hits = 2250, Reservation_fails = 388207
	L1D_cache_core[5]: Access = 37502, Miss = 30259, Miss_rate = 0.807, Pending_hits = 2152, Reservation_fails = 381968
	L1D_cache_core[6]: Access = 34791, Miss = 27896, Miss_rate = 0.802, Pending_hits = 2028, Reservation_fails = 359965
	L1D_cache_core[7]: Access = 36782, Miss = 29307, Miss_rate = 0.797, Pending_hits = 2063, Reservation_fails = 371071
	L1D_cache_core[8]: Access = 36539, Miss = 29337, Miss_rate = 0.803, Pending_hits = 2099, Reservation_fails = 376687
	L1D_cache_core[9]: Access = 37406, Miss = 30365, Miss_rate = 0.812, Pending_hits = 2154, Reservation_fails = 383152
	L1D_cache_core[10]: Access = 40136, Miss = 32422, Miss_rate = 0.808, Pending_hits = 2332, Reservation_fails = 389660
	L1D_cache_core[11]: Access = 35757, Miss = 28771, Miss_rate = 0.805, Pending_hits = 2033, Reservation_fails = 362541
	L1D_cache_core[12]: Access = 36790, Miss = 29530, Miss_rate = 0.803, Pending_hits = 2066, Reservation_fails = 376497
	L1D_cache_core[13]: Access = 38422, Miss = 30859, Miss_rate = 0.803, Pending_hits = 2034, Reservation_fails = 383876
	L1D_cache_core[14]: Access = 39574, Miss = 32109, Miss_rate = 0.811, Pending_hits = 2198, Reservation_fails = 390370
	L1D_total_cache_accesses = 562300
	L1D_total_cache_misses = 453163
	L1D_total_cache_miss_rate = 0.8059
	L1D_total_cache_pending_hits = 31818
	L1D_total_cache_reservation_fails = 5687971
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 75997
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2887
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 75696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 224312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3398550
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75517
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 228851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2289421
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 478348
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5484
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1144, 1932, 1340, 1200, 1195, 1368, 1174, 1088, 1310, 1394, 1514, 1221, 1034, 1182, 1598, 1243, 1277, 1305, 1193, 1428, 1126, 763, 1107, 1017, 1219, 1137, 1497, 1777, 1598, 1788, 1344, 1372, 1101, 1073, 1467, 1299, 1254, 1157, 1417, 1101, 980, 1176, 1441, 1153, 991, 1441, 1237, 1446, 
gpgpu_n_tot_thrd_icount = 28426304
gpgpu_n_tot_w_icount = 888322
gpgpu_n_stall_shd_mem = 6038664
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 224312
gpgpu_n_mem_write_global = 230587
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 947517
gpgpu_n_store_insn = 344177
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 919318
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2887
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2887
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6035777
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9640568	W0_Idle:1033240	W0_Scoreboard:1892246	W1:253398	W2:112467	W3:66164	W4:43437	W5:32793	W6:29018	W7:24273	W8:22915	W9:21430	W10:18328	W11:16339	W12:14968	W13:13168	W14:11586	W15:10431	W16:7472	W17:7561	W18:5200	W19:5086	W20:3552	W21:4191	W22:2777	W23:3054	W24:1966	W25:1287	W26:830	W27:689	W28:249	W29:41	W30:52	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1794496 {8:224312,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9232888 {40:230465,72:36,136:86,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30506432 {136:224312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1844696 {8:230587,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 598 
maxdqlatency = 0 
maxmflatency = 1713 
averagemflatency = 503 
max_icnt2mem_latency = 1248 
max_icnt2sh_latency = 471412 
mrq_lat_table:93192 	4552 	5050 	13807 	32509 	32111 	21820 	6414 	485 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19792 	225321 	208845 	956 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9772 	3774 	7057 	61095 	135634 	221364 	16273 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	24082 	150122 	49668 	453 	2 	0 	0 	2 	9 	42 	887 	7466 	14548 	32559 	66164 	108910 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	412 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        15        19        14        15        13        32        32        32        32        18        18        25        34        29        18 
dram[1]:        15        19        13        13        16        14        51        32        32        32        16        21        23        24        17        16 
dram[2]:        14        14        14        12        15        14        37        32        32        32        19        16        36        18        26        23 
maximum service time to same row:
dram[0]:      3360      2645      2444      4460      6455      1837      4961      4487      4179      3268      5090      5710      5440      6143      5500      3157 
dram[1]:      1944      2895      2195      3851      3317      2997     10432      4199      4285      4753      5422      5292      9862      9362      3924      4497 
dram[2]:      2083      2441      4259      5609      3953      4442     18548      4261      7524      3357      5668      5753     11451      5547     11988      3809 
average row accesses per activate:
dram[0]:  2.468155  2.332135  2.334434  2.319149  2.185939  2.181660  2.405272  2.397860  2.411058  2.388425  2.230632  2.201075  2.345345  2.220142  2.169602  2.137969 
dram[1]:  2.330233  2.428788  2.414975  2.300873  2.177684  2.185133  2.426886  2.349087  2.407315  2.275000  2.152074  2.284035  2.127940  2.170385  2.085022  2.081276 
dram[2]:  2.232947  2.256774  2.337644  2.292461  2.175325  2.251982  2.446771  2.399061  2.428655  2.417154  2.101885  2.153496  2.183803  2.243500  2.219105  2.140234 
average row locality = 209946/92179 = 2.277590
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2467      2951      2768      3063      2628      2736      2286      2616      2114      2456      2289      2630      2068      2335      2247      2729 
dram[1]:      2823      2621      3013      2785      2853      2518      2501      2331      2584      2430      2686      2242      2596      2118      2572      2339 
dram[2]:      2711      3001      2755      3165      2574      2810      2203      2772      2109      2708      2200      2748      2080      2413      2215      2704 
total reads: 122563
bank skew: 3165/2068 = 1.53
chip skew: 41168/40383 = 1.02
number of total write accesses:
dram[0]:      2067      2238      2181      2278      2098      2284      2094      2314      1898      2125      1454      1464      1056      1104      1079      1145 
dram[1]:      2187      2188      2341      2224      2319      2156      2229      2043      2221      2029      1517      1449      1113      1092      1131      1118 
dram[2]:      2101      2246      2126      2369      2116      2302      2003      2338      2027      2252      1369      1503      1021      1125      1107      1142 
total reads: 87383
bank skew: 2369/1021 = 2.32
chip skew: 29357/28879 = 1.02
average mf latency per bank:
dram[0]:        604       576       584       572       773       741      1147      1044      1103       996      1313      1224      1671      1536      1580      1411
dram[1]:        602       678       569       661       725      3532      1096      1345       976      1201      1252      1561      1513      1915      1498      1801
dram[2]:        623       585       613       564       791       755      1189      1042      1092       959      1405      1245      1698      1531      1589      1429
maximum mf latency per bank:
dram[0]:       1221      1144      1184      1218      1496      1252      1381      1284      1497      1213      1197      1190      1367      1342      1387      1102
dram[1]:       1518      1532      1169      1368      1713      1711      1226      1470      1391      1256      1177      1235      1191      1690      1155      1317
dram[2]:       1426      1190      1185      1241      1396      1252      1340      1246      1328      1142      1421      1092      1129      1142      1201      1086

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622384 n_nop=442008 n_act=30172 n_pre=30156 n_req=69262 n_rd=80766 n_write=39282 bw_util=0.3858
n_activity=520161 dram_eff=0.4616
bk0: 4934a 475820i bk1: 5902a 453539i bk2: 5536a 454610i bk3: 6126a 443321i bk4: 5256a 457879i bk5: 5472a 445555i bk6: 4572a 464698i bk7: 5232a 447571i bk8: 4228a 493252i bk9: 4912a 473899i bk10: 4578a 498141i bk11: 5260a 490265i bk12: 4136a 518947i bk13: 4670a 509209i bk14: 4494a 510854i bk15: 5458a 493495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.83509
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622384 n_nop=438273 n_act=31034 n_pre=31018 n_req=70369 n_rd=82024 n_write=40035 bw_util=0.3922
n_activity=536066 dram_eff=0.4554
bk0: 5646a 458608i bk1: 5242a 466699i bk2: 6026a 444331i bk3: 5570a 456116i bk4: 5706a 440608i bk5: 5036a 456985i bk6: 5002a 454310i bk7: 4662a 468442i bk8: 5168a 467483i bk9: 4860a 476424i bk10: 5372a 484463i bk11: 4484a 503213i bk12: 5192a 499585i bk13: 4236a 515783i bk14: 5144a 496529i bk15: 4678a 501962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.79351
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=622384 n_nop=438404 n_act=30975 n_pre=30959 n_req=70315 n_rd=82336 n_write=39710 bw_util=0.3922
n_activity=525401 dram_eff=0.4646
bk0: 5422a 462160i bk1: 6002a 450934i bk2: 5510a 456095i bk3: 6330a 433196i bk4: 5148a 453438i bk5: 5620a 440488i bk6: 4406a 471188i bk7: 5544a 444019i bk8: 4218a 484132i bk9: 5416a 463218i bk10: 4400a 498239i bk11: 5496a 480679i bk12: 4160a 518367i bk13: 4826a 507735i bk14: 4430a 510290i bk15: 5408a 494699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.95577

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71019, Miss = 18867, Miss_rate = 0.266, Pending_hits = 409, Reservation_fails = 1054
L2_cache_bank[1]: Access = 72077, Miss = 21516, Miss_rate = 0.299, Pending_hits = 467, Reservation_fails = 789
L2_cache_bank[2]: Access = 72262, Miss = 21628, Miss_rate = 0.299, Pending_hits = 449, Reservation_fails = 884
L2_cache_bank[3]: Access = 95521, Miss = 19384, Miss_rate = 0.203, Pending_hits = 355, Reservation_fails = 696
L2_cache_bank[4]: Access = 71173, Miss = 18847, Miss_rate = 0.265, Pending_hits = 407, Reservation_fails = 1213
L2_cache_bank[5]: Access = 72922, Miss = 22321, Miss_rate = 0.306, Pending_hits = 440, Reservation_fails = 1033
L2_total_cache_accesses = 454974
L2_total_cache_misses = 122563
L2_total_cache_miss_rate = 0.2694
L2_total_cache_pending_hits = 2527
L2_total_cache_reservation_fails = 5669
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155012
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2748
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 174811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1886
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53890
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2603
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 228
L2_cache_data_port_util = 0.307
L2_cache_fill_port_util = 0.173

icnt_total_pkts_mem_to_simt=1352492
icnt_total_pkts_simt_to_mem=685855
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 93.4085
	minimum = 6
	maximum = 826
Network latency average = 50.9128
	minimum = 6
	maximum = 636
Slowest packet = 58952
Flit latency average = 35.5501
	minimum = 6
	maximum = 636
Slowest flit = 131116
Fragmentation average = 0.118058
	minimum = 0
	maximum = 360
Injected packet rate average = 0.0749861
	minimum = 0 (at node 21)
	maximum = 0.206487 (at node 18)
Accepted packet rate average = 0.0749861
	minimum = 0 (at node 21)
	maximum = 0.206487 (at node 18)
Injected flit rate average = 0.168586
	minimum = 0 (at node 21)
	maximum = 0.540797 (at node 18)
Accepted flit rate average= 0.168586
	minimum = 0 (at node 21)
	maximum = 0.329519 (at node 18)
Injected packet length average = 2.24823
Accepted packet length average = 2.24823
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.2884 (5 samples)
	minimum = 6 (5 samples)
	maximum = 296.4 (5 samples)
Network latency average = 24.3295 (5 samples)
	minimum = 6 (5 samples)
	maximum = 225.4 (5 samples)
Flit latency average = 18.7436 (5 samples)
	minimum = 6 (5 samples)
	maximum = 224.2 (5 samples)
Fragmentation average = 0.0345183 (5 samples)
	minimum = 0 (5 samples)
	maximum = 110.2 (5 samples)
Injected packet rate average = 0.034121 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.116532 (5 samples)
Accepted packet rate average = 0.034121 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.116532 (5 samples)
Injected flit rate average = 0.0761453 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.27259 (5 samples)
Accepted flit rate average = 0.0761453 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.203761 (5 samples)
Injected packet size average = 2.23162 (5 samples)
Accepted packet size average = 2.23162 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 56 sec (236 sec)
gpgpu_simulation_rate = 34108 (inst/sec)
gpgpu_simulation_rate = 1997 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,471506)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,471506)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,471506)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,471506)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,471506)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,471506)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,471506)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(17,0,0) tid=(242,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(50,0,0) tid=(50,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(73,0,0) tid=(210,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(56,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 472006  inst.: 8367279 (ipc=635.2) sim_rate=35156 (inst/sec) elapsed = 0:0:03:58 / Sun Feb 28 21:43:47 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(48,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 473506  inst.: 8462176 (ipc=206.2) sim_rate=35406 (inst/sec) elapsed = 0:0:03:59 / Sun Feb 28 21:43:48 2016
GPGPU-Sim uArch: cycles simulated: 475506  inst.: 8486689 (ipc=109.3) sim_rate=35361 (inst/sec) elapsed = 0:0:04:00 / Sun Feb 28 21:43:49 2016
GPGPU-Sim uArch: cycles simulated: 477006  inst.: 8494032 (ipc=80.8) sim_rate=35244 (inst/sec) elapsed = 0:0:04:01 / Sun Feb 28 21:43:50 2016
GPGPU-Sim uArch: cycles simulated: 479006  inst.: 8511346 (ipc=61.6) sim_rate=35170 (inst/sec) elapsed = 0:0:04:02 / Sun Feb 28 21:43:51 2016
GPGPU-Sim uArch: cycles simulated: 480506  inst.: 8523041 (ipc=52.6) sim_rate=35074 (inst/sec) elapsed = 0:0:04:03 / Sun Feb 28 21:43:52 2016
GPGPU-Sim uArch: cycles simulated: 482506  inst.: 8539196 (ipc=44.5) sim_rate=34996 (inst/sec) elapsed = 0:0:04:04 / Sun Feb 28 21:43:53 2016
GPGPU-Sim uArch: cycles simulated: 484006  inst.: 8553497 (ipc=40.3) sim_rate=34912 (inst/sec) elapsed = 0:0:04:05 / Sun Feb 28 21:43:54 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(7,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 486006  inst.: 8566933 (ipc=35.7) sim_rate=34824 (inst/sec) elapsed = 0:0:04:06 / Sun Feb 28 21:43:55 2016
GPGPU-Sim uArch: cycles simulated: 487506  inst.: 8578531 (ipc=33.1) sim_rate=34730 (inst/sec) elapsed = 0:0:04:07 / Sun Feb 28 21:43:56 2016
GPGPU-Sim uArch: cycles simulated: 489506  inst.: 8597103 (ipc=30.4) sim_rate=34665 (inst/sec) elapsed = 0:0:04:08 / Sun Feb 28 21:43:57 2016
GPGPU-Sim uArch: cycles simulated: 491006  inst.: 8608883 (ipc=28.7) sim_rate=34573 (inst/sec) elapsed = 0:0:04:09 / Sun Feb 28 21:43:58 2016
GPGPU-Sim uArch: cycles simulated: 492506  inst.: 8621953 (ipc=27.3) sim_rate=34487 (inst/sec) elapsed = 0:0:04:10 / Sun Feb 28 21:43:59 2016
GPGPU-Sim uArch: cycles simulated: 494506  inst.: 8639204 (ipc=25.6) sim_rate=34419 (inst/sec) elapsed = 0:0:04:11 / Sun Feb 28 21:44:00 2016
GPGPU-Sim uArch: cycles simulated: 496006  inst.: 8652239 (ipc=24.6) sim_rate=34334 (inst/sec) elapsed = 0:0:04:12 / Sun Feb 28 21:44:01 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(11,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 498006  inst.: 8670118 (ipc=23.4) sim_rate=34269 (inst/sec) elapsed = 0:0:04:13 / Sun Feb 28 21:44:02 2016
GPGPU-Sim uArch: cycles simulated: 499506  inst.: 8681484 (ipc=22.6) sim_rate=34179 (inst/sec) elapsed = 0:0:04:14 / Sun Feb 28 21:44:03 2016
GPGPU-Sim uArch: cycles simulated: 501506  inst.: 8698691 (ipc=21.6) sim_rate=34112 (inst/sec) elapsed = 0:0:04:15 / Sun Feb 28 21:44:04 2016
GPGPU-Sim uArch: cycles simulated: 503006  inst.: 8711676 (ipc=21.0) sim_rate=34029 (inst/sec) elapsed = 0:0:04:16 / Sun Feb 28 21:44:05 2016
GPGPU-Sim uArch: cycles simulated: 505006  inst.: 8728157 (ipc=20.3) sim_rate=33961 (inst/sec) elapsed = 0:0:04:17 / Sun Feb 28 21:44:06 2016
GPGPU-Sim uArch: cycles simulated: 506506  inst.: 8740814 (ipc=19.7) sim_rate=33879 (inst/sec) elapsed = 0:0:04:18 / Sun Feb 28 21:44:07 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(49,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 508506  inst.: 8757215 (ipc=19.1) sim_rate=33811 (inst/sec) elapsed = 0:0:04:19 / Sun Feb 28 21:44:08 2016
GPGPU-Sim uArch: cycles simulated: 510006  inst.: 8769724 (ipc=18.7) sim_rate=33729 (inst/sec) elapsed = 0:0:04:20 / Sun Feb 28 21:44:09 2016
GPGPU-Sim uArch: cycles simulated: 512006  inst.: 8783735 (ipc=18.1) sim_rate=33654 (inst/sec) elapsed = 0:0:04:21 / Sun Feb 28 21:44:10 2016
GPGPU-Sim uArch: cycles simulated: 513506  inst.: 8795600 (ipc=17.8) sim_rate=33570 (inst/sec) elapsed = 0:0:04:22 / Sun Feb 28 21:44:11 2016
GPGPU-Sim uArch: cycles simulated: 515506  inst.: 8812691 (ipc=17.3) sim_rate=33508 (inst/sec) elapsed = 0:0:04:23 / Sun Feb 28 21:44:12 2016
GPGPU-Sim uArch: cycles simulated: 517006  inst.: 8826058 (ipc=17.1) sim_rate=33432 (inst/sec) elapsed = 0:0:04:24 / Sun Feb 28 21:44:13 2016
GPGPU-Sim uArch: cycles simulated: 519006  inst.: 8842647 (ipc=16.7) sim_rate=33368 (inst/sec) elapsed = 0:0:04:25 / Sun Feb 28 21:44:14 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(4,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 520506  inst.: 8852555 (ipc=16.4) sim_rate=33280 (inst/sec) elapsed = 0:0:04:26 / Sun Feb 28 21:44:15 2016
GPGPU-Sim uArch: cycles simulated: 522506  inst.: 8867934 (ipc=16.0) sim_rate=33213 (inst/sec) elapsed = 0:0:04:27 / Sun Feb 28 21:44:16 2016
GPGPU-Sim uArch: cycles simulated: 524006  inst.: 8878339 (ipc=15.8) sim_rate=33128 (inst/sec) elapsed = 0:0:04:28 / Sun Feb 28 21:44:17 2016
GPGPU-Sim uArch: cycles simulated: 526006  inst.: 8894093 (ipc=15.5) sim_rate=33063 (inst/sec) elapsed = 0:0:04:29 / Sun Feb 28 21:44:18 2016
GPGPU-Sim uArch: cycles simulated: 527506  inst.: 8905223 (ipc=15.3) sim_rate=32982 (inst/sec) elapsed = 0:0:04:30 / Sun Feb 28 21:44:19 2016
GPGPU-Sim uArch: cycles simulated: 529506  inst.: 8918773 (ipc=15.0) sim_rate=32910 (inst/sec) elapsed = 0:0:04:31 / Sun Feb 28 21:44:20 2016
GPGPU-Sim uArch: cycles simulated: 531006  inst.: 8930597 (ipc=14.8) sim_rate=32833 (inst/sec) elapsed = 0:0:04:32 / Sun Feb 28 21:44:21 2016
GPGPU-Sim uArch: cycles simulated: 532506  inst.: 8943135 (ipc=14.6) sim_rate=32758 (inst/sec) elapsed = 0:0:04:33 / Sun Feb 28 21:44:22 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(39,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 534506  inst.: 8958947 (ipc=14.4) sim_rate=32696 (inst/sec) elapsed = 0:0:04:34 / Sun Feb 28 21:44:23 2016
GPGPU-Sim uArch: cycles simulated: 536006  inst.: 8970753 (ipc=14.3) sim_rate=32620 (inst/sec) elapsed = 0:0:04:35 / Sun Feb 28 21:44:24 2016
GPGPU-Sim uArch: cycles simulated: 537506  inst.: 8983324 (ipc=14.1) sim_rate=32548 (inst/sec) elapsed = 0:0:04:36 / Sun Feb 28 21:44:25 2016
GPGPU-Sim uArch: cycles simulated: 539506  inst.: 9001278 (ipc=14.0) sim_rate=32495 (inst/sec) elapsed = 0:0:04:37 / Sun Feb 28 21:44:26 2016
GPGPU-Sim uArch: cycles simulated: 541006  inst.: 9010838 (ipc=13.8) sim_rate=32413 (inst/sec) elapsed = 0:0:04:38 / Sun Feb 28 21:44:27 2016
GPGPU-Sim uArch: cycles simulated: 542506  inst.: 9022969 (ipc=13.7) sim_rate=32340 (inst/sec) elapsed = 0:0:04:39 / Sun Feb 28 21:44:28 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(45,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 544506  inst.: 9041331 (ipc=13.6) sim_rate=32290 (inst/sec) elapsed = 0:0:04:40 / Sun Feb 28 21:44:29 2016
GPGPU-Sim uArch: cycles simulated: 546006  inst.: 9054740 (ipc=13.5) sim_rate=32223 (inst/sec) elapsed = 0:0:04:41 / Sun Feb 28 21:44:30 2016
GPGPU-Sim uArch: cycles simulated: 547506  inst.: 9067416 (ipc=13.4) sim_rate=32153 (inst/sec) elapsed = 0:0:04:42 / Sun Feb 28 21:44:31 2016
GPGPU-Sim uArch: cycles simulated: 549506  inst.: 9083000 (ipc=13.2) sim_rate=32095 (inst/sec) elapsed = 0:0:04:43 / Sun Feb 28 21:44:32 2016
GPGPU-Sim uArch: cycles simulated: 551006  inst.: 9098293 (ipc=13.2) sim_rate=32036 (inst/sec) elapsed = 0:0:04:44 / Sun Feb 28 21:44:33 2016
GPGPU-Sim uArch: cycles simulated: 553006  inst.: 9117526 (ipc=13.1) sim_rate=31991 (inst/sec) elapsed = 0:0:04:45 / Sun Feb 28 21:44:34 2016
GPGPU-Sim uArch: cycles simulated: 554506  inst.: 9128992 (ipc=13.0) sim_rate=31919 (inst/sec) elapsed = 0:0:04:46 / Sun Feb 28 21:44:35 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(43,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 556006  inst.: 9143460 (ipc=12.9) sim_rate=31858 (inst/sec) elapsed = 0:0:04:47 / Sun Feb 28 21:44:36 2016
GPGPU-Sim uArch: cycles simulated: 558006  inst.: 9160394 (ipc=12.8) sim_rate=31806 (inst/sec) elapsed = 0:0:04:48 / Sun Feb 28 21:44:37 2016
GPGPU-Sim uArch: cycles simulated: 559506  inst.: 9173929 (ipc=12.8) sim_rate=31743 (inst/sec) elapsed = 0:0:04:49 / Sun Feb 28 21:44:38 2016
GPGPU-Sim uArch: cycles simulated: 561506  inst.: 9191466 (ipc=12.7) sim_rate=31694 (inst/sec) elapsed = 0:0:04:50 / Sun Feb 28 21:44:39 2016
GPGPU-Sim uArch: cycles simulated: 563006  inst.: 9203899 (ipc=12.6) sim_rate=31628 (inst/sec) elapsed = 0:0:04:51 / Sun Feb 28 21:44:40 2016
GPGPU-Sim uArch: cycles simulated: 565006  inst.: 9223875 (ipc=12.6) sim_rate=31588 (inst/sec) elapsed = 0:0:04:52 / Sun Feb 28 21:44:41 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(51,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 566506  inst.: 9237476 (ipc=12.5) sim_rate=31527 (inst/sec) elapsed = 0:0:04:53 / Sun Feb 28 21:44:42 2016
GPGPU-Sim uArch: cycles simulated: 568506  inst.: 9253817 (ipc=12.4) sim_rate=31475 (inst/sec) elapsed = 0:0:04:54 / Sun Feb 28 21:44:43 2016
GPGPU-Sim uArch: cycles simulated: 570006  inst.: 9268649 (ipc=12.4) sim_rate=31419 (inst/sec) elapsed = 0:0:04:55 / Sun Feb 28 21:44:44 2016
GPGPU-Sim uArch: cycles simulated: 572006  inst.: 9286760 (ipc=12.3) sim_rate=31374 (inst/sec) elapsed = 0:0:04:56 / Sun Feb 28 21:44:45 2016
GPGPU-Sim uArch: cycles simulated: 574006  inst.: 9304112 (ipc=12.2) sim_rate=31326 (inst/sec) elapsed = 0:0:04:57 / Sun Feb 28 21:44:46 2016
GPGPU-Sim uArch: cycles simulated: 575506  inst.: 9318043 (ipc=12.2) sim_rate=31268 (inst/sec) elapsed = 0:0:04:58 / Sun Feb 28 21:44:47 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(61,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 577506  inst.: 9334182 (ipc=12.1) sim_rate=31218 (inst/sec) elapsed = 0:0:04:59 / Sun Feb 28 21:44:48 2016
GPGPU-Sim uArch: cycles simulated: 579006  inst.: 9346729 (ipc=12.1) sim_rate=31155 (inst/sec) elapsed = 0:0:05:00 / Sun Feb 28 21:44:49 2016
GPGPU-Sim uArch: cycles simulated: 581006  inst.: 9363163 (ipc=12.0) sim_rate=31106 (inst/sec) elapsed = 0:0:05:01 / Sun Feb 28 21:44:50 2016
GPGPU-Sim uArch: cycles simulated: 583006  inst.: 9381213 (ipc=11.9) sim_rate=31063 (inst/sec) elapsed = 0:0:05:02 / Sun Feb 28 21:44:51 2016
GPGPU-Sim uArch: cycles simulated: 584506  inst.: 9394482 (ipc=11.9) sim_rate=31004 (inst/sec) elapsed = 0:0:05:03 / Sun Feb 28 21:44:52 2016
GPGPU-Sim uArch: cycles simulated: 586506  inst.: 9411057 (ipc=11.8) sim_rate=30957 (inst/sec) elapsed = 0:0:05:04 / Sun Feb 28 21:44:53 2016
GPGPU-Sim uArch: cycles simulated: 588006  inst.: 9422953 (ipc=11.8) sim_rate=30894 (inst/sec) elapsed = 0:0:05:05 / Sun Feb 28 21:44:54 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(59,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 590006  inst.: 9441052 (ipc=11.7) sim_rate=30853 (inst/sec) elapsed = 0:0:05:06 / Sun Feb 28 21:44:55 2016
GPGPU-Sim uArch: cycles simulated: 592006  inst.: 9457877 (ipc=11.7) sim_rate=30807 (inst/sec) elapsed = 0:0:05:07 / Sun Feb 28 21:44:56 2016
GPGPU-Sim uArch: cycles simulated: 593506  inst.: 9471771 (ipc=11.7) sim_rate=30752 (inst/sec) elapsed = 0:0:05:08 / Sun Feb 28 21:44:57 2016
GPGPU-Sim uArch: cycles simulated: 595506  inst.: 9489052 (ipc=11.6) sim_rate=30708 (inst/sec) elapsed = 0:0:05:09 / Sun Feb 28 21:44:58 2016
GPGPU-Sim uArch: cycles simulated: 597006  inst.: 9502105 (ipc=11.6) sim_rate=30651 (inst/sec) elapsed = 0:0:05:10 / Sun Feb 28 21:44:59 2016
GPGPU-Sim uArch: cycles simulated: 599006  inst.: 9516798 (ipc=11.5) sim_rate=30600 (inst/sec) elapsed = 0:0:05:11 / Sun Feb 28 21:45:00 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(72,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 601006  inst.: 9532408 (ipc=11.4) sim_rate=30552 (inst/sec) elapsed = 0:0:05:12 / Sun Feb 28 21:45:01 2016
GPGPU-Sim uArch: cycles simulated: 602506  inst.: 9543548 (ipc=11.4) sim_rate=30490 (inst/sec) elapsed = 0:0:05:13 / Sun Feb 28 21:45:02 2016
GPGPU-Sim uArch: cycles simulated: 604506  inst.: 9559888 (ipc=11.4) sim_rate=30445 (inst/sec) elapsed = 0:0:05:14 / Sun Feb 28 21:45:03 2016
GPGPU-Sim uArch: cycles simulated: 606006  inst.: 9571279 (ipc=11.3) sim_rate=30385 (inst/sec) elapsed = 0:0:05:15 / Sun Feb 28 21:45:04 2016
GPGPU-Sim uArch: cycles simulated: 608006  inst.: 9587335 (ipc=11.3) sim_rate=30339 (inst/sec) elapsed = 0:0:05:16 / Sun Feb 28 21:45:05 2016
GPGPU-Sim uArch: cycles simulated: 610006  inst.: 9602189 (ipc=11.2) sim_rate=30290 (inst/sec) elapsed = 0:0:05:17 / Sun Feb 28 21:45:06 2016
GPGPU-Sim uArch: cycles simulated: 611506  inst.: 9613453 (ipc=11.2) sim_rate=30230 (inst/sec) elapsed = 0:0:05:18 / Sun Feb 28 21:45:07 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(78,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 613506  inst.: 9632184 (ipc=11.1) sim_rate=30194 (inst/sec) elapsed = 0:0:05:19 / Sun Feb 28 21:45:08 2016
GPGPU-Sim uArch: cycles simulated: 615506  inst.: 9649492 (ipc=11.1) sim_rate=30154 (inst/sec) elapsed = 0:0:05:20 / Sun Feb 28 21:45:09 2016
GPGPU-Sim uArch: cycles simulated: 617006  inst.: 9662714 (ipc=11.1) sim_rate=30101 (inst/sec) elapsed = 0:0:05:21 / Sun Feb 28 21:45:10 2016
GPGPU-Sim uArch: cycles simulated: 619006  inst.: 9678960 (ipc=11.0) sim_rate=30058 (inst/sec) elapsed = 0:0:05:22 / Sun Feb 28 21:45:11 2016
GPGPU-Sim uArch: cycles simulated: 621006  inst.: 9696245 (ipc=11.0) sim_rate=30019 (inst/sec) elapsed = 0:0:05:23 / Sun Feb 28 21:45:12 2016
GPGPU-Sim uArch: cycles simulated: 623006  inst.: 9713732 (ipc=11.0) sim_rate=29980 (inst/sec) elapsed = 0:0:05:24 / Sun Feb 28 21:45:13 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(34,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 624506  inst.: 9724580 (ipc=10.9) sim_rate=29921 (inst/sec) elapsed = 0:0:05:25 / Sun Feb 28 21:45:14 2016
GPGPU-Sim uArch: cycles simulated: 626506  inst.: 9741674 (ipc=10.9) sim_rate=29882 (inst/sec) elapsed = 0:0:05:26 / Sun Feb 28 21:45:15 2016
GPGPU-Sim uArch: cycles simulated: 628506  inst.: 9758931 (ipc=10.9) sim_rate=29843 (inst/sec) elapsed = 0:0:05:27 / Sun Feb 28 21:45:16 2016
GPGPU-Sim uArch: cycles simulated: 630506  inst.: 9778338 (ipc=10.9) sim_rate=29812 (inst/sec) elapsed = 0:0:05:28 / Sun Feb 28 21:45:17 2016
GPGPU-Sim uArch: cycles simulated: 632506  inst.: 9796033 (ipc=10.8) sim_rate=29775 (inst/sec) elapsed = 0:0:05:29 / Sun Feb 28 21:45:18 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(82,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 634506  inst.: 9818142 (ipc=10.8) sim_rate=29751 (inst/sec) elapsed = 0:0:05:30 / Sun Feb 28 21:45:19 2016
GPGPU-Sim uArch: cycles simulated: 636506  inst.: 9832890 (ipc=10.8) sim_rate=29706 (inst/sec) elapsed = 0:0:05:31 / Sun Feb 28 21:45:20 2016
GPGPU-Sim uArch: cycles simulated: 638506  inst.: 9852573 (ipc=10.8) sim_rate=29676 (inst/sec) elapsed = 0:0:05:32 / Sun Feb 28 21:45:21 2016
GPGPU-Sim uArch: cycles simulated: 640506  inst.: 9870391 (ipc=10.8) sim_rate=29640 (inst/sec) elapsed = 0:0:05:33 / Sun Feb 28 21:45:22 2016
GPGPU-Sim uArch: cycles simulated: 642506  inst.: 9887535 (ipc=10.7) sim_rate=29603 (inst/sec) elapsed = 0:0:05:34 / Sun Feb 28 21:45:23 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (171146,471506), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(171147,471506)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (171863,471506), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(171864,471506)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(76,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 644506  inst.: 9910005 (ipc=10.8) sim_rate=29582 (inst/sec) elapsed = 0:0:05:35 / Sun Feb 28 21:45:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (174066,471506), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(174067,471506)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (174409,471506), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(174410,471506)
GPGPU-Sim uArch: cycles simulated: 646506  inst.: 9935552 (ipc=10.8) sim_rate=29570 (inst/sec) elapsed = 0:0:05:36 / Sun Feb 28 21:45:25 2016
GPGPU-Sim uArch: cycles simulated: 648006  inst.: 9951617 (ipc=10.8) sim_rate=29530 (inst/sec) elapsed = 0:0:05:37 / Sun Feb 28 21:45:26 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (178037,471506), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(178038,471506)
GPGPU-Sim uArch: cycles simulated: 650006  inst.: 9970322 (ipc=10.8) sim_rate=29497 (inst/sec) elapsed = 0:0:05:38 / Sun Feb 28 21:45:27 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (179482,471506), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(179483,471506)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (180236,471506), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(180237,471506)
GPGPU-Sim uArch: cycles simulated: 652006  inst.: 9990929 (ipc=10.8) sim_rate=29471 (inst/sec) elapsed = 0:0:05:39 / Sun Feb 28 21:45:28 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(34,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 654006  inst.: 10011579 (ipc=10.8) sim_rate=29445 (inst/sec) elapsed = 0:0:05:40 / Sun Feb 28 21:45:29 2016
GPGPU-Sim uArch: cycles simulated: 656006  inst.: 10032282 (ipc=10.7) sim_rate=29420 (inst/sec) elapsed = 0:0:05:41 / Sun Feb 28 21:45:30 2016
GPGPU-Sim uArch: cycles simulated: 658006  inst.: 10049132 (ipc=10.7) sim_rate=29383 (inst/sec) elapsed = 0:0:05:42 / Sun Feb 28 21:45:31 2016
GPGPU-Sim uArch: cycles simulated: 660006  inst.: 10069172 (ipc=10.7) sim_rate=29356 (inst/sec) elapsed = 0:0:05:43 / Sun Feb 28 21:45:32 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (189275,471506), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(189276,471506)
GPGPU-Sim uArch: cycles simulated: 662006  inst.: 10087916 (ipc=10.7) sim_rate=29325 (inst/sec) elapsed = 0:0:05:44 / Sun Feb 28 21:45:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (191315,471506), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(191316,471506)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(94,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (191863,471506), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(191864,471506)
GPGPU-Sim uArch: cycles simulated: 663506  inst.: 10104364 (ipc=10.7) sim_rate=29288 (inst/sec) elapsed = 0:0:05:45 / Sun Feb 28 21:45:34 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (192083,471506), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(192084,471506)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (192221,471506), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(192222,471506)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (193597,471506), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(193598,471506)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (193887,471506), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(193888,471506)
GPGPU-Sim uArch: cycles simulated: 665506  inst.: 10132308 (ipc=10.7) sim_rate=29284 (inst/sec) elapsed = 0:0:05:46 / Sun Feb 28 21:45:35 2016
GPGPU-Sim uArch: cycles simulated: 667006  inst.: 10151961 (ipc=10.8) sim_rate=29256 (inst/sec) elapsed = 0:0:05:47 / Sun Feb 28 21:45:36 2016
GPGPU-Sim uArch: cycles simulated: 669006  inst.: 10170347 (ipc=10.7) sim_rate=29225 (inst/sec) elapsed = 0:0:05:48 / Sun Feb 28 21:45:37 2016
GPGPU-Sim uArch: cycles simulated: 671006  inst.: 10187396 (ipc=10.7) sim_rate=29190 (inst/sec) elapsed = 0:0:05:49 / Sun Feb 28 21:45:38 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(97,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (200539,471506), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(200540,471506)
GPGPU-Sim uArch: cycles simulated: 673006  inst.: 10206918 (ipc=10.7) sim_rate=29162 (inst/sec) elapsed = 0:0:05:50 / Sun Feb 28 21:45:39 2016
GPGPU-Sim uArch: cycles simulated: 675006  inst.: 10224188 (ipc=10.7) sim_rate=29128 (inst/sec) elapsed = 0:0:05:51 / Sun Feb 28 21:45:40 2016
GPGPU-Sim uArch: cycles simulated: 677006  inst.: 10242107 (ipc=10.7) sim_rate=29096 (inst/sec) elapsed = 0:0:05:52 / Sun Feb 28 21:45:41 2016
GPGPU-Sim uArch: cycles simulated: 679006  inst.: 10258156 (ipc=10.6) sim_rate=29059 (inst/sec) elapsed = 0:0:05:53 / Sun Feb 28 21:45:42 2016
GPGPU-Sim uArch: cycles simulated: 681006  inst.: 10275574 (ipc=10.6) sim_rate=29027 (inst/sec) elapsed = 0:0:05:54 / Sun Feb 28 21:45:43 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(97,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 683006  inst.: 10292165 (ipc=10.6) sim_rate=28992 (inst/sec) elapsed = 0:0:05:55 / Sun Feb 28 21:45:44 2016
GPGPU-Sim uArch: cycles simulated: 685006  inst.: 10309467 (ipc=10.6) sim_rate=28959 (inst/sec) elapsed = 0:0:05:56 / Sun Feb 28 21:45:45 2016
GPGPU-Sim uArch: cycles simulated: 687006  inst.: 10326008 (ipc=10.6) sim_rate=28924 (inst/sec) elapsed = 0:0:05:57 / Sun Feb 28 21:45:46 2016
GPGPU-Sim uArch: cycles simulated: 689006  inst.: 10342156 (ipc=10.5) sim_rate=28888 (inst/sec) elapsed = 0:0:05:58 / Sun Feb 28 21:45:47 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (219073,471506), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(219074,471506)
GPGPU-Sim uArch: cycles simulated: 691006  inst.: 10359500 (ipc=10.5) sim_rate=28856 (inst/sec) elapsed = 0:0:05:59 / Sun Feb 28 21:45:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (221319,471506), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(221320,471506)
GPGPU-Sim uArch: cycles simulated: 693006  inst.: 10381050 (ipc=10.5) sim_rate=28836 (inst/sec) elapsed = 0:0:06:00 / Sun Feb 28 21:45:49 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(45,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (223384,471506), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(223385,471506)
GPGPU-Sim uArch: cycles simulated: 695006  inst.: 10401013 (ipc=10.5) sim_rate=28811 (inst/sec) elapsed = 0:0:06:01 / Sun Feb 28 21:45:50 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (224742,471506), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(224743,471506)
GPGPU-Sim uArch: cycles simulated: 697006  inst.: 10420947 (ipc=10.5) sim_rate=28787 (inst/sec) elapsed = 0:0:06:02 / Sun Feb 28 21:45:51 2016
GPGPU-Sim uArch: cycles simulated: 698506  inst.: 10435448 (ipc=10.5) sim_rate=28747 (inst/sec) elapsed = 0:0:06:03 / Sun Feb 28 21:45:52 2016
GPGPU-Sim uArch: cycles simulated: 700506  inst.: 10455047 (ipc=10.5) sim_rate=28722 (inst/sec) elapsed = 0:0:06:04 / Sun Feb 28 21:45:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (230015,471506), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(230016,471506)
GPGPU-Sim uArch: cycles simulated: 702506  inst.: 10473775 (ipc=10.5) sim_rate=28695 (inst/sec) elapsed = 0:0:06:05 / Sun Feb 28 21:45:54 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(100,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 704506  inst.: 10489209 (ipc=10.5) sim_rate=28659 (inst/sec) elapsed = 0:0:06:06 / Sun Feb 28 21:45:55 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (233859,471506), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(233860,471506)
GPGPU-Sim uArch: cycles simulated: 706506  inst.: 10508975 (ipc=10.5) sim_rate=28634 (inst/sec) elapsed = 0:0:06:07 / Sun Feb 28 21:45:56 2016
GPGPU-Sim uArch: cycles simulated: 708506  inst.: 10530178 (ipc=10.5) sim_rate=28614 (inst/sec) elapsed = 0:0:06:08 / Sun Feb 28 21:45:57 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (237364,471506), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(237365,471506)
GPGPU-Sim uArch: cycles simulated: 710006  inst.: 10544533 (ipc=10.5) sim_rate=28575 (inst/sec) elapsed = 0:0:06:09 / Sun Feb 28 21:45:58 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (239029,471506), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(239030,471506)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (239158,471506), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(239159,471506)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (240437,471506), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(240438,471506)
GPGPU-Sim uArch: cycles simulated: 712006  inst.: 10569458 (ipc=10.5) sim_rate=28566 (inst/sec) elapsed = 0:0:06:10 / Sun Feb 28 21:45:59 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(45,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (241799,471506), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(241800,471506)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (242056,471506), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(242057,471506)
GPGPU-Sim uArch: cycles simulated: 714006  inst.: 10593529 (ipc=10.5) sim_rate=28553 (inst/sec) elapsed = 0:0:06:11 / Sun Feb 28 21:46:00 2016
GPGPU-Sim uArch: cycles simulated: 715506  inst.: 10607791 (ipc=10.5) sim_rate=28515 (inst/sec) elapsed = 0:0:06:12 / Sun Feb 28 21:46:01 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (244689,471506), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(244690,471506)
GPGPU-Sim uArch: cycles simulated: 717506  inst.: 10629255 (ipc=10.5) sim_rate=28496 (inst/sec) elapsed = 0:0:06:13 / Sun Feb 28 21:46:02 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (246073,471506), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(246074,471506)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (246340,471506), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(246341,471506)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (247801,471506), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(247802,471506)
GPGPU-Sim uArch: cycles simulated: 719506  inst.: 10649551 (ipc=10.5) sim_rate=28474 (inst/sec) elapsed = 0:0:06:14 / Sun Feb 28 21:46:03 2016
GPGPU-Sim uArch: cycles simulated: 721006  inst.: 10661028 (ipc=10.5) sim_rate=28429 (inst/sec) elapsed = 0:0:06:15 / Sun Feb 28 21:46:04 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(49,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 723006  inst.: 10679286 (ipc=10.5) sim_rate=28402 (inst/sec) elapsed = 0:0:06:16 / Sun Feb 28 21:46:05 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (252226,471506), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(252227,471506)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (252231,471506), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(252232,471506)
GPGPU-Sim uArch: cycles simulated: 724506  inst.: 10698556 (ipc=10.5) sim_rate=28378 (inst/sec) elapsed = 0:0:06:17 / Sun Feb 28 21:46:06 2016
GPGPU-Sim uArch: cycles simulated: 726506  inst.: 10715636 (ipc=10.5) sim_rate=28348 (inst/sec) elapsed = 0:0:06:18 / Sun Feb 28 21:46:07 2016
GPGPU-Sim uArch: cycles simulated: 728506  inst.: 10733670 (ipc=10.4) sim_rate=28321 (inst/sec) elapsed = 0:0:06:19 / Sun Feb 28 21:46:08 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (257566,471506), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(257567,471506)
GPGPU-Sim uArch: cycles simulated: 730506  inst.: 10751855 (ipc=10.4) sim_rate=28294 (inst/sec) elapsed = 0:0:06:20 / Sun Feb 28 21:46:09 2016
GPGPU-Sim uArch: cycles simulated: 732506  inst.: 10768921 (ipc=10.4) sim_rate=28264 (inst/sec) elapsed = 0:0:06:21 / Sun Feb 28 21:46:10 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (261012,471506), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(261013,471506)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(109,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 734006  inst.: 10782664 (ipc=10.4) sim_rate=28226 (inst/sec) elapsed = 0:0:06:22 / Sun Feb 28 21:46:11 2016
GPGPU-Sim uArch: cycles simulated: 736006  inst.: 10799692 (ipc=10.4) sim_rate=28197 (inst/sec) elapsed = 0:0:06:23 / Sun Feb 28 21:46:12 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (265045,471506), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(265046,471506)
GPGPU-Sim uArch: cycles simulated: 738006  inst.: 10818868 (ipc=10.4) sim_rate=28174 (inst/sec) elapsed = 0:0:06:24 / Sun Feb 28 21:46:13 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (267465,471506), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(267466,471506)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (268201,471506), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(268202,471506)
GPGPU-Sim uArch: cycles simulated: 740006  inst.: 10838569 (ipc=10.4) sim_rate=28152 (inst/sec) elapsed = 0:0:06:25 / Sun Feb 28 21:46:14 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (268582,471506), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(268583,471506)
GPGPU-Sim uArch: cycles simulated: 741506  inst.: 10855818 (ipc=10.4) sim_rate=28123 (inst/sec) elapsed = 0:0:06:26 / Sun Feb 28 21:46:15 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(87,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 743506  inst.: 10873099 (ipc=10.4) sim_rate=28095 (inst/sec) elapsed = 0:0:06:27 / Sun Feb 28 21:46:16 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (272740,471506), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(272741,471506)
GPGPU-Sim uArch: cycles simulated: 745006  inst.: 10887601 (ipc=10.4) sim_rate=28060 (inst/sec) elapsed = 0:0:06:28 / Sun Feb 28 21:46:17 2016
GPGPU-Sim uArch: cycles simulated: 746506  inst.: 10899947 (ipc=10.4) sim_rate=28020 (inst/sec) elapsed = 0:0:06:29 / Sun Feb 28 21:46:18 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (276079,471506), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(276080,471506)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (276284,471506), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(276285,471506)
GPGPU-Sim uArch: cycles simulated: 748006  inst.: 10920519 (ipc=10.4) sim_rate=28001 (inst/sec) elapsed = 0:0:06:30 / Sun Feb 28 21:46:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (277364,471506), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(277365,471506)
GPGPU-Sim uArch: cycles simulated: 749506  inst.: 10937159 (ipc=10.4) sim_rate=27972 (inst/sec) elapsed = 0:0:06:31 / Sun Feb 28 21:46:20 2016
GPGPU-Sim uArch: cycles simulated: 751506  inst.: 10958458 (ipc=10.4) sim_rate=27955 (inst/sec) elapsed = 0:0:06:32 / Sun Feb 28 21:46:21 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(114,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 753006  inst.: 10971366 (ipc=10.4) sim_rate=27916 (inst/sec) elapsed = 0:0:06:33 / Sun Feb 28 21:46:22 2016
GPGPU-Sim uArch: cycles simulated: 755006  inst.: 10986687 (ipc=10.4) sim_rate=27884 (inst/sec) elapsed = 0:0:06:34 / Sun Feb 28 21:46:23 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (283973,471506), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(283974,471506)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (285030,471506), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(285031,471506)
GPGPU-Sim uArch: cycles simulated: 757006  inst.: 11003944 (ipc=10.3) sim_rate=27858 (inst/sec) elapsed = 0:0:06:35 / Sun Feb 28 21:46:24 2016
GPGPU-Sim uArch: cycles simulated: 758506  inst.: 11017574 (ipc=10.3) sim_rate=27822 (inst/sec) elapsed = 0:0:06:36 / Sun Feb 28 21:46:25 2016
GPGPU-Sim uArch: cycles simulated: 760506  inst.: 11035993 (ipc=10.3) sim_rate=27798 (inst/sec) elapsed = 0:0:06:37 / Sun Feb 28 21:46:26 2016
GPGPU-Sim uArch: cycles simulated: 762006  inst.: 11047993 (ipc=10.3) sim_rate=27758 (inst/sec) elapsed = 0:0:06:38 / Sun Feb 28 21:46:27 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(93,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 764006  inst.: 11064453 (ipc=10.3) sim_rate=27730 (inst/sec) elapsed = 0:0:06:39 / Sun Feb 28 21:46:28 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (293101,471506), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(293102,471506)
GPGPU-Sim uArch: cycles simulated: 765506  inst.: 11078591 (ipc=10.3) sim_rate=27696 (inst/sec) elapsed = 0:0:06:40 / Sun Feb 28 21:46:29 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (295513,471506), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(295514,471506)
GPGPU-Sim uArch: cycles simulated: 767506  inst.: 11095556 (ipc=10.3) sim_rate=27669 (inst/sec) elapsed = 0:0:06:41 / Sun Feb 28 21:46:30 2016
GPGPU-Sim uArch: cycles simulated: 769006  inst.: 11109602 (ipc=10.3) sim_rate=27635 (inst/sec) elapsed = 0:0:06:42 / Sun Feb 28 21:46:31 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (298277,471506), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(298278,471506)
GPGPU-Sim uArch: cycles simulated: 771006  inst.: 11132459 (ipc=10.3) sim_rate=27623 (inst/sec) elapsed = 0:0:06:43 / Sun Feb 28 21:46:32 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (299630,471506), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(299631,471506)
GPGPU-Sim uArch: cycles simulated: 772506  inst.: 11149190 (ipc=10.3) sim_rate=27597 (inst/sec) elapsed = 0:0:06:44 / Sun Feb 28 21:46:33 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(61,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (301928,471506), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(301929,471506)
GPGPU-Sim uArch: cycles simulated: 774506  inst.: 11172610 (ipc=10.3) sim_rate=27586 (inst/sec) elapsed = 0:0:06:45 / Sun Feb 28 21:46:34 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (303385,471506), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(303386,471506)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (304093,471506), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(304094,471506)
GPGPU-Sim uArch: cycles simulated: 776006  inst.: 11194336 (ipc=10.3) sim_rate=27572 (inst/sec) elapsed = 0:0:06:46 / Sun Feb 28 21:46:35 2016
GPGPU-Sim uArch: cycles simulated: 778006  inst.: 11212375 (ipc=10.3) sim_rate=27548 (inst/sec) elapsed = 0:0:06:47 / Sun Feb 28 21:46:36 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (306679,471506), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(306680,471506)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (307723,471506), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(307724,471506)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (307884,471506), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(307885,471506)
GPGPU-Sim uArch: cycles simulated: 779506  inst.: 11227662 (ipc=10.3) sim_rate=27518 (inst/sec) elapsed = 0:0:06:48 / Sun Feb 28 21:46:37 2016
GPGPU-Sim uArch: cycles simulated: 781006  inst.: 11243833 (ipc=10.3) sim_rate=27491 (inst/sec) elapsed = 0:0:06:49 / Sun Feb 28 21:46:38 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(125,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (311368,471506), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(311369,471506)
GPGPU-Sim uArch: cycles simulated: 783006  inst.: 11267135 (ipc=10.3) sim_rate=27480 (inst/sec) elapsed = 0:0:06:50 / Sun Feb 28 21:46:39 2016
GPGPU-Sim uArch: cycles simulated: 784506  inst.: 11281365 (ipc=10.3) sim_rate=27448 (inst/sec) elapsed = 0:0:06:51 / Sun Feb 28 21:46:40 2016
GPGPU-Sim uArch: cycles simulated: 786506  inst.: 11300030 (ipc=10.3) sim_rate=27427 (inst/sec) elapsed = 0:0:06:52 / Sun Feb 28 21:46:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (315029,471506), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(315030,471506)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (315117,471506), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(315118,471506)
GPGPU-Sim uArch: cycles simulated: 788006  inst.: 11314007 (ipc=10.3) sim_rate=27394 (inst/sec) elapsed = 0:0:06:53 / Sun Feb 28 21:46:42 2016
GPGPU-Sim uArch: cycles simulated: 790006  inst.: 11336053 (ipc=10.3) sim_rate=27381 (inst/sec) elapsed = 0:0:06:54 / Sun Feb 28 21:46:43 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(69,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 791506  inst.: 11353554 (ipc=10.3) sim_rate=27357 (inst/sec) elapsed = 0:0:06:55 / Sun Feb 28 21:46:44 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (320400,471506), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(320401,471506)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (321803,471506), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(321804,471506)
GPGPU-Sim uArch: cycles simulated: 793506  inst.: 11371092 (ipc=10.3) sim_rate=27334 (inst/sec) elapsed = 0:0:06:56 / Sun Feb 28 21:46:45 2016
GPGPU-Sim uArch: cycles simulated: 795006  inst.: 11385955 (ipc=10.3) sim_rate=27304 (inst/sec) elapsed = 0:0:06:57 / Sun Feb 28 21:46:46 2016
GPGPU-Sim uArch: cycles simulated: 797006  inst.: 11404153 (ipc=10.3) sim_rate=27282 (inst/sec) elapsed = 0:0:06:58 / Sun Feb 28 21:46:47 2016
GPGPU-Sim uArch: cycles simulated: 799006  inst.: 11422991 (ipc=10.3) sim_rate=27262 (inst/sec) elapsed = 0:0:06:59 / Sun Feb 28 21:46:48 2016
GPGPU-Sim uArch: cycles simulated: 801006  inst.: 11438188 (ipc=10.3) sim_rate=27233 (inst/sec) elapsed = 0:0:07:00 / Sun Feb 28 21:46:49 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(132,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 803006  inst.: 11454332 (ipc=10.3) sim_rate=27207 (inst/sec) elapsed = 0:0:07:01 / Sun Feb 28 21:46:50 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (332332,471506), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(332333,471506)
GPGPU-Sim uArch: cycles simulated: 804506  inst.: 11472903 (ipc=10.3) sim_rate=27186 (inst/sec) elapsed = 0:0:07:02 / Sun Feb 28 21:46:51 2016
GPGPU-Sim uArch: cycles simulated: 806506  inst.: 11489310 (ipc=10.3) sim_rate=27161 (inst/sec) elapsed = 0:0:07:03 / Sun Feb 28 21:46:52 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (335419,471506), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(335420,471506)
GPGPU-Sim uArch: cycles simulated: 808506  inst.: 11512519 (ipc=10.3) sim_rate=27152 (inst/sec) elapsed = 0:0:07:04 / Sun Feb 28 21:46:53 2016
GPGPU-Sim uArch: cycles simulated: 810006  inst.: 11525784 (ipc=10.3) sim_rate=27119 (inst/sec) elapsed = 0:0:07:05 / Sun Feb 28 21:46:54 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(99,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (340419,471506), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(340420,471506)
GPGPU-Sim uArch: cycles simulated: 812006  inst.: 11543616 (ipc=10.3) sim_rate=27097 (inst/sec) elapsed = 0:0:07:06 / Sun Feb 28 21:46:55 2016
GPGPU-Sim uArch: cycles simulated: 814006  inst.: 11564862 (ipc=10.3) sim_rate=27083 (inst/sec) elapsed = 0:0:07:07 / Sun Feb 28 21:46:56 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (342624,471506), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(342625,471506)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (342866,471506), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(342867,471506)
GPGPU-Sim uArch: cycles simulated: 815506  inst.: 11583479 (ipc=10.3) sim_rate=27064 (inst/sec) elapsed = 0:0:07:08 / Sun Feb 28 21:46:57 2016
GPGPU-Sim uArch: cycles simulated: 817506  inst.: 11600499 (ipc=10.3) sim_rate=27040 (inst/sec) elapsed = 0:0:07:09 / Sun Feb 28 21:46:58 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (347257,471506), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(347258,471506)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (347639,471506), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(347640,471506)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (347929,471506), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(347930,471506)
GPGPU-Sim uArch: cycles simulated: 819506  inst.: 11627203 (ipc=10.3) sim_rate=27040 (inst/sec) elapsed = 0:0:07:10 / Sun Feb 28 21:46:59 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(94,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (348631,471506), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(348632,471506)
GPGPU-Sim uArch: cycles simulated: 821006  inst.: 11641659 (ipc=10.3) sim_rate=27010 (inst/sec) elapsed = 0:0:07:11 / Sun Feb 28 21:47:00 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (350328,471506), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(350329,471506)
GPGPU-Sim uArch: cycles simulated: 823006  inst.: 11663130 (ipc=10.3) sim_rate=26997 (inst/sec) elapsed = 0:0:07:12 / Sun Feb 28 21:47:01 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (351817,471506), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(351818,471506)
GPGPU-Sim uArch: cycles simulated: 824506  inst.: 11678806 (ipc=10.3) sim_rate=26971 (inst/sec) elapsed = 0:0:07:13 / Sun Feb 28 21:47:02 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (353829,471506), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(353830,471506)
GPGPU-Sim uArch: cycles simulated: 826006  inst.: 11694617 (ipc=10.3) sim_rate=26946 (inst/sec) elapsed = 0:0:07:14 / Sun Feb 28 21:47:03 2016
GPGPU-Sim uArch: cycles simulated: 828006  inst.: 11713537 (ipc=10.3) sim_rate=26927 (inst/sec) elapsed = 0:0:07:15 / Sun Feb 28 21:47:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (357839,471506), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(357840,471506)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(126,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 829506  inst.: 11725395 (ipc=10.3) sim_rate=26893 (inst/sec) elapsed = 0:0:07:16 / Sun Feb 28 21:47:05 2016
GPGPU-Sim uArch: cycles simulated: 831506  inst.: 11745210 (ipc=10.3) sim_rate=26876 (inst/sec) elapsed = 0:0:07:17 / Sun Feb 28 21:47:06 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (360603,471506), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(360604,471506)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (361011,471506), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(361012,471506)
GPGPU-Sim uArch: cycles simulated: 833006  inst.: 11760897 (ipc=10.3) sim_rate=26851 (inst/sec) elapsed = 0:0:07:18 / Sun Feb 28 21:47:07 2016
GPGPU-Sim uArch: cycles simulated: 835006  inst.: 11779227 (ipc=10.3) sim_rate=26831 (inst/sec) elapsed = 0:0:07:19 / Sun Feb 28 21:47:08 2016
GPGPU-Sim uArch: cycles simulated: 836506  inst.: 11790667 (ipc=10.2) sim_rate=26796 (inst/sec) elapsed = 0:0:07:20 / Sun Feb 28 21:47:09 2016
GPGPU-Sim uArch: cycles simulated: 838506  inst.: 11806701 (ipc=10.2) sim_rate=26772 (inst/sec) elapsed = 0:0:07:21 / Sun Feb 28 21:47:10 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (367103,471506), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(367104,471506)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(154,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (368545,471506), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(368546,471506)
GPGPU-Sim uArch: cycles simulated: 840506  inst.: 11825127 (ipc=10.2) sim_rate=26753 (inst/sec) elapsed = 0:0:07:22 / Sun Feb 28 21:47:11 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (370273,471506), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(370274,471506)
GPGPU-Sim uArch: cycles simulated: 842006  inst.: 11842827 (ipc=10.2) sim_rate=26733 (inst/sec) elapsed = 0:0:07:23 / Sun Feb 28 21:47:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (370778,471506), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(370779,471506)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (371087,471506), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(371088,471506)
GPGPU-Sim uArch: cycles simulated: 844006  inst.: 11865465 (ipc=10.2) sim_rate=26724 (inst/sec) elapsed = 0:0:07:24 / Sun Feb 28 21:47:13 2016
GPGPU-Sim uArch: cycles simulated: 845506  inst.: 11879318 (ipc=10.2) sim_rate=26695 (inst/sec) elapsed = 0:0:07:25 / Sun Feb 28 21:47:14 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (374545,471506), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(374546,471506)
GPGPU-Sim uArch: cycles simulated: 847006  inst.: 11897558 (ipc=10.2) sim_rate=26676 (inst/sec) elapsed = 0:0:07:26 / Sun Feb 28 21:47:15 2016
GPGPU-Sim uArch: cycles simulated: 849006  inst.: 11915134 (ipc=10.2) sim_rate=26655 (inst/sec) elapsed = 0:0:07:27 / Sun Feb 28 21:47:16 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(157,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 851006  inst.: 11935290 (ipc=10.2) sim_rate=26641 (inst/sec) elapsed = 0:0:07:28 / Sun Feb 28 21:47:17 2016
GPGPU-Sim uArch: cycles simulated: 852506  inst.: 11947253 (ipc=10.2) sim_rate=26608 (inst/sec) elapsed = 0:0:07:29 / Sun Feb 28 21:47:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (381059,471506), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(381060,471506)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (381204,471506), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(381205,471506)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (382642,471506), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(382643,471506)
GPGPU-Sim uArch: cycles simulated: 854506  inst.: 11964389 (ipc=10.2) sim_rate=26587 (inst/sec) elapsed = 0:0:07:30 / Sun Feb 28 21:47:19 2016
GPGPU-Sim uArch: cycles simulated: 856006  inst.: 11981311 (ipc=10.2) sim_rate=26566 (inst/sec) elapsed = 0:0:07:31 / Sun Feb 28 21:47:20 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (386371,471506), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(386372,471506)
GPGPU-Sim uArch: cycles simulated: 858006  inst.: 12001400 (ipc=10.2) sim_rate=26551 (inst/sec) elapsed = 0:0:07:32 / Sun Feb 28 21:47:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (387353,471506), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(387354,471506)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(171,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 859506  inst.: 12014218 (ipc=10.2) sim_rate=26521 (inst/sec) elapsed = 0:0:07:33 / Sun Feb 28 21:47:22 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (389004,471506), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(389005,471506)
GPGPU-Sim uArch: cycles simulated: 861506  inst.: 12034069 (ipc=10.2) sim_rate=26506 (inst/sec) elapsed = 0:0:07:34 / Sun Feb 28 21:47:23 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (390826,471506), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(390827,471506)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (390887,471506), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(390888,471506)
GPGPU-Sim uArch: cycles simulated: 863006  inst.: 12050781 (ipc=10.2) sim_rate=26485 (inst/sec) elapsed = 0:0:07:35 / Sun Feb 28 21:47:24 2016
GPGPU-Sim uArch: cycles simulated: 864506  inst.: 12066520 (ipc=10.2) sim_rate=26461 (inst/sec) elapsed = 0:0:07:36 / Sun Feb 28 21:47:25 2016
GPGPU-Sim uArch: cycles simulated: 866506  inst.: 12087363 (ipc=10.2) sim_rate=26449 (inst/sec) elapsed = 0:0:07:37 / Sun Feb 28 21:47:26 2016
GPGPU-Sim uArch: cycles simulated: 868006  inst.: 12098977 (ipc=10.2) sim_rate=26416 (inst/sec) elapsed = 0:0:07:38 / Sun Feb 28 21:47:27 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(147,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (397421,471506), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(397422,471506)
GPGPU-Sim uArch: cycles simulated: 870006  inst.: 12119981 (ipc=10.2) sim_rate=26405 (inst/sec) elapsed = 0:0:07:39 / Sun Feb 28 21:47:28 2016
GPGPU-Sim uArch: cycles simulated: 871506  inst.: 12131553 (ipc=10.2) sim_rate=26372 (inst/sec) elapsed = 0:0:07:40 / Sun Feb 28 21:47:29 2016
GPGPU-Sim uArch: cycles simulated: 873506  inst.: 12149737 (ipc=10.2) sim_rate=26355 (inst/sec) elapsed = 0:0:07:41 / Sun Feb 28 21:47:30 2016
GPGPU-Sim uArch: cycles simulated: 875506  inst.: 12164310 (ipc=10.2) sim_rate=26329 (inst/sec) elapsed = 0:0:07:42 / Sun Feb 28 21:47:31 2016
GPGPU-Sim uArch: cycles simulated: 877506  inst.: 12179343 (ipc=10.2) sim_rate=26305 (inst/sec) elapsed = 0:0:07:43 / Sun Feb 28 21:47:32 2016
GPGPU-Sim uArch: cycles simulated: 879506  inst.: 12196941 (ipc=10.2) sim_rate=26286 (inst/sec) elapsed = 0:0:07:44 / Sun Feb 28 21:47:33 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(113,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (409127,471506), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(409128,471506)
GPGPU-Sim uArch: cycles simulated: 881506  inst.: 12216520 (ipc=10.2) sim_rate=26272 (inst/sec) elapsed = 0:0:07:45 / Sun Feb 28 21:47:34 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (410658,471506), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(410659,471506)
GPGPU-Sim uArch: cycles simulated: 883006  inst.: 12232589 (ipc=10.2) sim_rate=26250 (inst/sec) elapsed = 0:0:07:46 / Sun Feb 28 21:47:35 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (412823,471506), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(412824,471506)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (413363,471506), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(413364,471506)
GPGPU-Sim uArch: cycles simulated: 885006  inst.: 12251552 (ipc=10.2) sim_rate=26234 (inst/sec) elapsed = 0:0:07:47 / Sun Feb 28 21:47:36 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (413536,471506), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(413537,471506)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (413944,471506), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(413945,471506)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (414440,471506), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(414441,471506)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (414728,471506), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(414729,471506)
GPGPU-Sim uArch: cycles simulated: 886506  inst.: 12272219 (ipc=10.2) sim_rate=26222 (inst/sec) elapsed = 0:0:07:48 / Sun Feb 28 21:47:37 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (415320,471506), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(415321,471506)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (416250,471506), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(416251,471506)
GPGPU-Sim uArch: cycles simulated: 888006  inst.: 12291574 (ipc=10.2) sim_rate=26208 (inst/sec) elapsed = 0:0:07:49 / Sun Feb 28 21:47:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (416812,471506), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(416813,471506)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(138,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 890006  inst.: 12316415 (ipc=10.2) sim_rate=26205 (inst/sec) elapsed = 0:0:07:50 / Sun Feb 28 21:47:39 2016
GPGPU-Sim uArch: cycles simulated: 891506  inst.: 12332126 (ipc=10.2) sim_rate=26182 (inst/sec) elapsed = 0:0:07:51 / Sun Feb 28 21:47:40 2016
GPGPU-Sim uArch: cycles simulated: 893006  inst.: 12344146 (ipc=10.2) sim_rate=26152 (inst/sec) elapsed = 0:0:07:52 / Sun Feb 28 21:47:41 2016
GPGPU-Sim uArch: cycles simulated: 894006  inst.: 12350895 (ipc=10.2) sim_rate=26111 (inst/sec) elapsed = 0:0:07:53 / Sun Feb 28 21:47:42 2016
GPGPU-Sim uArch: cycles simulated: 895506  inst.: 12360159 (ipc=10.2) sim_rate=26076 (inst/sec) elapsed = 0:0:07:54 / Sun Feb 28 21:47:43 2016
GPGPU-Sim uArch: cycles simulated: 897006  inst.: 12370728 (ipc=10.2) sim_rate=26043 (inst/sec) elapsed = 0:0:07:55 / Sun Feb 28 21:47:44 2016
GPGPU-Sim uArch: cycles simulated: 899006  inst.: 12384642 (ipc=10.1) sim_rate=26018 (inst/sec) elapsed = 0:0:07:56 / Sun Feb 28 21:47:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (427789,471506), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(427790,471506)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (428741,471506), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(428742,471506)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(192,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 901006  inst.: 12401274 (ipc=10.1) sim_rate=25998 (inst/sec) elapsed = 0:0:07:57 / Sun Feb 28 21:47:46 2016
GPGPU-Sim uArch: cycles simulated: 902506  inst.: 12416174 (ipc=10.1) sim_rate=25975 (inst/sec) elapsed = 0:0:07:58 / Sun Feb 28 21:47:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (431077,471506), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(431078,471506)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (431337,471506), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(431338,471506)
GPGPU-Sim uArch: cycles simulated: 904506  inst.: 12435962 (ipc=10.1) sim_rate=25962 (inst/sec) elapsed = 0:0:07:59 / Sun Feb 28 21:47:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (433142,471506), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(433143,471506)
GPGPU-Sim uArch: cycles simulated: 906006  inst.: 12450169 (ipc=10.1) sim_rate=25937 (inst/sec) elapsed = 0:0:08:00 / Sun Feb 28 21:47:49 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (435251,471506), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(435252,471506)
GPGPU-Sim uArch: cycles simulated: 907506  inst.: 12463179 (ipc=10.1) sim_rate=25910 (inst/sec) elapsed = 0:0:08:01 / Sun Feb 28 21:47:50 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (436008,471506), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(436009,471506)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (437515,471506), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(437516,471506)
GPGPU-Sim uArch: cycles simulated: 909506  inst.: 12483018 (ipc=10.1) sim_rate=25898 (inst/sec) elapsed = 0:0:08:02 / Sun Feb 28 21:47:51 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(132,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 911006  inst.: 12495175 (ipc=10.1) sim_rate=25869 (inst/sec) elapsed = 0:0:08:03 / Sun Feb 28 21:47:52 2016
GPGPU-Sim uArch: cycles simulated: 912506  inst.: 12505019 (ipc=10.1) sim_rate=25836 (inst/sec) elapsed = 0:0:08:04 / Sun Feb 28 21:47:53 2016
GPGPU-Sim uArch: cycles simulated: 914006  inst.: 12514062 (ipc=10.1) sim_rate=25802 (inst/sec) elapsed = 0:0:08:05 / Sun Feb 28 21:47:54 2016
GPGPU-Sim uArch: cycles simulated: 916006  inst.: 12527129 (ipc=10.1) sim_rate=25775 (inst/sec) elapsed = 0:0:08:06 / Sun Feb 28 21:47:55 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (444877,471506), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(444878,471506)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (445635,471506), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(445636,471506)
GPGPU-Sim uArch: cycles simulated: 918006  inst.: 12544207 (ipc=10.1) sim_rate=25758 (inst/sec) elapsed = 0:0:08:07 / Sun Feb 28 21:47:56 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (446608,471506), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(446609,471506)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (446935,471506), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(446936,471506)
GPGPU-Sim uArch: cycles simulated: 919506  inst.: 12557970 (ipc=10.1) sim_rate=25733 (inst/sec) elapsed = 0:0:08:08 / Sun Feb 28 21:47:57 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (448544,471506), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(448545,471506)
GPGPU-Sim uArch: cycles simulated: 921506  inst.: 12578009 (ipc=10.1) sim_rate=25721 (inst/sec) elapsed = 0:0:08:09 / Sun Feb 28 21:47:58 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(132,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (451005,471506), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(451006,471506)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (451138,471506), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(451139,471506)
GPGPU-Sim uArch: cycles simulated: 923006  inst.: 12591591 (ipc=10.1) sim_rate=25697 (inst/sec) elapsed = 0:0:08:10 / Sun Feb 28 21:47:59 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (452765,471506), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(452766,471506)
GPGPU-Sim uArch: cycles simulated: 925006  inst.: 12607657 (ipc=10.1) sim_rate=25677 (inst/sec) elapsed = 0:0:08:11 / Sun Feb 28 21:48:00 2016
GPGPU-Sim uArch: cycles simulated: 927006  inst.: 12623736 (ipc=10.0) sim_rate=25658 (inst/sec) elapsed = 0:0:08:12 / Sun Feb 28 21:48:01 2016
GPGPU-Sim uArch: cycles simulated: 928506  inst.: 12633959 (ipc=10.0) sim_rate=25626 (inst/sec) elapsed = 0:0:08:13 / Sun Feb 28 21:48:02 2016
GPGPU-Sim uArch: cycles simulated: 929506  inst.: 12640268 (ipc=10.0) sim_rate=25587 (inst/sec) elapsed = 0:0:08:14 / Sun Feb 28 21:48:03 2016
GPGPU-Sim uArch: cycles simulated: 931006  inst.: 12649725 (ipc=10.0) sim_rate=25555 (inst/sec) elapsed = 0:0:08:15 / Sun Feb 28 21:48:04 2016
GPGPU-Sim uArch: cycles simulated: 932506  inst.: 12659609 (ipc=10.0) sim_rate=25523 (inst/sec) elapsed = 0:0:08:16 / Sun Feb 28 21:48:05 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (461075,471506), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(461076,471506)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (461149,471506), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(461150,471506)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (461623,471506), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(461624,471506)
GPGPU-Sim uArch: cycles simulated: 934506  inst.: 12681092 (ipc=10.0) sim_rate=25515 (inst/sec) elapsed = 0:0:08:17 / Sun Feb 28 21:48:06 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(149,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 936006  inst.: 12696713 (ipc=10.0) sim_rate=25495 (inst/sec) elapsed = 0:0:08:18 / Sun Feb 28 21:48:07 2016
GPGPU-Sim uArch: cycles simulated: 937506  inst.: 12708809 (ipc=10.0) sim_rate=25468 (inst/sec) elapsed = 0:0:08:19 / Sun Feb 28 21:48:08 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (467627,471506), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(467628,471506)
GPGPU-Sim uArch: cycles simulated: 939506  inst.: 12725404 (ipc=10.0) sim_rate=25450 (inst/sec) elapsed = 0:0:08:20 / Sun Feb 28 21:48:09 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (469184,471506), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(469185,471506)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (469511,471506), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(469512,471506)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (469663,471506), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(469664,471506)
GPGPU-Sim uArch: cycles simulated: 941506  inst.: 12744251 (ipc=10.0) sim_rate=25437 (inst/sec) elapsed = 0:0:08:21 / Sun Feb 28 21:48:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (470751,471506), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(470752,471506)
GPGPU-Sim uArch: cycles simulated: 943006  inst.: 12759601 (ipc=10.0) sim_rate=25417 (inst/sec) elapsed = 0:0:08:22 / Sun Feb 28 21:48:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (472039,471506), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(472040,471506)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (472502,471506), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(472503,471506)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (472785,471506), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(472786,471506)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(172,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 945006  inst.: 12785588 (ipc=10.0) sim_rate=25418 (inst/sec) elapsed = 0:0:08:23 / Sun Feb 28 21:48:12 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (474307,471506), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(474308,471506)
GPGPU-Sim uArch: cycles simulated: 946506  inst.: 12802391 (ipc=10.0) sim_rate=25401 (inst/sec) elapsed = 0:0:08:24 / Sun Feb 28 21:48:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (475467,471506), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(475468,471506)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (475511,471506), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475512,471506)
GPGPU-Sim uArch: cycles simulated: 948006  inst.: 12818256 (ipc=10.0) sim_rate=25382 (inst/sec) elapsed = 0:0:08:25 / Sun Feb 28 21:48:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (477641,471506), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(477642,471506)
GPGPU-Sim uArch: cycles simulated: 950006  inst.: 12839694 (ipc=10.0) sim_rate=25374 (inst/sec) elapsed = 0:0:08:26 / Sun Feb 28 21:48:15 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (479919,471506), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(479920,471506)
GPGPU-Sim uArch: cycles simulated: 951506  inst.: 12852201 (ipc=10.0) sim_rate=25349 (inst/sec) elapsed = 0:0:08:27 / Sun Feb 28 21:48:16 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (480492,471506), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(480493,471506)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (481325,471506), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(481326,471506)
GPGPU-Sim uArch: cycles simulated: 953006  inst.: 12867107 (ipc=10.0) sim_rate=25328 (inst/sec) elapsed = 0:0:08:28 / Sun Feb 28 21:48:17 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(222,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (482378,471506), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(482379,471506)
GPGPU-Sim uArch: cycles simulated: 954506  inst.: 12883099 (ipc=10.0) sim_rate=25310 (inst/sec) elapsed = 0:0:08:29 / Sun Feb 28 21:48:18 2016
GPGPU-Sim uArch: cycles simulated: 956006  inst.: 12897810 (ipc=10.0) sim_rate=25289 (inst/sec) elapsed = 0:0:08:30 / Sun Feb 28 21:48:19 2016
GPGPU-Sim uArch: cycles simulated: 957506  inst.: 12910326 (ipc=10.0) sim_rate=25264 (inst/sec) elapsed = 0:0:08:31 / Sun Feb 28 21:48:20 2016
GPGPU-Sim uArch: cycles simulated: 958506  inst.: 12918147 (ipc=10.0) sim_rate=25230 (inst/sec) elapsed = 0:0:08:32 / Sun Feb 28 21:48:21 2016
GPGPU-Sim uArch: cycles simulated: 960506  inst.: 12935972 (ipc=10.0) sim_rate=25216 (inst/sec) elapsed = 0:0:08:33 / Sun Feb 28 21:48:22 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (490182,471506), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(490183,471506)
GPGPU-Sim uArch: cycles simulated: 962506  inst.: 12953435 (ipc=10.0) sim_rate=25201 (inst/sec) elapsed = 0:0:08:34 / Sun Feb 28 21:48:23 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(222,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (492432,471506), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(492433,471506)
GPGPU-Sim uArch: cycles simulated: 964006  inst.: 12971053 (ipc=10.0) sim_rate=25186 (inst/sec) elapsed = 0:0:08:35 / Sun Feb 28 21:48:24 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (493224,471506), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(493225,471506)
GPGPU-Sim uArch: cycles simulated: 966006  inst.: 12989375 (ipc=10.0) sim_rate=25173 (inst/sec) elapsed = 0:0:08:36 / Sun Feb 28 21:48:25 2016
GPGPU-Sim uArch: cycles simulated: 967506  inst.: 13003997 (ipc=10.0) sim_rate=25152 (inst/sec) elapsed = 0:0:08:37 / Sun Feb 28 21:48:26 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (496676,471506), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(496677,471506)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (497237,471506), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(497238,471506)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (497368,471506), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(497369,471506)
GPGPU-Sim uArch: cycles simulated: 969506  inst.: 13026227 (ipc=10.0) sim_rate=25147 (inst/sec) elapsed = 0:0:08:38 / Sun Feb 28 21:48:27 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (498077,471506), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(498078,471506)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (498633,471506), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(498634,471506)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (499045,471506), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(499046,471506)
GPGPU-Sim uArch: cycles simulated: 971006  inst.: 13045253 (ipc=10.0) sim_rate=25135 (inst/sec) elapsed = 0:0:08:39 / Sun Feb 28 21:48:28 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (499733,471506), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(499734,471506)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(162,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 972506  inst.: 13064184 (ipc=10.0) sim_rate=25123 (inst/sec) elapsed = 0:0:08:40 / Sun Feb 28 21:48:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (501478,471506), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(501479,471506)
GPGPU-Sim uArch: cycles simulated: 974506  inst.: 13085938 (ipc=10.0) sim_rate=25116 (inst/sec) elapsed = 0:0:08:41 / Sun Feb 28 21:48:30 2016
GPGPU-Sim uArch: cycles simulated: 975506  inst.: 13095498 (ipc=10.0) sim_rate=25087 (inst/sec) elapsed = 0:0:08:42 / Sun Feb 28 21:48:31 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (504552,471506), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(504553,471506)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (504743,471506), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(504744,471506)
GPGPU-Sim uArch: cycles simulated: 977006  inst.: 13110558 (ipc=10.0) sim_rate=25067 (inst/sec) elapsed = 0:0:08:43 / Sun Feb 28 21:48:32 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (505982,471506), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(505983,471506)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (506254,471506), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(506255,471506)
GPGPU-Sim uArch: cycles simulated: 979006  inst.: 13130846 (ipc=10.0) sim_rate=25058 (inst/sec) elapsed = 0:0:08:44 / Sun Feb 28 21:48:33 2016
GPGPU-Sim uArch: cycles simulated: 980506  inst.: 13144942 (ipc=10.0) sim_rate=25037 (inst/sec) elapsed = 0:0:08:45 / Sun Feb 28 21:48:34 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (509192,471506), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(509193,471506)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(153,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 982006  inst.: 13158833 (ipc=10.0) sim_rate=25016 (inst/sec) elapsed = 0:0:08:46 / Sun Feb 28 21:48:35 2016
GPGPU-Sim uArch: cycles simulated: 983506  inst.: 13170906 (ipc=10.0) sim_rate=24992 (inst/sec) elapsed = 0:0:08:47 / Sun Feb 28 21:48:36 2016
GPGPU-Sim uArch: cycles simulated: 985506  inst.: 13187708 (ipc=10.0) sim_rate=24976 (inst/sec) elapsed = 0:0:08:48 / Sun Feb 28 21:48:37 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (514079,471506), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(514080,471506)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (514922,471506), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(514923,471506)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (515362,471506), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(515363,471506)
GPGPU-Sim uArch: cycles simulated: 987006  inst.: 13206012 (ipc=10.0) sim_rate=24964 (inst/sec) elapsed = 0:0:08:49 / Sun Feb 28 21:48:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (516125,471506), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(516126,471506)
GPGPU-Sim uArch: cycles simulated: 989006  inst.: 13227662 (ipc=10.0) sim_rate=24957 (inst/sec) elapsed = 0:0:08:50 / Sun Feb 28 21:48:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (518630,471506), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(518631,471506)
GPGPU-Sim uArch: cycles simulated: 990506  inst.: 13240521 (ipc=10.0) sim_rate=24935 (inst/sec) elapsed = 0:0:08:51 / Sun Feb 28 21:48:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (519058,471506), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(519059,471506)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(211,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (520186,471506), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(520187,471506)
GPGPU-Sim uArch: cycles simulated: 992506  inst.: 13261434 (ipc=10.0) sim_rate=24927 (inst/sec) elapsed = 0:0:08:52 / Sun Feb 28 21:48:41 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (522210,471506), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(522211,471506)
GPGPU-Sim uArch: cycles simulated: 994006  inst.: 13273292 (ipc=10.0) sim_rate=24902 (inst/sec) elapsed = 0:0:08:53 / Sun Feb 28 21:48:42 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (522907,471506), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(522908,471506)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (523172,471506), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(523173,471506)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (524269,471506), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(524270,471506)
GPGPU-Sim uArch: cycles simulated: 996006  inst.: 13294798 (ipc=10.0) sim_rate=24896 (inst/sec) elapsed = 0:0:08:54 / Sun Feb 28 21:48:43 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (525659,471506), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(525660,471506)
GPGPU-Sim uArch: cycles simulated: 997506  inst.: 13308813 (ipc=10.0) sim_rate=24876 (inst/sec) elapsed = 0:0:08:55 / Sun Feb 28 21:48:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (526077,471506), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(526078,471506)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (526519,471506), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(526520,471506)
GPGPU-Sim uArch: cycles simulated: 999006  inst.: 13326562 (ipc=10.0) sim_rate=24862 (inst/sec) elapsed = 0:0:08:56 / Sun Feb 28 21:48:45 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (528059,471506), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (528311,471506), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1000506  inst.: 13345550 (ipc=10.0) sim_rate=24852 (inst/sec) elapsed = 0:0:08:57 / Sun Feb 28 21:48:46 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(185,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (530171,471506), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (530236,471506), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (530266,471506), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1002006  inst.: 13359823 (ipc=10.0) sim_rate=24832 (inst/sec) elapsed = 0:0:08:58 / Sun Feb 28 21:48:47 2016
GPGPU-Sim uArch: cycles simulated: 1004006  inst.: 13377097 (ipc=10.0) sim_rate=24818 (inst/sec) elapsed = 0:0:08:59 / Sun Feb 28 21:48:48 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (532866,471506), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (534175,471506), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1006006  inst.: 13394186 (ipc=10.0) sim_rate=24804 (inst/sec) elapsed = 0:0:09:00 / Sun Feb 28 21:48:49 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (535620,471506), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1008006  inst.: 13410212 (ipc=10.0) sim_rate=24787 (inst/sec) elapsed = 0:0:09:01 / Sun Feb 28 21:48:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (536746,471506), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1010006  inst.: 13427266 (ipc=10.0) sim_rate=24773 (inst/sec) elapsed = 0:0:09:02 / Sun Feb 28 21:48:51 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (538807,471506), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (539391,471506), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (539487,471506), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (539560,471506), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1012006  inst.: 13443410 (ipc=10.0) sim_rate=24757 (inst/sec) elapsed = 0:0:09:03 / Sun Feb 28 21:48:52 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(202,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (541127,471506), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1014006  inst.: 13461305 (ipc=10.0) sim_rate=24745 (inst/sec) elapsed = 0:0:09:04 / Sun Feb 28 21:48:53 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (542589,471506), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (542940,471506), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (543890,471506), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (544071,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (544181,471506), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1016006  inst.: 13478972 (ipc=10.0) sim_rate=24732 (inst/sec) elapsed = 0:0:09:05 / Sun Feb 28 21:48:54 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (544859,471506), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (545468,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (546307,471506), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (546486,471506), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1018006  inst.: 13494507 (ipc=10.0) sim_rate=24715 (inst/sec) elapsed = 0:0:09:06 / Sun Feb 28 21:48:55 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (547221,471506), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (547535,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (547984,471506), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (548066,471506), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1020006  inst.: 13511182 (ipc=10.0) sim_rate=24700 (inst/sec) elapsed = 0:0:09:07 / Sun Feb 28 21:48:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (548639,471506), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (548915,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (548997,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (550908,471506), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1022506  inst.: 13529849 (ipc= 9.9) sim_rate=24689 (inst/sec) elapsed = 0:0:09:08 / Sun Feb 28 21:48:57 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (551020,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (551624,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (551853,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (552060,471506), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (552168,471506), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (552169,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (552352,471506), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(252,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (552643,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (552692,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (553048,471506), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1025006  inst.: 13547931 (ipc= 9.9) sim_rate=24677 (inst/sec) elapsed = 0:0:09:09 / Sun Feb 28 21:48:58 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (553600,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (554117,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (554134,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (554283,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (554418,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (554454,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (554632,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (555204,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (555598,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (555616,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (555746,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (555788,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (555864,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (556424,471506), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1028006  inst.: 13568607 (ipc= 9.9) sim_rate=24670 (inst/sec) elapsed = 0:0:09:10 / Sun Feb 28 21:48:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (556715,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (556760,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (556803,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (556855,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (556909,471506), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (557286,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (557403,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (557599,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (557724,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (557726,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (557767,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (557856,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (558255,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (558428,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (558502,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (558514,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (558537,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (558589,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (558667,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (558772,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (558858,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (558980,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (559076,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (559100,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (559113,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (559116,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (559521,471506), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (559612,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (560086,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (560281,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (560845,471506), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (560988,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (561539,471506), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (562100,471506), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (563018,471506), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 563019
gpu_sim_insn = 5539158
gpu_ipc =       9.8383
gpu_tot_sim_cycle = 1034525
gpu_tot_sim_insn = 13588840
gpu_tot_ipc =      13.1353
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1834081
gpu_stall_icnt2sh    = 3312540
gpu_total_sim_rate=24706

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 791669
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5484
L1D_cache:
	L1D_cache_core[0]: Access = 78863, Miss = 65892, Miss_rate = 0.836, Pending_hits = 4283, Reservation_fails = 897371
	L1D_cache_core[1]: Access = 77731, Miss = 65141, Miss_rate = 0.838, Pending_hits = 4178, Reservation_fails = 892891
	L1D_cache_core[2]: Access = 76398, Miss = 64227, Miss_rate = 0.841, Pending_hits = 4290, Reservation_fails = 881581
	L1D_cache_core[3]: Access = 76157, Miss = 63759, Miss_rate = 0.837, Pending_hits = 4141, Reservation_fails = 884907
	L1D_cache_core[4]: Access = 79105, Miss = 66208, Miss_rate = 0.837, Pending_hits = 4321, Reservation_fails = 893412
	L1D_cache_core[5]: Access = 77567, Miss = 64889, Miss_rate = 0.837, Pending_hits = 4252, Reservation_fails = 893990
	L1D_cache_core[6]: Access = 75069, Miss = 62722, Miss_rate = 0.836, Pending_hits = 4180, Reservation_fails = 870238
	L1D_cache_core[7]: Access = 76527, Miss = 63712, Miss_rate = 0.833, Pending_hits = 4175, Reservation_fails = 881577
	L1D_cache_core[8]: Access = 75813, Miss = 63338, Miss_rate = 0.835, Pending_hits = 4157, Reservation_fails = 878922
	L1D_cache_core[9]: Access = 77172, Miss = 64735, Miss_rate = 0.839, Pending_hits = 4279, Reservation_fails = 885408
	L1D_cache_core[10]: Access = 80309, Miss = 67205, Miss_rate = 0.837, Pending_hits = 4471, Reservation_fails = 902135
	L1D_cache_core[11]: Access = 75640, Miss = 63237, Miss_rate = 0.836, Pending_hits = 4155, Reservation_fails = 873223
	L1D_cache_core[12]: Access = 77565, Miss = 64813, Miss_rate = 0.836, Pending_hits = 4194, Reservation_fails = 885906
	L1D_cache_core[13]: Access = 79286, Miss = 66121, Miss_rate = 0.834, Pending_hits = 4163, Reservation_fails = 899305
	L1D_cache_core[14]: Access = 80253, Miss = 67201, Miss_rate = 0.837, Pending_hits = 4367, Reservation_fails = 902173
	L1D_total_cache_accesses = 1163455
	L1D_total_cache_misses = 973200
	L1D_total_cache_miss_rate = 0.8365
	L1D_total_cache_pending_hits = 63606
	L1D_total_cache_reservation_fails = 13323039
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 117831
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2887
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 566406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9083439
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117351
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 406794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4239600
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 790671
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5484
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2063, 2828, 2214, 2012, 2085, 2180, 2160, 1995, 2368, 2323, 2399, 2116, 1869, 1989, 2567, 2211, 2095, 2077, 2095, 2301, 1994, 1536, 2103, 1833, 2037, 1976, 2371, 2572, 2454, 2554, 2128, 2066, 1812, 1744, 2318, 2177, 2004, 1901, 2139, 1889, 1506, 1747, 2029, 1729, 1590, 2068, 1780, 1961, 
gpgpu_n_tot_thrd_icount = 46942112
gpgpu_n_tot_w_icount = 1466941
gpgpu_n_stall_shd_mem = 14126149
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 566406
gpgpu_n_mem_write_global = 409468
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1822845
gpgpu_n_store_insn = 666317
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1334365
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2887
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2887
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14123262
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23509794	W0_Idle:1171481	W0_Scoreboard:4045426	W1:354817	W2:168537	W3:105499	W4:76476	W5:60885	W6:54122	W7:46843	W8:43442	W9:41749	W10:37827	W11:34005	W12:29911	W13:26936	W14:22799	W15:20559	W16:16955	W17:15790	W18:13495	W19:12756	W20:10587	W21:13179	W22:13525	W23:13745	W24:13006	W25:11618	W26:9272	W27:7490	W28:4072	W29:1660	W30:747	W31:265	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4531248 {8:566406,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16399136 {40:409202,72:80,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77031216 {136:566406,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3275744 {8:409468,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 598 
maxdqlatency = 0 
maxmflatency = 1713 
averagemflatency = 536 
max_icnt2mem_latency = 1248 
max_icnt2sh_latency = 1033875 
mrq_lat_table:195217 	9160 	10073 	28788 	65341 	57770 	34842 	9306 	641 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29721 	421874 	518754 	5540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15864 	7371 	14963 	118707 	261020 	501677 	56326 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42242 	402666 	120627 	884 	2 	0 	0 	2 	9 	42 	887 	7466 	14548 	32559 	66164 	130863 	156928 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	503 	1497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        15        19        14        15        14        34        32        32        32        18        18        32        34        29        22 
dram[1]:        22        19        13        13        16        17        51        32        32        32        19        35        28        39        30        46 
dram[2]:        18        14        14        18        15        17        37        32        32        32        22        22        36        28        30        60 
maximum service time to same row:
dram[0]:      5853      2881      3482      4460      6455      3350      4961      4487      5289      5083     10817      5710     30444      6143     14746      3931 
dram[1]:      2912      4547      5464      3851      3317      4465     10432      5171      4285      7060      6294     24278      9862     26197     10152     17070 
dram[2]:      5694      4708      4259      5609      3953      4442     18548      4261      7524      3357      6658      5753     11451      9194     11988     16025 
average row accesses per activate:
dram[0]:  2.366924  2.274002  2.299855  2.279001  2.144734  2.156155  2.338979  2.353629  2.351952  2.305823  2.248482  2.177541  2.371880  2.259406  2.196812  2.199609 
dram[1]:  2.292583  2.353385  2.344702  2.312100  2.132213  2.130809  2.359744  2.328998  2.287437  2.238760  2.169270  2.193576  2.193510  2.235395  2.260006  2.242453 
dram[2]:  2.281781  2.248277  2.303940  2.275548  2.103472  2.143761  2.347629  2.360672  2.361617  2.314233  2.147099  2.177205  2.304174  2.339616  2.385448  2.274976 
average row locality = 411145/181642 = 2.263491
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5067      5599      5662      6007      5250      5298      5275      5503      4551      4830      5021      5434      4337      4669      4956      5540 
dram[1]:      5637      5286      5785      5487      5581      5159      5398      5053      5100      4826      5531      4824      5156      4447      5194      4793 
dram[2]:      5281      5640      5776      5996      5275      5460      5215      5607      4461      4972      4988      5411      4279      4741      4742      5114 
total reads: 249214
bank skew: 6007/4279 = 1.40
chip skew: 83257/82958 = 1.00
number of total write accesses:
dram[0]:      3506      3804      3818      3934      3893      3967      4254      4354      3702      3803      3123      2943      2124      2177      2210      2328 
dram[1]:      3852      3751      3840      3914      4063      4012      4192      4079      4004      3838      3081      2893      2212      2096      2316      2190 
dram[2]:      3586      3823      3813      3980      3812      4024      4091      4237      3833      3873      2894      2956      2069      2210      2307      2150 
total reads: 161931
bank skew: 4354/2069 = 2.10
chip skew: 54333/53658 = 1.01
average mf latency per bank:
dram[0]:        659       633       623       609       757       738      1066      1041      1235      1181      1529      1534      2224      2107      2043      1907
dram[1]:        652       722       621       699       730      3229      1088      1277      1154      1360      1530      1894      2064      2508      2034      2392
dram[2]:        670       638       630       603       769       754      1111      1061      1227      1180      1635      1552      2260      2103      2094      2042
maximum mf latency per bank:
dram[0]:       1231      1358      1272      1263      1496      1272      1381      1284      1497      1257      1197      1412      1367      1342      1387      1313
dram[1]:       1518      1532      1312      1368      1713      1711      1433      1470      1391      1534      1339      1355      1313      1690      1328      1458
dram[2]:       1426      1268      1412      1249      1396      1527      1340      1603      1328      1453      1421      1324      1336      1268      1301      1367

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1365568 n_nop=1005580 n_act=60379 n_pre=60363 n_req=136939 n_rd=165998 n_write=73248 bw_util=0.3504
n_activity=1129192 dram_eff=0.4237
bk0: 10134a 1103158i bk1: 11198a 1075993i bk2: 11324a 1066311i bk3: 12014a 1052159i bk4: 10500a 1065059i bk5: 10596a 1058896i bk6: 10550a 1050751i bk7: 11006a 1039590i bk8: 9102a 1111513i bk9: 9660a 1093225i bk10: 10042a 1108788i bk11: 10868a 1105754i bk12: 8674a 1162139i bk13: 9338a 1153074i bk14: 9912a 1141441i bk15: 11080a 1119214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.99444
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1365568 n_nop=1003102 n_act=61024 n_pre=61008 n_req=137590 n_rd=166514 n_write=73920 bw_util=0.3521
n_activity=1156106 dram_eff=0.4159
bk0: 11274a 1078578i bk1: 10572a 1092278i bk2: 11570a 1066561i bk3: 10974a 1073593i bk4: 11162a 1048615i bk5: 10318a 1062977i bk6: 10796a 1054511i bk7: 10106a 1068338i bk8: 10200a 1085028i bk9: 9652a 1094069i bk10: 11062a 1098769i bk11: 9648a 1125945i bk12: 10312a 1138368i bk13: 8894a 1163192i bk14: 10388a 1133436i bk15: 9586a 1144684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.8865
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1365568 n_nop=1006193 n_act=60241 n_pre=60225 n_req=136616 n_rd=165916 n_write=72993 bw_util=0.3499
n_activity=1133117 dram_eff=0.4217
bk0: 10562a 1095118i bk1: 11280a 1077291i bk2: 11552a 1063621i bk3: 11992a 1048594i bk4: 10550a 1060759i bk5: 10920a 1047406i bk6: 10430a 1060916i bk7: 11214a 1046825i bk8: 8922a 1105025i bk9: 9944a 1090597i bk10: 9976a 1113942i bk11: 10822a 1102399i bk12: 8558a 1168193i bk13: 9482a 1156055i bk14: 9484a 1148854i bk15: 10228a 1140838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.97292

========= L2 cache stats =========
L2_cache_bank[0]: Access = 155252, Miss = 40119, Miss_rate = 0.258, Pending_hits = 718, Reservation_fails = 2055
L2_cache_bank[1]: Access = 156170, Miss = 42880, Miss_rate = 0.275, Pending_hits = 701, Reservation_fails = 1626
L2_cache_bank[2]: Access = 156307, Miss = 43382, Miss_rate = 0.278, Pending_hits = 746, Reservation_fails = 1290
L2_cache_bank[3]: Access = 195557, Miss = 39875, Miss_rate = 0.204, Pending_hits = 645, Reservation_fails = 2121
L2_cache_bank[4]: Access = 155488, Miss = 40017, Miss_rate = 0.257, Pending_hits = 661, Reservation_fails = 2062
L2_cache_bank[5]: Access = 157175, Miss = 42941, Miss_rate = 0.273, Pending_hits = 715, Reservation_fails = 2015
L2_total_cache_accesses = 975949
L2_total_cache_misses = 249214
L2_total_cache_miss_rate = 0.2554
L2_total_cache_pending_hits = 4186
L2_total_cache_reservation_fails = 11169
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 416800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1023
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 148583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6622
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 305688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3154
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 100626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4229
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 228
L2_cache_data_port_util = 0.341
L2_cache_fill_port_util = 0.161

icnt_total_pkts_mem_to_simt=3241843
icnt_total_pkts_simt_to_mem=1386055
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 110.303
	minimum = 6
	maximum = 921
Network latency average = 61.057
	minimum = 6
	maximum = 775
Slowest packet = 923114
Flit latency average = 36.3374
	minimum = 6
	maximum = 775
Slowest flit = 4204734
Fragmentation average = 0.123341
	minimum = 0
	maximum = 428
Injected packet rate average = 0.0685425
	minimum = 0 (at node 21)
	maximum = 0.177678 (at node 18)
Accepted packet rate average = 0.0685425
	minimum = 0 (at node 21)
	maximum = 0.177678 (at node 18)
Injected flit rate average = 0.170348
	minimum = 0 (at node 21)
	maximum = 0.580691 (at node 18)
Accepted flit rate average= 0.170348
	minimum = 0 (at node 21)
	maximum = 0.254688 (at node 18)
Injected packet length average = 2.48529
Accepted packet length average = 2.48529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 51.9575 (6 samples)
	minimum = 6 (6 samples)
	maximum = 400.5 (6 samples)
Network latency average = 30.4508 (6 samples)
	minimum = 6 (6 samples)
	maximum = 317 (6 samples)
Flit latency average = 21.6759 (6 samples)
	minimum = 6 (6 samples)
	maximum = 316 (6 samples)
Fragmentation average = 0.0493221 (6 samples)
	minimum = 0 (6 samples)
	maximum = 163.167 (6 samples)
Injected packet rate average = 0.0398579 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.126723 (6 samples)
Accepted packet rate average = 0.0398579 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.126723 (6 samples)
Injected flit rate average = 0.0918458 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.32394 (6 samples)
Accepted flit rate average = 0.0918458 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.212249 (6 samples)
Injected packet size average = 2.30433 (6 samples)
Accepted packet size average = 2.30433 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 10 sec (550 sec)
gpgpu_simulation_rate = 24706 (inst/sec)
gpgpu_simulation_rate = 1880 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1034525)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1034525)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1034525)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1034525)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,1034525)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,1034525)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,1034525)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(22,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(33,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(64,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 1035025  inst.: 13878990 (ipc=580.3) sim_rate=25143 (inst/sec) elapsed = 0:0:09:12 / Sun Feb 28 21:49:01 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(55,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 1036525  inst.: 13916610 (ipc=163.9) sim_rate=25165 (inst/sec) elapsed = 0:0:09:13 / Sun Feb 28 21:49:02 2016
GPGPU-Sim uArch: cycles simulated: 1038025  inst.: 13925969 (ipc=96.3) sim_rate=25137 (inst/sec) elapsed = 0:0:09:14 / Sun Feb 28 21:49:03 2016
GPGPU-Sim uArch: cycles simulated: 1040025  inst.: 13938588 (ipc=63.6) sim_rate=25114 (inst/sec) elapsed = 0:0:09:15 / Sun Feb 28 21:49:04 2016
GPGPU-Sim uArch: cycles simulated: 1041525  inst.: 13950215 (ipc=51.6) sim_rate=25090 (inst/sec) elapsed = 0:0:09:16 / Sun Feb 28 21:49:05 2016
GPGPU-Sim uArch: cycles simulated: 1043025  inst.: 13960623 (ipc=43.7) sim_rate=25063 (inst/sec) elapsed = 0:0:09:17 / Sun Feb 28 21:49:06 2016
GPGPU-Sim uArch: cycles simulated: 1045025  inst.: 13975288 (ipc=36.8) sim_rate=25045 (inst/sec) elapsed = 0:0:09:18 / Sun Feb 28 21:49:07 2016
GPGPU-Sim uArch: cycles simulated: 1046525  inst.: 13986836 (ipc=33.2) sim_rate=25021 (inst/sec) elapsed = 0:0:09:19 / Sun Feb 28 21:49:08 2016
GPGPU-Sim uArch: cycles simulated: 1048025  inst.: 13999098 (ipc=30.4) sim_rate=24998 (inst/sec) elapsed = 0:0:09:20 / Sun Feb 28 21:49:09 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(64,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 1049525  inst.: 14010703 (ipc=28.1) sim_rate=24974 (inst/sec) elapsed = 0:0:09:21 / Sun Feb 28 21:49:10 2016
GPGPU-Sim uArch: cycles simulated: 1051025  inst.: 14024415 (ipc=26.4) sim_rate=24954 (inst/sec) elapsed = 0:0:09:22 / Sun Feb 28 21:49:11 2016
GPGPU-Sim uArch: cycles simulated: 1053025  inst.: 14040320 (ipc=24.4) sim_rate=24938 (inst/sec) elapsed = 0:0:09:23 / Sun Feb 28 21:49:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19258,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19259,1034525)
GPGPU-Sim uArch: cycles simulated: 1054525  inst.: 14053043 (ipc=23.2) sim_rate=24916 (inst/sec) elapsed = 0:0:09:24 / Sun Feb 28 21:49:13 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20455,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20456,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21081,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21082,1034525)
GPGPU-Sim uArch: cycles simulated: 1056025  inst.: 14069580 (ipc=22.4) sim_rate=24901 (inst/sec) elapsed = 0:0:09:25 / Sun Feb 28 21:49:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21983,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21984,1034525)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22494,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22495,1034525)
GPGPU-Sim uArch: cycles simulated: 1057525  inst.: 14085319 (ipc=21.6) sim_rate=24885 (inst/sec) elapsed = 0:0:09:26 / Sun Feb 28 21:49:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24115,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24116,1034525)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24127,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24128,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24317,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24318,1034525)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(82,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24707,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24708,1034525)
GPGPU-Sim uArch: cycles simulated: 1059525  inst.: 14111188 (ipc=20.9) sim_rate=24887 (inst/sec) elapsed = 0:0:09:27 / Sun Feb 28 21:49:16 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25599,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25600,1034525)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26292,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26293,1034525)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26383,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26384,1034525)
GPGPU-Sim uArch: cycles simulated: 1061025  inst.: 14129372 (ipc=20.4) sim_rate=24875 (inst/sec) elapsed = 0:0:09:28 / Sun Feb 28 21:49:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26704,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26705,1034525)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27033,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27034,1034525)
GPGPU-Sim uArch: cycles simulated: 1062525  inst.: 14144774 (ipc=19.9) sim_rate=24859 (inst/sec) elapsed = 0:0:09:29 / Sun Feb 28 21:49:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29220,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29221,1034525)
GPGPU-Sim uArch: cycles simulated: 1064025  inst.: 14160436 (ipc=19.4) sim_rate=24842 (inst/sec) elapsed = 0:0:09:30 / Sun Feb 28 21:49:19 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29964,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29965,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30052,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(30053,1034525)
GPGPU-Sim uArch: cycles simulated: 1065525  inst.: 14177240 (ipc=19.0) sim_rate=24828 (inst/sec) elapsed = 0:0:09:31 / Sun Feb 28 21:49:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32070,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(32071,1034525)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32343,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(32344,1034525)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(74,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 1067525  inst.: 14200203 (ipc=18.5) sim_rate=24825 (inst/sec) elapsed = 0:0:09:32 / Sun Feb 28 21:49:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33174,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(33175,1034525)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33238,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33239,1034525)
GPGPU-Sim uArch: cycles simulated: 1069025  inst.: 14221064 (ipc=18.3) sim_rate=24818 (inst/sec) elapsed = 0:0:09:33 / Sun Feb 28 21:49:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (35122,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(35123,1034525)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35475,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35476,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (35795,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(35796,1034525)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35985,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35986,1034525)
GPGPU-Sim uArch: cycles simulated: 1070525  inst.: 14240682 (ipc=18.1) sim_rate=24809 (inst/sec) elapsed = 0:0:09:34 / Sun Feb 28 21:49:23 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36157,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36158,1034525)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37215,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37216,1034525)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37479,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37480,1034525)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37582,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(37583,1034525)
GPGPU-Sim uArch: cycles simulated: 1072525  inst.: 14274947 (ipc=18.1) sim_rate=24825 (inst/sec) elapsed = 0:0:09:35 / Sun Feb 28 21:49:24 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (38866,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(38867,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38936,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(38937,1034525)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38992,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38993,1034525)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(52,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 1074025  inst.: 14296463 (ipc=17.9) sim_rate=24820 (inst/sec) elapsed = 0:0:09:36 / Sun Feb 28 21:49:25 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39672,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(39673,1034525)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40424,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(40425,1034525)
GPGPU-Sim uArch: cycles simulated: 1075525  inst.: 14322168 (ipc=17.9) sim_rate=24821 (inst/sec) elapsed = 0:0:09:37 / Sun Feb 28 21:49:26 2016
GPGPU-Sim uArch: cycles simulated: 1077525  inst.: 14347611 (ipc=17.6) sim_rate=24822 (inst/sec) elapsed = 0:0:09:38 / Sun Feb 28 21:49:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (43872,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(43873,1034525)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (44150,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(44151,1034525)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (44210,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(44211,1034525)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (44465,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(44466,1034525)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (44638,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(44639,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (44654,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(44655,1034525)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (44805,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(44806,1034525)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (44982,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(44983,1034525)
GPGPU-Sim uArch: cycles simulated: 1079525  inst.: 14386694 (ipc=17.7) sim_rate=24847 (inst/sec) elapsed = 0:0:09:39 / Sun Feb 28 21:49:28 2016
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(126,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (46111,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(46112,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46397,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(46398,1034525)
GPGPU-Sim uArch: cycles simulated: 1081025  inst.: 14411754 (ipc=17.7) sim_rate=24847 (inst/sec) elapsed = 0:0:09:40 / Sun Feb 28 21:49:29 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46578,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(46579,1034525)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (46721,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(46722,1034525)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46772,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(46773,1034525)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (47365,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(47366,1034525)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (47757,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(47758,1034525)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (47860,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(47861,1034525)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47922,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(47923,1034525)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (48384,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(48385,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (48493,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(48494,1034525)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (48499,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(48500,1034525)
GPGPU-Sim uArch: cycles simulated: 1083025  inst.: 14454024 (ipc=17.8) sim_rate=24877 (inst/sec) elapsed = 0:0:09:41 / Sun Feb 28 21:49:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (48520,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(48521,1034525)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (48629,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(48630,1034525)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (49203,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(49204,1034525)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (49253,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(49254,1034525)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49307,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(49308,1034525)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(147,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (49575,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(49576,1034525)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (49756,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(49757,1034525)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (49785,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(49786,1034525)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (49830,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(49831,1034525)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (49872,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(49873,1034525)
GPGPU-Sim uArch: cycles simulated: 1084525  inst.: 14503677 (ipc=18.3) sim_rate=24920 (inst/sec) elapsed = 0:0:09:42 / Sun Feb 28 21:49:31 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (50150,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(50151,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (50151,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(50152,1034525)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (50357,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(50358,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (50405,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(50406,1034525)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (50732,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(50733,1034525)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (50753,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(50754,1034525)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (50887,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(50888,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (50910,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(50911,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (51305,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(51306,1034525)
GPGPU-Sim uArch: cycles simulated: 1086025  inst.: 14553967 (ipc=18.7) sim_rate=24963 (inst/sec) elapsed = 0:0:09:43 / Sun Feb 28 21:49:32 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (51605,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(51606,1034525)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (51749,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(51750,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (51810,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(51811,1034525)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (51826,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(51827,1034525)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (51963,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(51964,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (52169,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(52170,1034525)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(167,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (52435,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(52436,1034525)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (52506,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(52507,1034525)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (52813,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(52814,1034525)
GPGPU-Sim uArch: cycles simulated: 1087525  inst.: 14599199 (ipc=19.1) sim_rate=24998 (inst/sec) elapsed = 0:0:09:44 / Sun Feb 28 21:49:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (53310,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(53311,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (53453,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(53454,1034525)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (53832,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(53833,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (53865,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(53866,1034525)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (53979,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(53980,1034525)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (54101,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(54102,1034525)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (54192,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(54193,1034525)
GPGPU-Sim uArch: cycles simulated: 1089025  inst.: 14635877 (ipc=19.2) sim_rate=25018 (inst/sec) elapsed = 0:0:09:45 / Sun Feb 28 21:49:34 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (54713,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(54714,1034525)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (54753,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(54754,1034525)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (54950,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(54951,1034525)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (55251,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(55252,1034525)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (55276,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(55277,1034525)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (55898,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(55899,1034525)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (55908,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(55909,1034525)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(185,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (55941,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(55942,1034525)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (55957,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(55958,1034525)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (56030,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(56031,1034525)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (56045,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(56046,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (56112,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(56113,1034525)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (56134,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(56135,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (56242,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(56243,1034525)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (56250,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(56251,1034525)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (56255,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(56256,1034525)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (56264,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(56265,1034525)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (56280,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(56281,1034525)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (56434,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(56435,1034525)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (56468,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(56469,1034525)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (56487,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(56488,1034525)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (56491,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(56492,1034525)
GPGPU-Sim uArch: cycles simulated: 1091025  inst.: 14712590 (ipc=19.9) sim_rate=25106 (inst/sec) elapsed = 0:0:09:46 / Sun Feb 28 21:49:35 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (56615,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(56616,1034525)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (56739,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(56740,1034525)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (56769,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(56770,1034525)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (56776,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(56777,1034525)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (56778,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(56779,1034525)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (56787,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(56788,1034525)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (56935,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(56936,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (56990,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(56991,1034525)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (57123,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(57124,1034525)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(209,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (57190,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(57191,1034525)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (57301,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(57302,1034525)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57340,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(57341,1034525)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (57440,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(57441,1034525)
GPGPU-Sim uArch: cycles simulated: 1092025  inst.: 14783586 (ipc=20.8) sim_rate=25184 (inst/sec) elapsed = 0:0:09:47 / Sun Feb 28 21:49:36 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (57591,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(57592,1034525)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (57626,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(57627,1034525)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (57678,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(57679,1034525)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (57699,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(57700,1034525)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (57759,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(57760,1034525)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (57805,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(57806,1034525)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (57933,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(57934,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (58017,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(58018,1034525)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (58045,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(58046,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (58082,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(58083,1034525)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (58124,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(58125,1034525)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58126,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(58127,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (58138,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(58139,1034525)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (58202,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(58203,1034525)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (58203,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(58204,1034525)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (58248,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(58249,1034525)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (58255,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(58256,1034525)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (58259,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(58260,1034525)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (58290,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(58291,1034525)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (58354,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(58355,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (58372,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(58373,1034525)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(197,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (58534,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (58534,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(58535,1034525)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(58535,1034525)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (58535,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(58536,1034525)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (58564,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(58565,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (58772,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(58773,1034525)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (58808,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(58809,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (58896,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(58897,1034525)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (58923,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(58924,1034525)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (58960,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(58961,1034525)
GPGPU-Sim uArch: cycles simulated: 1093525  inst.: 14900013 (ipc=22.2) sim_rate=25340 (inst/sec) elapsed = 0:0:09:48 / Sun Feb 28 21:49:37 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (59152,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(59153,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (59158,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(59159,1034525)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (59166,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(59167,1034525)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (59232,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(59233,1034525)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (59320,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(59321,1034525)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (59339,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(59340,1034525)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (59394,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(59395,1034525)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (59413,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(59414,1034525)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (59426,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(59427,1034525)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (59435,1034525), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(59436,1034525)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (59488,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(59489,1034525)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (59596,1034525), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(59597,1034525)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (59656,1034525), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(181,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (59810,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (59901,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (60004,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (60010,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (60030,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (60064,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (60069,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (60080,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (60163,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (60251,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (60317,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (60324,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (60330,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (60355,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (60365,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (60366,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (60377,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (60419,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (60429,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (60434,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (60450,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (60490,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (60491,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (60502,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (60502,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (60569,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (60580,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (60689,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (60721,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (60724,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (60860,1034525), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (60863,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (60866,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (60869,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (60911,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (60923,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (60949,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60957,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (60960,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (60981,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (60987,1034525), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1095525  inst.: 14973287 (ipc=22.7) sim_rate=25421 (inst/sec) elapsed = 0:0:09:49 / Sun Feb 28 21:49:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (61011,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (61014,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (61033,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (61057,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (61064,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (61070,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (61127,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (61133,1034525), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (61141,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (61170,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (61191,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (61210,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (61236,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (61280,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (61288,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (61351,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (61362,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (61387,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (61408,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (61422,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (61439,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (61449,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (61474,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (61478,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (61503,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (61508,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (61561,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (61583,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (61596,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (61612,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (61615,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (61633,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (61710,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (61715,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (61745,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (61760,1034525), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (61772,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (61772,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (61814,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (61838,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (61865,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (61944,1034525), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (61988,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (62040,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (62137,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (62161,1034525), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (62264,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (62290,1034525), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 62291
gpu_sim_insn = 1389456
gpu_ipc =      22.3059
gpu_tot_sim_cycle = 1096816
gpu_tot_sim_insn = 14978296
gpu_tot_ipc =      13.6562
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 2011604
gpu_stall_icnt2sh    = 3571789
gpu_total_sim_rate=25430

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 898667
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5484
L1D_cache:
	L1D_cache_core[0]: Access = 83311, Miss = 69105, Miss_rate = 0.829, Pending_hits = 4481, Reservation_fails = 947866
	L1D_cache_core[1]: Access = 82630, Miss = 68482, Miss_rate = 0.829, Pending_hits = 4410, Reservation_fails = 935619
	L1D_cache_core[2]: Access = 80857, Miss = 67409, Miss_rate = 0.834, Pending_hits = 4490, Reservation_fails = 930184
	L1D_cache_core[3]: Access = 80789, Miss = 67024, Miss_rate = 0.830, Pending_hits = 4336, Reservation_fails = 932528
	L1D_cache_core[4]: Access = 83433, Miss = 69418, Miss_rate = 0.832, Pending_hits = 4519, Reservation_fails = 945458
	L1D_cache_core[5]: Access = 82272, Miss = 68177, Miss_rate = 0.829, Pending_hits = 4471, Reservation_fails = 939753
	L1D_cache_core[6]: Access = 79600, Miss = 65923, Miss_rate = 0.828, Pending_hits = 4376, Reservation_fails = 920511
	L1D_cache_core[7]: Access = 81324, Miss = 67013, Miss_rate = 0.824, Pending_hits = 4390, Reservation_fails = 926749
	L1D_cache_core[8]: Access = 80281, Miss = 66582, Miss_rate = 0.829, Pending_hits = 4353, Reservation_fails = 927416
	L1D_cache_core[9]: Access = 81784, Miss = 68027, Miss_rate = 0.832, Pending_hits = 4484, Reservation_fails = 935129
	L1D_cache_core[10]: Access = 85288, Miss = 70607, Miss_rate = 0.828, Pending_hits = 4695, Reservation_fails = 947591
	L1D_cache_core[11]: Access = 80366, Miss = 66579, Miss_rate = 0.828, Pending_hits = 4369, Reservation_fails = 919629
	L1D_cache_core[12]: Access = 82263, Miss = 68067, Miss_rate = 0.827, Pending_hits = 4423, Reservation_fails = 932677
	L1D_cache_core[13]: Access = 84403, Miss = 69706, Miss_rate = 0.826, Pending_hits = 4400, Reservation_fails = 948161
	L1D_cache_core[14]: Access = 84736, Miss = 70377, Miss_rate = 0.831, Pending_hits = 4564, Reservation_fails = 950651
	L1D_total_cache_accesses = 1233337
	L1D_total_cache_misses = 1022496
	L1D_total_cache_miss_rate = 0.8290
	L1D_total_cache_pending_hits = 66761
	L1D_total_cache_reservation_fails = 14039922
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 127417
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2887
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 140988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 611771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9788723
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126937
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4251199
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897669
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5484
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2358, 3076, 2454, 2203, 2306, 2299, 2455, 2142, 2611, 2618, 2669, 2293, 2159, 2232, 2777, 2454, 2251, 2320, 2227, 2512, 2189, 1747, 2475, 2105, 2134, 2257, 2660, 2798, 2774, 2701, 2467, 2333, 2145, 2027, 2518, 2336, 2136, 2093, 2254, 2065, 1729, 1891, 2174, 1818, 1778, 2201, 2002, 2216, 
gpgpu_n_tot_thrd_icount = 52763360
gpgpu_n_tot_w_icount = 1648855
gpgpu_n_stall_shd_mem = 14881118
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 611771
gpgpu_n_mem_write_global = 414025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1968466
gpgpu_n_store_insn = 680610
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1485549
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2887
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2887
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14878231
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24701143	W0_Idle:1187336	W0_Scoreboard:4510588	W1:419301	W2:193389	W3:120010	W4:88861	W5:70031	W6:61323	W7:51978	W8:46940	W9:44107	W10:39401	W11:34926	W12:30818	W13:27684	W14:23186	W15:21173	W16:17262	W17:16332	W18:13687	W19:12975	W20:10984	W21:13406	W22:13684	W23:13767	W24:13069	W25:11692	W26:9368	W27:7624	W28:4113	W29:1660	W30:747	W31:265	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4894168 {8:611771,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16581416 {40:413759,72:80,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83200856 {136:611771,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3312200 {8:414025,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 598 
maxdqlatency = 0 
maxmflatency = 1713 
averagemflatency = 538 
max_icnt2mem_latency = 1248 
max_icnt2sh_latency = 1094871 
mrq_lat_table:202125 	9505 	10353 	29406 	66416 	58190 	35040 	9440 	663 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32223 	439074 	548282 	6232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19100 	8667 	16872 	124316 	272847 	522807 	61238 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43852 	439966 	127059 	907 	2 	0 	0 	2 	9 	42 	887 	7466 	14548 	32559 	66164 	130863 	158477 	3008 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	516 	1603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        18        19        14        15        14        34        32        32        32        18        19        32        34        29        22 
dram[1]:        22        28        13        15        16        17        51        32        32        32        19        35        28        39        30        46 
dram[2]:        28        18        16        18        15        17        37        32        32        32        22        22        36        28        31        60 
maximum service time to same row:
dram[0]:      7556      9893      5159      4702      6455      5032      4961      6290      5289      5083     10817      5710     30444      8846     14746      5764 
dram[1]:      6285      6985      5464     11804      3317      8763     10432      5171      5163      7060     10613     24278      9862     26197     10152     17070 
dram[2]:      6450      5356      6748      6218      4144      4450     18548      4261      7524      3357      6658      6591     11451      9194     11988     16025 
average row accesses per activate:
dram[0]:  2.378907  2.274347  2.295962  2.281722  2.141389  2.157032  2.320425  2.343232  2.350347  2.303070  2.255130  2.181657  2.382353  2.261444  2.201851  2.202459 
dram[1]:  2.293587  2.364266  2.354212  2.316655  2.134836  2.125537  2.358473  2.326360  2.295768  2.239092  2.176150  2.207300  2.196616  2.250754  2.264195  2.250940 
dram[2]:  2.287883  2.263368  2.305641  2.279973  2.099030  2.139514  2.338521  2.343577  2.363206  2.317903  2.156167  2.185242  2.314762  2.354111  2.399271  2.285276 
average row locality = 421145/185841 = 2.266158
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5239      5764      5829      6171      5436      5470      5485      5722      4746      5023      5207      5626      4511      4833      5151      5723 
dram[1]:      5796      5460      5954      5656      5747      5342      5593      5267      5300      5016      5703      5017      5314      4609      5371      4980 
dram[2]:      5448      5817      5934      6156      5444      5635      5425      5814      4639      5169      5165      5613      4447      4886      4925      5291 
total reads: 257869
bank skew: 6171/4447 = 1.39
chip skew: 86125/85808 = 1.00
number of total write accesses:
dram[0]:      3513      3811      3837      3953      3939      4008      4342      4457      3727      3830      3146      2961      2131      2182      2223      2338 
dram[1]:      3860      3763      3856      3928      4101      4055      4289      4185      4030      3862      3093      2905      2216      2105      2325      2205 
dram[2]:      3596      3834      3835      3999      3861      4057      4191      4329      3852      3894      2912      2975      2076      2214      2316      2159 
total reads: 163276
bank skew: 4457/2076 = 2.15
chip skew: 54778/54100 = 1.01
average mf latency per bank:
dram[0]:        672       644       631       619       765       749      1072      1049      1234      1185      1599      1627      2343      2255      2113      1998
dram[1]:        666       736       631       710       740      3220      1091      1280      1156      1362      1602      1995      2189      2664      2112      2475
dram[2]:        682       650       637       612       777       766      1109      1066      1229      1180      1714      1628      2390      2227      2177      2123
maximum mf latency per bank:
dram[0]:       1231      1358      1277      1341      1496      1272      1381      1284      1497      1286      1197      1412      1367      1342      1387      1313
dram[1]:       1518      1532      1312      1368      1713      1711      1433      1470      1391      1534      1339      1425      1313      1690      1328      1458
dram[2]:       1426      1268      1412      1249      1396      1527      1340      1603      1328      1453      1421      1324      1336      1302      1301      1367

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447791 n_nop=1078223 n_act=61876 n_pre=61860 n_req=140334 n_rd=171872 n_write=73960 bw_util=0.3396
n_activity=1179362 dram_eff=0.4169
bk0: 10478a 1182566i bk1: 11528a 1155138i bk2: 11658a 1144161i bk3: 12342a 1130872i bk4: 10872a 1141451i bk5: 10940a 1136531i bk6: 10970a 1124756i bk7: 11444a 1113748i bk8: 9492a 1189408i bk9: 10046a 1170896i bk10: 10414a 1186558i bk11: 11252a 1183724i bk12: 9022a 1241132i bk13: 9666a 1231812i bk14: 10302a 1219064i bk15: 11446a 1197072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.85467
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447791 n_nop=1076212 n_act=62365 n_pre=62349 n_req=140903 n_rd=172250 n_write=74615 bw_util=0.341
n_activity=1205265 dram_eff=0.4096
bk0: 11592a 1157147i bk1: 10920a 1170874i bk2: 11908a 1145333i bk3: 11312a 1151998i bk4: 11494a 1126673i bk5: 10684a 1140080i bk6: 11186a 1129781i bk7: 10534a 1142425i bk8: 10600a 1163164i bk9: 10032a 1171473i bk10: 11406a 1177693i bk11: 10034a 1204098i bk12: 10628a 1217501i bk13: 9218a 1242293i bk14: 10742a 1212025i bk15: 9960a 1222422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.75175
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1447791 n_nop=1079304 n_act=61602 n_pre=61586 n_req=139908 n_rd=171616 n_write=73683 bw_util=0.3389
n_activity=1181018 dram_eff=0.4154
bk0: 10896a 1173776i bk1: 11634a 1156866i bk2: 11868a 1142105i bk3: 12312a 1127340i bk4: 10888a 1137778i bk5: 11270a 1125129i bk6: 10850a 1135390i bk7: 11628a 1121157i bk8: 9278a 1183287i bk9: 10338a 1168680i bk10: 10330a 1191656i bk11: 11226a 1180032i bk12: 8894a 1247370i bk13: 9772a 1235636i bk14: 9850a 1227322i bk15: 10582a 1219564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.83304

========= L2 cache stats =========
L2_cache_bank[0]: Access = 163453, Miss = 41604, Miss_rate = 0.255, Pending_hits = 721, Reservation_fails = 2367
L2_cache_bank[1]: Access = 164575, Miss = 44332, Miss_rate = 0.269, Pending_hits = 702, Reservation_fails = 1781
L2_cache_bank[2]: Access = 164392, Miss = 44778, Miss_rate = 0.272, Pending_hits = 754, Reservation_fails = 1386
L2_cache_bank[3]: Access = 204415, Miss = 41347, Miss_rate = 0.202, Pending_hits = 651, Reservation_fails = 2852
L2_cache_bank[4]: Access = 163671, Miss = 41427, Miss_rate = 0.253, Pending_hits = 665, Reservation_fails = 2114
L2_cache_bank[5]: Access = 165365, Miss = 44381, Miss_rate = 0.268, Pending_hits = 721, Reservation_fails = 2247
L2_total_cache_accesses = 1025871
L2_total_cache_misses = 257869
L2_total_cache_miss_rate = 0.2514
L2_total_cache_pending_hits = 4214
L2_total_cache_reservation_fails = 12747
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 454075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 156666
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8199
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 309652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 101198
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4230
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 228
L2_cache_data_port_util = 0.345
L2_cache_fill_port_util = 0.157

icnt_total_pkts_mem_to_simt=3473225
icnt_total_pkts_simt_to_mem=1440534
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 114.254
	minimum = 6
	maximum = 897
Network latency average = 68.5809
	minimum = 6
	maximum = 709
Slowest packet = 1953405
Flit latency average = 32.6331
	minimum = 6
	maximum = 709
Slowest flit = 4810001
Fragmentation average = 0.058341
	minimum = 0
	maximum = 366
Injected packet rate average = 0.0593653
	minimum = 0 (at node 21)
	maximum = 0.142204 (at node 18)
Accepted packet rate average = 0.0593653
	minimum = 0 (at node 21)
	maximum = 0.142204 (at node 18)
Injected flit rate average = 0.169967
	minimum = 0 (at node 21)
	maximum = 0.633767 (at node 18)
Accepted flit rate average= 0.169967
	minimum = 0 (at node 21)
	maximum = 0.270794 (at node 13)
Injected packet length average = 2.86308
Accepted packet length average = 2.86308
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 60.8571 (7 samples)
	minimum = 6 (7 samples)
	maximum = 471.429 (7 samples)
Network latency average = 35.8979 (7 samples)
	minimum = 6 (7 samples)
	maximum = 373 (7 samples)
Flit latency average = 23.2412 (7 samples)
	minimum = 6 (7 samples)
	maximum = 372.143 (7 samples)
Fragmentation average = 0.0506105 (7 samples)
	minimum = 0 (7 samples)
	maximum = 192.143 (7 samples)
Injected packet rate average = 0.0426447 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.128934 (7 samples)
Accepted packet rate average = 0.0426447 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.128934 (7 samples)
Injected flit rate average = 0.103006 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.368201 (7 samples)
Accepted flit rate average = 0.103006 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.220613 (7 samples)
Injected packet size average = 2.41545 (7 samples)
Accepted packet size average = 2.41545 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 49 sec (589 sec)
gpgpu_simulation_rate = 25430 (inst/sec)
gpgpu_simulation_rate = 1862 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1096816)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1096816)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1096816)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,1096816)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,1096816)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,1096816)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,1096816)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(0,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(21,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(80,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (487,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(488,1096816)
GPGPU-Sim uArch: cycles simulated: 1097316  inst.: 15220158 (ipc=483.7) sim_rate=25796 (inst/sec) elapsed = 0:0:09:50 / Sun Feb 28 21:49:39 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (502,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(503,1096816)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (504,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(505,1096816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (510,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (510,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(511,1096816)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(511,1096816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (534,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(535,1096816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (538,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(539,1096816)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (543,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(544,1096816)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (546,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(547,1096816)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (547,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (547,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(548,1096816)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(548,1096816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (548,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(549,1096816)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (550,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(551,1096816)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (557,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(558,1096816)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (558,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(559,1096816)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (559,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(560,1096816)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (567,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(568,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (573,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(574,1096816)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (583,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(584,1096816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (585,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(586,1096816)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (589,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(590,1096816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (594,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(595,1096816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (597,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(598,1096816)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (603,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(604,1096816)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (629,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(630,1096816)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(99,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (655,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(656,1096816)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (663,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(664,1096816)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (664,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(665,1096816)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (670,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(671,1096816)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (762,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(763,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (785,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(786,1096816)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (797,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(798,1096816)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (802,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(803,1096816)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (808,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(809,1096816)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (845,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(846,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (869,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(870,1096816)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (897,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(898,1096816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (900,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(901,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (901,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(902,1096816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (906,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(907,1096816)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (921,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(922,1096816)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (927,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(928,1096816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (929,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(930,1096816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (931,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(932,1096816)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (937,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(938,1096816)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (939,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(940,1096816)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(126,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (948,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(949,1096816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (990,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(991,1096816)
GPGPU-Sim uArch: cycles simulated: 1097816  inst.: 15438747 (ipc=460.5) sim_rate=26123 (inst/sec) elapsed = 0:0:09:51 / Sun Feb 28 21:49:40 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1009,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1010,1096816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1016,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1017,1096816)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1021,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1022,1096816)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1042,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1043,1096816)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1053,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1054,1096816)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1085,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1086,1096816)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1103,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1104,1096816)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1109,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1110,1096816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1124,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1124,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1125,1096816)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1125,1096816)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1153,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1154,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1177,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1178,1096816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1180,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1181,1096816)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1182,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1183,1096816)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1189,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1190,1096816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1212,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1213,1096816)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1227,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1228,1096816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1238,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1239,1096816)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1258,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1259,1096816)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(140,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1265,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1266,1096816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1266,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1267,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1267,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1268,1096816)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1268,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1269,1096816)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1269,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1270,1096816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1280,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1281,1096816)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1296,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1297,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1300,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1301,1096816)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1301,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1302,1096816)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1304,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1305,1096816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1305,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1306,1096816)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1312,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1313,1096816)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1326,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1327,1096816)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1349,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1350,1096816)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1368,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1369,1096816)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1386,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1387,1096816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1390,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1391,1096816)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1414,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1415,1096816)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1429,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1430,1096816)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1431,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1432,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1435,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1436,1096816)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1447,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1448,1096816)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1477,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1478,1096816)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1480,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1481,1096816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1486,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1487,1096816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1503,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1504,1096816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1509,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1510,1096816)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(177,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1527,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1528,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1531,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1532,1096816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1536,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1537,1096816)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1547,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1548,1096816)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1553,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1553,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1554,1096816)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1554,1096816)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1556,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1557,1096816)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1576,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1577,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1580,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1581,1096816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1586,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1587,1096816)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1597,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1598,1096816)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1603,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1604,1096816)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1608,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1609,1096816)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1609,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1610,1096816)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1620,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1621,1096816)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1621,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1622,1096816)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1642,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1643,1096816)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1643,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1644,1096816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1659,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1660,1096816)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1670,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1671,1096816)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1681,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1682,1096816)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1687,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1688,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1692,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1693,1096816)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1711,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1712,1096816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1713,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1714,1096816)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1718,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1719,1096816)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1727,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1728,1096816)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(183,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1755,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1756,1096816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1759,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1760,1096816)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1761,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1762,1096816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1765,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1766,1096816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1781,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1782,1096816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1782,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1783,1096816)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1794,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1795,1096816)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1795,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1796,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1803,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1804,1096816)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1811,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1812,1096816)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1827,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1828,1096816)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1834,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1835,1096816)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1839,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1840,1096816)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1853,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1854,1096816)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1855,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1856,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1870,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1871,1096816)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1876,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1877,1096816)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1880,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1881,1096816)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1886,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1886,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1887,1096816)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1887,1096816)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1887,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1888,1096816)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1892,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1893,1096816)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1914,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1915,1096816)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1926,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1927,1096816)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1934,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1935,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1953,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1954,1096816)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(232,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1971,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1972,1096816)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1981,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1982,1096816)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1984,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1985,1096816)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1988,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1988,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1989,1096816)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1989,1096816)
GPGPU-Sim uArch: cycles simulated: 1098816  inst.: 15802719 (ipc=412.2) sim_rate=26693 (inst/sec) elapsed = 0:0:09:52 / Sun Feb 28 21:49:41 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2002,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2003,1096816)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2015,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2016,1096816)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2019,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2019,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2020,1096816)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2020,1096816)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2021,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2022,1096816)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2026,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2027,1096816)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2032,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2033,1096816)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2033,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2034,1096816)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2034,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2035,1096816)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2051,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2052,1096816)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2058,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2059,1096816)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2061,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2062,1096816)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2064,1096816), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2065,1096816)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2066,1096816), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2067,1096816)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2068,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2084,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2095,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2121,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2126,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2129,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2142,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2145,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2148,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2153,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2156,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2167,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2171,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2173,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2177,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2178,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2183,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2206,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2222,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2223,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2226,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2227,1096816), 4 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(240,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2246,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2252,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2253,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2254,1096816), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2260,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2265,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2271,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2272,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2273,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2278,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2284,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2288,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2298,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2301,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2304,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2313,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2317,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2319,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2320,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2327,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2334,1096816), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2336,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2353,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2357,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2359,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2360,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2368,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2371,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2402,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2432,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2442,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2447,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2452,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2453,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2463,1096816), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2497,1096816), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1099316  inst.: 15902223 (ipc=369.6) sim_rate=26816 (inst/sec) elapsed = 0:0:09:53 / Sun Feb 28 21:49:42 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2500,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2532,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2549,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2555,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2562,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2613,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2627,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2651,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2669,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2689,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2701,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2744,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2749,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2754,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2760,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2947,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2963,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3002,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3010,1096816), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3028,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3048,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3059,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3119,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3183,1096816), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3278,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3407,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (3488,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3532,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3589,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3746,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3787,1096816), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3788
gpu_sim_insn = 926093
gpu_ipc =     244.4807
gpu_tot_sim_cycle = 1100604
gpu_tot_sim_insn = 15904389
gpu_tot_ipc =      14.4506
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 2011604
gpu_stall_icnt2sh    = 3573621
gpu_total_sim_rate=26820

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 921281
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5484
L1D_cache:
	L1D_cache_core[0]: Access = 83561, Miss = 69205, Miss_rate = 0.828, Pending_hits = 4583, Reservation_fails = 947866
	L1D_cache_core[1]: Access = 82840, Miss = 68554, Miss_rate = 0.828, Pending_hits = 4518, Reservation_fails = 935619
	L1D_cache_core[2]: Access = 81127, Miss = 67520, Miss_rate = 0.832, Pending_hits = 4581, Reservation_fails = 930184
	L1D_cache_core[3]: Access = 81035, Miss = 67109, Miss_rate = 0.828, Pending_hits = 4468, Reservation_fails = 932528
	L1D_cache_core[4]: Access = 83635, Miss = 69503, Miss_rate = 0.831, Pending_hits = 4591, Reservation_fails = 945458
	L1D_cache_core[5]: Access = 82525, Miss = 68282, Miss_rate = 0.827, Pending_hits = 4561, Reservation_fails = 939753
	L1D_cache_core[6]: Access = 79863, Miss = 66036, Miss_rate = 0.827, Pending_hits = 4472, Reservation_fails = 920511
	L1D_cache_core[7]: Access = 81534, Miss = 67095, Miss_rate = 0.823, Pending_hits = 4476, Reservation_fails = 926749
	L1D_cache_core[8]: Access = 80527, Miss = 66670, Miss_rate = 0.828, Pending_hits = 4479, Reservation_fails = 927416
	L1D_cache_core[9]: Access = 81996, Miss = 68109, Miss_rate = 0.831, Pending_hits = 4574, Reservation_fails = 935129
	L1D_cache_core[10]: Access = 85576, Miss = 70711, Miss_rate = 0.826, Pending_hits = 4827, Reservation_fails = 947591
	L1D_cache_core[11]: Access = 80604, Miss = 66670, Miss_rate = 0.827, Pending_hits = 4471, Reservation_fails = 919629
	L1D_cache_core[12]: Access = 82503, Miss = 68159, Miss_rate = 0.826, Pending_hits = 4525, Reservation_fails = 932677
	L1D_cache_core[13]: Access = 84655, Miss = 69806, Miss_rate = 0.825, Pending_hits = 4496, Reservation_fails = 948161
	L1D_cache_core[14]: Access = 85008, Miss = 70482, Miss_rate = 0.829, Pending_hits = 4678, Reservation_fails = 950651
	L1D_total_cache_accesses = 1236989
	L1D_total_cache_misses = 1023911
	L1D_total_cache_miss_rate = 0.8277
	L1D_total_cache_pending_hits = 68300
	L1D_total_cache_reservation_fails = 14039922
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 131839
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2887
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 141590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 613063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9788723
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131359
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4251199
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 920283
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5484
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2448, 3166, 2544, 2293, 2396, 2389, 2545, 2232, 2716, 2723, 2774, 2398, 2264, 2337, 2882, 2559, 2266, 2335, 2242, 2579, 2204, 1762, 2490, 2216, 2149, 2335, 2675, 2876, 2789, 2716, 2482, 2348, 2160, 2094, 2585, 2351, 2151, 2108, 2269, 2143, 1744, 1906, 2189, 1891, 1793, 2216, 2017, 2231, 
gpgpu_n_tot_thrd_icount = 53979104
gpgpu_n_tot_w_icount = 1686847
gpgpu_n_stall_shd_mem = 14881338
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 613063
gpgpu_n_mem_write_global = 414244
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2035441
gpgpu_n_store_insn = 680883
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1617028
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2887
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2887
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14878451
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24701951	W0_Idle:1195613	W0_Scoreboard:4558601	W1:425299	W2:194296	W3:120336	W4:88861	W5:70072	W6:61323	W7:51978	W8:46940	W9:44107	W10:39401	W11:34926	W12:30818	W13:27684	W14:23186	W15:21173	W16:17262	W17:16332	W18:13687	W19:12975	W20:10984	W21:13406	W22:13684	W23:13767	W24:13069	W25:11692	W26:9368	W27:7624	W28:4113	W29:1660	W30:747	W31:265	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4904504 {8:613063,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16590176 {40:413978,72:80,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83376568 {136:613063,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3313952 {8:414244,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 598 
maxdqlatency = 0 
maxmflatency = 1713 
averagemflatency = 537 
max_icnt2mem_latency = 1248 
max_icnt2sh_latency = 1099237 
mrq_lat_table:202375 	9515 	10368 	29443 	66464 	58235 	35088 	9452 	671 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33269 	439529 	548292 	6232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20519 	8756 	16875 	124316 	272847 	522807 	61238 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	44375 	440715 	127079 	907 	2 	0 	0 	2 	9 	42 	887 	7466 	14548 	32559 	66164 	130863 	158477 	3227 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	516 	1603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        18        19        14        15        14        34        32        32        32        18        19        32        34        29        22 
dram[1]:        22        28        13        15        16        17        51        32        32        32        19        35        28        39        30        46 
dram[2]:        28        18        16        18        15        17        37        32        32        32        22        22        36        28        31        60 
maximum service time to same row:
dram[0]:      7556      9893      5159      4702      6455      5032      4961      6290      5289      5083     10817      5710     30444      8846     14746      5764 
dram[1]:      6285      6985      5464     11804      3317      8763     10432      5171      5163      7060     10613     24278      9862     26197     10152     17070 
dram[2]:      6450      5356      6748      6218      4144      4450     18548      4261      7524      3357      6658      6591     11451      9194     11988     16025 
average row accesses per activate:
dram[0]:  2.378533  2.274216  2.295892  2.281532  2.143379  2.159955  2.324611  2.347426  2.350707  2.302676  2.254114  2.181264  2.380236  2.260547  2.202090  2.201802 
dram[1]:  2.294327  2.364429  2.354676  2.315701  2.136698  2.127684  2.362315  2.328098  2.296287  2.239163  2.174988  2.207741  2.196559  2.250670  2.263452  2.250157 
dram[2]:  2.287159  2.262948  2.304573  2.280072  2.100789  2.142700  2.343613  2.346242  2.361389  2.317148  2.155816  2.185242  2.313364  2.353545  2.398675  2.284227 
average row locality = 421618/186004 = 2.266715
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5240      5768      5830      6177      5448      5485      5519      5759      4752      5032      5210      5631      4517      4837      5154      5725 
dram[1]:      5806      5463      5963      5659      5762      5359      5628      5301      5308      5023      5707      5023      5316      4611      5373      4982 
dram[2]:      5452      5822      5941      6161      5456      5658      5460      5849      4647      5173      5168      5613      4450      4889      4928      5299 
total reads: 258334
bank skew: 6177/4450 = 1.39
chip skew: 86284/85966 = 1.00
number of total write accesses:
dram[0]:      3513      3811      3838      3953      3940      4008      4342      4457      3727      3831      3146      2961      2131      2182      2223      2338 
dram[1]:      3860      3763      3856      3928      4101      4056      4289      4186      4031      3862      3093      2905      2216      2105      2325      2205 
dram[2]:      3596      3834      3835      3999      3861      4057      4191      4329      3854      3894      2912      2975      2076      2214      2316      2159 
total reads: 163284
bank skew: 4457/2076 = 2.15
chip skew: 54781/54102 = 1.01
average mf latency per bank:
dram[0]:        672       644       631       619       765       749      1069      1046      1234      1185      1599      1628      2342      2255      2113      1998
dram[1]:        665       736       631       710       739      3215      1088      1277      1155      1362      1603      1995      2189      2664      2112      2475
dram[2]:        682       650       637       611       777       765      1106      1064      1228      1180      1715      1629      2390      2227      2176      2121
maximum mf latency per bank:
dram[0]:       1231      1358      1277      1341      1496      1272      1381      1284      1497      1286      1197      1412      1367      1342      1387      1313
dram[1]:       1518      1532      1312      1368      1713      1711      1433      1470      1391      1534      1339      1425      1313      1690      1328      1458
dram[2]:       1426      1268      1412      1249      1396      1527      1340      1603      1328      1453      1421      1324      1336      1302      1301      1367

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1452790 n_nop=1082823 n_act=61925 n_pre=61909 n_req=140485 n_rd=172168 n_write=73965 bw_util=0.3388
n_activity=1180990 dram_eff=0.4168
bk0: 10480a 1187535i bk1: 11536a 1160050i bk2: 11660a 1149128i bk3: 12354a 1135775i bk4: 10896a 1146060i bk5: 10970a 1141342i bk6: 11038a 1129311i bk7: 11518a 1118139i bk8: 9504a 1194310i bk9: 10064a 1175689i bk10: 10420a 1191460i bk11: 11262a 1188619i bk12: 9034a 1245971i bk13: 9674a 1236684i bk14: 10308a 1224019i bk15: 11450a 1202013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.84806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1452790 n_nop=1080777 n_act=62420 n_pre=62404 n_req=141065 n_rd=172568 n_write=74621 bw_util=0.3403
n_activity=1206932 dram_eff=0.4096
bk0: 11612a 1161980i bk1: 10926a 1175838i bk2: 11926a 1150193i bk3: 11318a 1156906i bk4: 11524a 1131479i bk5: 10718a 1144541i bk6: 11256a 1134264i bk7: 10602a 1146740i bk8: 10616a 1167762i bk9: 10046a 1176324i bk10: 11414a 1182547i bk11: 10046a 1209005i bk12: 10632a 1222456i bk13: 9222a 1247256i bk14: 10746a 1216973i bk15: 9964a 1227372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.74638
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1452790 n_nop=1083865 n_act=61661 n_pre=61645 n_req=140068 n_rd=171932 n_write=73687 bw_util=0.3381
n_activity=1182665 dram_eff=0.4154
bk0: 10904a 1178654i bk1: 11644a 1161751i bk2: 11882a 1146938i bk3: 12322a 1132260i bk4: 10912a 1142658i bk5: 11316a 1129839i bk6: 10920a 1139893i bk7: 11698a 1125456i bk8: 9294a 1187922i bk9: 10346a 1173574i bk10: 10336a 1196586i bk11: 11226a 1185027i bk12: 8900a 1252285i bk13: 9778a 1240574i bk14: 9856a 1232263i bk15: 10598a 1224390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.82662

========= L2 cache stats =========
L2_cache_bank[0]: Access = 163696, Miss = 41670, Miss_rate = 0.255, Pending_hits = 721, Reservation_fails = 2367
L2_cache_bank[1]: Access = 164831, Miss = 44414, Miss_rate = 0.269, Pending_hits = 702, Reservation_fails = 1781
L2_cache_bank[2]: Access = 164654, Miss = 44863, Miss_rate = 0.272, Pending_hits = 754, Reservation_fails = 1386
L2_cache_bank[3]: Access = 204683, Miss = 41421, Miss_rate = 0.202, Pending_hits = 651, Reservation_fails = 2852
L2_cache_bank[4]: Access = 163910, Miss = 41502, Miss_rate = 0.253, Pending_hits = 665, Reservation_fails = 2114
L2_cache_bank[5]: Access = 165608, Miss = 44464, Miss_rate = 0.268, Pending_hits = 721, Reservation_fails = 2247
L2_total_cache_accesses = 1027382
L2_total_cache_misses = 258334
L2_total_cache_miss_rate = 0.2514
L2_total_cache_pending_hits = 4214
L2_total_cache_reservation_fails = 12747
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 454903
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 157130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8199
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 309870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 101199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4230
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 228
L2_cache_data_port_util = 0.344
L2_cache_fill_port_util = 0.156

icnt_total_pkts_mem_to_simt=3479904
icnt_total_pkts_simt_to_mem=1442264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8015
	minimum = 6
	maximum = 41
Network latency average = 10.4603
	minimum = 6
	maximum = 30
Slowest packet = 2051819
Flit latency average = 9.17612
	minimum = 6
	maximum = 27
Slowest flit = 4915451
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0295475
	minimum = 0 (at node 21)
	maximum = 0.0707497 (at node 18)
Accepted packet rate average = 0.0295475
	minimum = 0 (at node 21)
	maximum = 0.0707497 (at node 18)
Injected flit rate average = 0.0822187
	minimum = 0 (at node 21)
	maximum = 0.312566 (at node 18)
Accepted flit rate average= 0.0822187
	minimum = 0 (at node 21)
	maximum = 0.14018 (at node 2)
Injected packet length average = 2.78259
Accepted packet length average = 2.78259
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 54.7251 (8 samples)
	minimum = 6 (8 samples)
	maximum = 417.625 (8 samples)
Network latency average = 32.7182 (8 samples)
	minimum = 6 (8 samples)
	maximum = 330.125 (8 samples)
Flit latency average = 21.4831 (8 samples)
	minimum = 6 (8 samples)
	maximum = 329 (8 samples)
Fragmentation average = 0.0442842 (8 samples)
	minimum = 0 (8 samples)
	maximum = 168.125 (8 samples)
Injected packet rate average = 0.0410075 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.121661 (8 samples)
Accepted packet rate average = 0.0410075 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.121661 (8 samples)
Injected flit rate average = 0.100408 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.361247 (8 samples)
Accepted flit rate average = 0.100408 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.210558 (8 samples)
Injected packet size average = 2.44852 (8 samples)
Accepted packet size average = 2.44852 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 53 sec (593 sec)
gpgpu_simulation_rate = 26820 (inst/sec)
gpgpu_simulation_rate = 1855 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1100604)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1100604)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1100604)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,1100604)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,1100604)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,1100604)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,1100604)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(19,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(37,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(17,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (367,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(368,1100604)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (376,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(377,1100604)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,1100604)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (380,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(381,1100604)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (382,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (382,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(383,1100604)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(383,1100604)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (383,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(384,1100604)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (389,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (389,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(390,1100604)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(390,1100604)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (390,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(391,1100604)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (395,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (395,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(396,1100604)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(396,1100604)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (399,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(400,1100604)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (402,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(403,1100604)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (416,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(417,1100604)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (419,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(420,1100604)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (421,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(422,1100604)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (422,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(423,1100604)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (424,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(425,1100604)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (425,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(426,1100604)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (430,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(431,1100604)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (432,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(433,1100604)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (433,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(434,1100604)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (436,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (436,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(437,1100604)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(437,1100604)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (450,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(451,1100604)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (453,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(454,1100604)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (456,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (456,1100604), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(457,1100604)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(458,1100604)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,1100604)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (466,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (466,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(467,1100604)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(467,1100604)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (474,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(475,1100604)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (481,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(482,1100604)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (485,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(486,1100604)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (486,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(487,1100604)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (490,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (490,1100604), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(491,1100604)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(492,1100604)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (493,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(494,1100604)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (496,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (496,1100604), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(497,1100604)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(498,1100604)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (499,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(500,1100604)
GPGPU-Sim uArch: cycles simulated: 1101104  inst.: 16249029 (ipc=689.3) sim_rate=27355 (inst/sec) elapsed = 0:0:09:54 / Sun Feb 28 21:49:43 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (500,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(501,1100604)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(61,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (502,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (502,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (502,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(503,1100604)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(503,1100604)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(504,1100604)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (505,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(506,1100604)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (511,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(512,1100604)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (515,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(516,1100604)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (525,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (525,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(526,1100604)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(526,1100604)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (533,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(534,1100604)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (538,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (538,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (538,1100604), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(539,1100604)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(539,1100604)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (539,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(540,1100604)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(540,1100604)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (544,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (544,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (544,1100604), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(545,1100604)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(545,1100604)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(546,1100604)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (552,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (552,1100604), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(553,1100604)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (553,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (553,1100604), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(554,1100604)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(554,1100604)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(555,1100604)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (557,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(558,1100604)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (567,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(568,1100604)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (577,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(578,1100604)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (581,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(582,1100604)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (584,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(585,1100604)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (589,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(590,1100604)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (593,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (593,1100604), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(594,1100604)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(595,1100604)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (606,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (606,1100604), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(607,1100604)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (607,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(608,1100604)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(608,1100604)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (608,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (608,1100604), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(609,1100604)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(610,1100604)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (612,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (612,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (612,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (612,1100604), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(613,1100604)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(613,1100604)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(614,1100604)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(614,1100604)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (617,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (617,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (617,1100604), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(618,1100604)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(618,1100604)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (618,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(619,1100604)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(619,1100604)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (623,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(624,1100604)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (624,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (624,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (624,1100604), 5 CTAs running
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(91,0,0) tid=(243,0,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(625,1100604)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(625,1100604)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(625,1100604)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (632,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (632,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(633,1100604)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(633,1100604)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (658,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(659,1100604)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (670,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(671,1100604)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (675,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(676,1100604)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (716,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(717,1100604)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (719,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(720,1100604)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (720,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(721,1100604)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (725,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(726,1100604)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (734,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(735,1100604)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(159,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (743,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(744,1100604)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (767,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(768,1100604)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (770,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (770,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(771,1100604)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(771,1100604)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (774,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(775,1100604)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (805,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(806,1100604)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (815,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(816,1100604)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (823,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(824,1100604)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (838,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(839,1100604)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (840,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(841,1100604)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (845,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(846,1100604)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (847,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(848,1100604)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (853,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(854,1100604)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (864,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(865,1100604)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (870,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(871,1100604)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (871,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(872,1100604)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (872,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(873,1100604)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (875,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (875,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(876,1100604)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(876,1100604)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(191,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (877,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(878,1100604)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (878,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (878,1100604), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(879,1100604)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(880,1100604)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (884,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(885,1100604)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (906,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(907,1100604)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (907,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(908,1100604)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (908,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(909,1100604)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (914,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(915,1100604)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (915,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(916,1100604)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (918,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (918,1100604), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(919,1100604)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(920,1100604)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (923,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(924,1100604)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (925,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(926,1100604)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (927,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(928,1100604)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (934,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(935,1100604)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (936,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (936,1100604), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(937,1100604)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(938,1100604)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (939,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(940,1100604)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (941,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(942,1100604)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (944,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(945,1100604)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (948,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(949,1100604)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (955,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(956,1100604)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (960,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (960,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(961,1100604)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(961,1100604)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (973,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(974,1100604)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (974,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(975,1100604)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (977,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(978,1100604)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (979,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (979,1100604), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(980,1100604)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(981,1100604)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (984,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(985,1100604)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (989,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(990,1100604)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (995,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (995,1100604), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(996,1100604)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(997,1100604)
GPGPU-Sim uArch: cycles simulated: 1101604  inst.: 16621157 (ipc=716.8) sim_rate=27887 (inst/sec) elapsed = 0:0:09:56 / Sun Feb 28 21:49:45 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(215,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1002,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1002,1100604), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1003,1100604)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1004,1100604)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1009,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1010,1100604)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1013,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1014,1100604)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1024,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1025,1100604)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1032,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1033,1100604)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1039,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1040,1100604)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1043,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1044,1100604)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1049,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1049,1100604), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1050,1100604)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1051,1100604)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1054,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1055,1100604)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1055,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1055,1100604), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1056,1100604)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1057,1100604)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1061,1100604), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1062,1100604)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1070,1100604), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1071,1100604)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1072,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1072,1100604), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1073,1100604)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1078,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1078,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1078,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1079,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1082,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1086,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1087,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1092,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1093,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1096,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1101,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1101,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1106,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1106,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1112,1100604), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(239,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1124,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1125,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1139,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1147,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1152,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1152,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1160,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1162,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1162,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1163,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1164,1100604), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1169,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1169,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1170,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1172,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1189,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1193,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1207,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1210,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1211,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1213,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1219,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1220,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1227,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1228,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1229,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1238,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1238,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1242,1100604), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1244,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1251,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1252,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1273,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1274,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1280,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1280,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1283,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1284,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1290,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1290,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1291,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1302,1100604), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1306,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1312,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1314,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1321,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1322,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1327,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1328,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1333,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1337,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1342,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1344,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1347,1100604), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1348,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1351,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1352,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1353,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1357,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1357,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1375,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1381,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1381,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1382,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1388,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1398,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1414,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1423,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1427,1100604), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1430,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1433,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1437,1100604), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1438
gpu_sim_insn = 917504
gpu_ipc =     638.0417
gpu_tot_sim_cycle = 1102042
gpu_tot_sim_insn = 16821893
gpu_tot_ipc =      15.2643
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 2011690
gpu_stall_icnt2sh    = 3574386
gpu_total_sim_rate=28224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 939713
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5484
L1D_cache:
	L1D_cache_core[0]: Access = 83705, Miss = 69241, Miss_rate = 0.827, Pending_hits = 4691, Reservation_fails = 947866
	L1D_cache_core[1]: Access = 82976, Miss = 68588, Miss_rate = 0.827, Pending_hits = 4620, Reservation_fails = 935619
	L1D_cache_core[2]: Access = 81263, Miss = 67553, Miss_rate = 0.831, Pending_hits = 4680, Reservation_fails = 930184
	L1D_cache_core[3]: Access = 81171, Miss = 67140, Miss_rate = 0.827, Pending_hits = 4561, Reservation_fails = 932528
	L1D_cache_core[4]: Access = 83771, Miss = 69537, Miss_rate = 0.830, Pending_hits = 4693, Reservation_fails = 945458
	L1D_cache_core[5]: Access = 82661, Miss = 68313, Miss_rate = 0.826, Pending_hits = 4654, Reservation_fails = 939753
	L1D_cache_core[6]: Access = 79999, Miss = 66070, Miss_rate = 0.826, Pending_hits = 4574, Reservation_fails = 920511
	L1D_cache_core[7]: Access = 81670, Miss = 67128, Miss_rate = 0.822, Pending_hits = 4575, Reservation_fails = 926749
	L1D_cache_core[8]: Access = 80655, Miss = 66700, Miss_rate = 0.827, Pending_hits = 4569, Reservation_fails = 927416
	L1D_cache_core[9]: Access = 82140, Miss = 68145, Miss_rate = 0.830, Pending_hits = 4682, Reservation_fails = 935129
	L1D_cache_core[10]: Access = 85712, Miss = 70745, Miss_rate = 0.825, Pending_hits = 4929, Reservation_fails = 947591
	L1D_cache_core[11]: Access = 80740, Miss = 66704, Miss_rate = 0.826, Pending_hits = 4573, Reservation_fails = 919629
	L1D_cache_core[12]: Access = 82631, Miss = 68189, Miss_rate = 0.825, Pending_hits = 4615, Reservation_fails = 932677
	L1D_cache_core[13]: Access = 84799, Miss = 69840, Miss_rate = 0.824, Pending_hits = 4598, Reservation_fails = 948161
	L1D_cache_core[14]: Access = 85144, Miss = 70516, Miss_rate = 0.828, Pending_hits = 4780, Reservation_fails = 950651
	L1D_total_cache_accesses = 1239037
	L1D_total_cache_misses = 1024409
	L1D_total_cache_miss_rate = 0.8268
	L1D_total_cache_pending_hits = 69794
	L1D_total_cache_reservation_fails = 14039922
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 135935
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2887
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 141646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 613561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9788723
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135455
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4251199
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 938715
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5484
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2493, 3211, 2589, 2338, 2441, 2434, 2590, 2277, 2761, 2768, 2819, 2443, 2309, 2382, 2927, 2604, 2311, 2380, 2287, 2624, 2249, 1807, 2535, 2261, 2194, 2380, 2720, 2921, 2834, 2761, 2527, 2393, 2205, 2139, 2630, 2396, 2196, 2153, 2314, 2188, 1789, 1951, 2234, 1936, 1838, 2261, 2062, 2276, 
gpgpu_n_tot_thrd_icount = 54962144
gpgpu_n_tot_w_icount = 1717567
gpgpu_n_stall_shd_mem = 14881338
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 613561
gpgpu_n_mem_write_global = 414244
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2100977
gpgpu_n_store_insn = 680883
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1748100
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2887
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2887
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14878451
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24702816	W0_Idle:1196098	W0_Scoreboard:4567779	W1:425299	W2:194296	W3:120336	W4:88861	W5:70072	W6:61323	W7:51978	W8:46940	W9:44107	W10:39401	W11:34926	W12:30818	W13:27684	W14:23186	W15:21173	W16:17262	W17:16332	W18:13687	W19:12975	W20:10984	W21:13406	W22:13684	W23:13767	W24:13069	W25:11692	W26:9368	W27:7624	W28:4113	W29:1660	W30:747	W31:265	W32:276532
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4908488 {8:613561,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16590176 {40:413978,72:80,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83444296 {136:613561,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3313952 {8:414244,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 598 
maxdqlatency = 0 
maxmflatency = 1713 
averagemflatency = 537 
max_icnt2mem_latency = 1248 
max_icnt2sh_latency = 1099237 
mrq_lat_table:202375 	9515 	10368 	29443 	66464 	58235 	35088 	9452 	671 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33767 	439529 	548292 	6232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20971 	8802 	16875 	124316 	272847 	522807 	61238 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	44622 	440964 	127081 	907 	2 	0 	0 	2 	9 	42 	887 	7466 	14548 	32559 	66164 	130863 	158477 	3227 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	516 	1603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        18        19        14        15        14        34        32        32        32        18        19        32        34        29        22 
dram[1]:        22        28        13        15        16        17        51        32        32        32        19        35        28        39        30        46 
dram[2]:        28        18        16        18        15        17        37        32        32        32        22        22        36        28        31        60 
maximum service time to same row:
dram[0]:      7556      9893      5159      4702      6455      5032      4961      6290      5289      5083     10817      5710     30444      8846     14746      5764 
dram[1]:      6285      6985      5464     11804      3317      8763     10432      5171      5163      7060     10613     24278      9862     26197     10152     17070 
dram[2]:      6450      5356      6748      6218      4144      4450     18548      4261      7524      3357      6658      6591     11451      9194     11988     16025 
average row accesses per activate:
dram[0]:  2.378533  2.274216  2.295892  2.281532  2.143379  2.159955  2.324611  2.347426  2.350707  2.302676  2.254114  2.181264  2.380236  2.260547  2.202090  2.201802 
dram[1]:  2.294327  2.364429  2.354676  2.315701  2.136698  2.127684  2.362315  2.328098  2.296287  2.239163  2.174988  2.207741  2.196559  2.250670  2.263452  2.250157 
dram[2]:  2.287159  2.262948  2.304573  2.280072  2.100789  2.142700  2.343613  2.346242  2.361389  2.317148  2.155816  2.185242  2.313364  2.353545  2.398675  2.284227 
average row locality = 421618/186004 = 2.266715
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5240      5768      5830      6177      5448      5485      5519      5759      4752      5032      5210      5631      4517      4837      5154      5725 
dram[1]:      5806      5463      5963      5659      5762      5359      5628      5301      5308      5023      5707      5023      5316      4611      5373      4982 
dram[2]:      5452      5822      5941      6161      5456      5658      5460      5849      4647      5173      5168      5613      4450      4889      4928      5299 
total reads: 258334
bank skew: 6177/4450 = 1.39
chip skew: 86284/85966 = 1.00
number of total write accesses:
dram[0]:      3513      3811      3838      3953      3940      4008      4342      4457      3727      3831      3146      2961      2131      2182      2223      2338 
dram[1]:      3860      3763      3856      3928      4101      4056      4289      4186      4031      3862      3093      2905      2216      2105      2325      2205 
dram[2]:      3596      3834      3835      3999      3861      4057      4191      4329      3854      3894      2912      2975      2076      2214      2316      2159 
total reads: 163284
bank skew: 4457/2076 = 2.15
chip skew: 54781/54102 = 1.01
average mf latency per bank:
dram[0]:        672       644       631       619       765       749      1070      1047      1235      1186      1600      1628      2342      2255      2113      1998
dram[1]:        665       736       631       710       739      3215      1089      1277      1156      1362      1603      1995      2189      2664      2112      2475
dram[2]:        682       650       637       611       777       765      1107      1064      1229      1181      1715      1629      2390      2227      2176      2121
maximum mf latency per bank:
dram[0]:       1231      1358      1277      1341      1496      1272      1381      1284      1497      1286      1197      1412      1367      1342      1387      1313
dram[1]:       1518      1532      1312      1368      1713      1711      1433      1470      1391      1534      1339      1425      1313      1690      1328      1458
dram[2]:       1426      1268      1412      1249      1396      1527      1340      1603      1328      1453      1421      1324      1336      1302      1301      1367

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1454687 n_nop=1084720 n_act=61925 n_pre=61909 n_req=140485 n_rd=172168 n_write=73965 bw_util=0.3384
n_activity=1180990 dram_eff=0.4168
bk0: 10480a 1189432i bk1: 11536a 1161947i bk2: 11660a 1151025i bk3: 12354a 1137672i bk4: 10896a 1147957i bk5: 10970a 1143239i bk6: 11038a 1131208i bk7: 11518a 1120036i bk8: 9504a 1196207i bk9: 10064a 1177586i bk10: 10420a 1193357i bk11: 11262a 1190516i bk12: 9034a 1247868i bk13: 9674a 1238581i bk14: 10308a 1225916i bk15: 11450a 1203910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.84435
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1454687 n_nop=1082674 n_act=62420 n_pre=62404 n_req=141065 n_rd=172568 n_write=74621 bw_util=0.3399
n_activity=1206932 dram_eff=0.4096
bk0: 11612a 1163877i bk1: 10926a 1177735i bk2: 11926a 1152090i bk3: 11318a 1158803i bk4: 11524a 1133376i bk5: 10718a 1146438i bk6: 11256a 1136161i bk7: 10602a 1148637i bk8: 10616a 1169659i bk9: 10046a 1178221i bk10: 11414a 1184444i bk11: 10046a 1210902i bk12: 10632a 1224353i bk13: 9222a 1249153i bk14: 10746a 1218870i bk15: 9964a 1229269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.7428
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1454687 n_nop=1085762 n_act=61661 n_pre=61645 n_req=140068 n_rd=171932 n_write=73687 bw_util=0.3377
n_activity=1182665 dram_eff=0.4154
bk0: 10904a 1180551i bk1: 11644a 1163648i bk2: 11882a 1148835i bk3: 12322a 1134157i bk4: 10912a 1144555i bk5: 11316a 1131736i bk6: 10920a 1141790i bk7: 11698a 1127353i bk8: 9294a 1189819i bk9: 10346a 1175471i bk10: 10336a 1198483i bk11: 11226a 1186924i bk12: 8900a 1254182i bk13: 9778a 1242471i bk14: 9856a 1234160i bk15: 10598a 1226287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.82293

========= L2 cache stats =========
L2_cache_bank[0]: Access = 163780, Miss = 41670, Miss_rate = 0.254, Pending_hits = 721, Reservation_fails = 2367
L2_cache_bank[1]: Access = 164912, Miss = 44414, Miss_rate = 0.269, Pending_hits = 702, Reservation_fails = 1781
L2_cache_bank[2]: Access = 164737, Miss = 44863, Miss_rate = 0.272, Pending_hits = 754, Reservation_fails = 1386
L2_cache_bank[3]: Access = 204766, Miss = 41421, Miss_rate = 0.202, Pending_hits = 651, Reservation_fails = 2852
L2_cache_bank[4]: Access = 163993, Miss = 41502, Miss_rate = 0.253, Pending_hits = 665, Reservation_fails = 2114
L2_cache_bank[5]: Access = 165692, Miss = 44464, Miss_rate = 0.268, Pending_hits = 721, Reservation_fails = 2247
L2_total_cache_accesses = 1027880
L2_total_cache_misses = 258334
L2_total_cache_miss_rate = 0.2513
L2_total_cache_pending_hits = 4214
L2_total_cache_reservation_fails = 12747
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 455401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 157130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8199
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 309870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 101199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4230
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 228
L2_cache_data_port_util = 0.344
L2_cache_fill_port_util = 0.156

icnt_total_pkts_mem_to_simt=3482394
icnt_total_pkts_simt_to_mem=1442762
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.2329
	minimum = 6
	maximum = 32
Network latency average = 10.1335
	minimum = 6
	maximum = 22
Slowest packet = 2054814
Flit latency average = 8.36981
	minimum = 6
	maximum = 22
Slowest flit = 4922218
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0256529
	minimum = 0 (at node 21)
	maximum = 0.0584145 (at node 15)
Accepted packet rate average = 0.0256529
	minimum = 0 (at node 21)
	maximum = 0.0584145 (at node 15)
Injected flit rate average = 0.0769587
	minimum = 0 (at node 21)
	maximum = 0.292072 (at node 15)
Accepted flit rate average= 0.0769587
	minimum = 0 (at node 21)
	maximum = 0.125174 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 49.8927 (9 samples)
	minimum = 6 (9 samples)
	maximum = 374.778 (9 samples)
Network latency average = 30.2088 (9 samples)
	minimum = 6 (9 samples)
	maximum = 295.889 (9 samples)
Flit latency average = 20.026 (9 samples)
	minimum = 6 (9 samples)
	maximum = 294.889 (9 samples)
Fragmentation average = 0.0393637 (9 samples)
	minimum = 0 (9 samples)
	maximum = 149.444 (9 samples)
Injected packet rate average = 0.0393015 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.114634 (9 samples)
Accepted packet rate average = 0.0393015 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.114634 (9 samples)
Injected flit rate average = 0.0978022 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.353561 (9 samples)
Accepted flit rate average = 0.0978022 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.201071 (9 samples)
Injected packet size average = 2.48851 (9 samples)
Accepted packet size average = 2.48851 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 56 sec (596 sec)
gpgpu_simulation_rate = 28224 (inst/sec)
gpgpu_simulation_rate = 1849 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 595354.687500 (ms)
Result stored in result.txt
