#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002b4ba343e00 .scope module, "ASYNC_FIFO" "ASYNC_FIFO" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_000002b4ba343f90 .param/l "Address" 0 2 10, +C4<00000000000000000000000000000011>;
P_000002b4ba343fc8 .param/l "Data_width" 0 2 8, +C4<00000000000000000000000000001000>;
P_000002b4ba344000 .param/l "Depth" 0 2 9, +C4<00000000000000000000000000001000>;
P_000002b4ba344038 .param/l "NUM_STAGES" 0 2 11, +C4<00000000000000000000000000000010>;
v000002b4ba3bfa70_0 .net "R2q_wptr_internal", 3 0, v000002b4ba36ad80_0;  1 drivers
v000002b4ba3bf430_0 .net "Radder_internal", 2 0, L_000002b4ba3bf610;  1 drivers
o000002b4ba36d2e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b4ba3bf750_0 .net "Rclk", 0 0, o000002b4ba36d2e8;  0 drivers
v000002b4ba3c05b0_0 .net "Rdata", 7 0, v000002b4ba36a880_0;  1 drivers
v000002b4ba3c0010_0 .net "Rempty", 0 0, v000002b4ba3c06f0_0;  1 drivers
v000002b4ba3c0830_0 .net "Rempty_flag_internal", 0 0, v000002b4ba3c0b50_0;  1 drivers
o000002b4ba36d978 .functor BUFZ 1, C4<z>; HiZ drive
v000002b4ba3c08d0_0 .net "Rinc", 0 0, o000002b4ba36d978;  0 drivers
v000002b4ba3bfb10_0 .net "Rptr_internal", 3 0, v000002b4ba3c0fb0_0;  1 drivers
o000002b4ba36d318 .functor BUFZ 1, C4<z>; HiZ drive
v000002b4ba3bf890_0 .net "Rrst", 0 0, o000002b4ba36d318;  0 drivers
v000002b4ba3c1050_0 .net "Wadder_internal", 2 0, L_000002b4ba3c0e70;  1 drivers
o000002b4ba36d078 .functor BUFZ 1, C4<z>; HiZ drive
v000002b4ba3c01f0_0 .net "Wclk", 0 0, o000002b4ba36d078;  0 drivers
v000002b4ba3bf2f0_0 .net "Wclken_internal", 0 0, v000002b4ba36ab00_0;  1 drivers
v000002b4ba3c0d30_0 .net "Wfull", 0 0, v000002b4ba3c0a10_0;  1 drivers
o000002b4ba36d588 .functor BUFZ 1, C4<z>; HiZ drive
v000002b4ba3bf570_0 .net "Winc", 0 0, o000002b4ba36d588;  0 drivers
v000002b4ba3c0290_0 .net "Wptr_internal", 3 0, v000002b4ba3bf390_0;  1 drivers
v000002b4ba3c0330_0 .net "Wq2_rptr_internal", 3 0, v000002b4ba36a1a0_0;  1 drivers
o000002b4ba36d708 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002b4ba3bfbb0_0 .net "Wrdata", 7 0, o000002b4ba36d708;  0 drivers
o000002b4ba36d0a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002b4ba3c0dd0_0 .net "Wrst", 0 0, o000002b4ba36d0a8;  0 drivers
S_000002b4ba34fc10 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 2 97, 3 1 0, S_000002b4ba343e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_000002b4ba448d20 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_000002b4ba448d58 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v000002b4ba36ae20_0 .net "ASYNC", 3 0, v000002b4ba3c0fb0_0;  alias, 1 drivers
v000002b4ba36a920_0 .net "CLK", 0 0, o000002b4ba36d078;  alias, 0 drivers
v000002b4ba36a9c0_0 .net "RST", 0 0, o000002b4ba36d0a8;  alias, 0 drivers
v000002b4ba36a1a0_0 .var "SYNC", 3 0;
v000002b4ba36a420_0 .var/i "i", 31 0;
v000002b4ba36aec0 .array "sync_reg", 0 3, 1 0;
v000002b4ba36aec0_0 .array/port v000002b4ba36aec0, 0;
v000002b4ba36aec0_1 .array/port v000002b4ba36aec0, 1;
v000002b4ba36aec0_2 .array/port v000002b4ba36aec0, 2;
v000002b4ba36aec0_3 .array/port v000002b4ba36aec0, 3;
E_000002b4ba368b90 .event anyedge, v000002b4ba36aec0_0, v000002b4ba36aec0_1, v000002b4ba36aec0_2, v000002b4ba36aec0_3;
E_000002b4ba368dd0/0 .event negedge, v000002b4ba36a9c0_0;
E_000002b4ba368dd0/1 .event posedge, v000002b4ba36a920_0;
E_000002b4ba368dd0 .event/or E_000002b4ba368dd0/0, E_000002b4ba368dd0/1;
S_000002b4ba34fda0 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 2 110, 3 1 0, S_000002b4ba343e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_000002b4ba448620 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_000002b4ba448658 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v000002b4ba36a4c0_0 .net "ASYNC", 3 0, v000002b4ba3bf390_0;  alias, 1 drivers
v000002b4ba36a560_0 .net "CLK", 0 0, o000002b4ba36d2e8;  alias, 0 drivers
v000002b4ba36a7e0_0 .net "RST", 0 0, o000002b4ba36d318;  alias, 0 drivers
v000002b4ba36ad80_0 .var "SYNC", 3 0;
v000002b4ba36af60_0 .var/i "i", 31 0;
v000002b4ba36a600 .array "sync_reg", 0 3, 1 0;
v000002b4ba36a600_0 .array/port v000002b4ba36a600, 0;
v000002b4ba36a600_1 .array/port v000002b4ba36a600, 1;
v000002b4ba36a600_2 .array/port v000002b4ba36a600, 2;
v000002b4ba36a600_3 .array/port v000002b4ba36a600, 3;
E_000002b4ba3686d0 .event anyedge, v000002b4ba36a600_0, v000002b4ba36a600_1, v000002b4ba36a600_2, v000002b4ba36a600_3;
E_000002b4ba3682d0/0 .event negedge, v000002b4ba36a7e0_0;
E_000002b4ba3682d0/1 .event posedge, v000002b4ba36a560_0;
E_000002b4ba3682d0 .event/or E_000002b4ba3682d0/0, E_000002b4ba3682d0/1;
S_000002b4ba349bf0 .scope module, "Clogic" "Comb_logic" 2 53, 4 1 0, S_000002b4ba343e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v000002b4ba36ab00_0 .var "Wclken", 0 0;
v000002b4ba36a6a0_0 .net "Wfull", 0 0, v000002b4ba3c0a10_0;  alias, 1 drivers
v000002b4ba36aba0_0 .net "Winc", 0 0, o000002b4ba36d588;  alias, 0 drivers
E_000002b4ba368290 .event anyedge, v000002b4ba36aba0_0, v000002b4ba36a6a0_0;
S_000002b4ba349d80 .scope module, "FIFO_MEM" "FIFO_MEMORY" 2 66, 5 1 0, S_000002b4ba343e00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rempty_flag";
    .port_info 7 /INPUT 1 "Rclk";
P_000002b4ba349f10 .param/l "Address" 0 5 5, +C4<00000000000000000000000000000011>;
P_000002b4ba349f48 .param/l "Data_width" 0 5 3, +C4<00000000000000000000000000001000>;
P_000002b4ba349f80 .param/l "Depth" 0 5 4, +C4<00000000000000000000000000001000>;
v000002b4ba36a740 .array "MEM", 0 7, 7 0;
v000002b4ba36a100_0 .net "Radder", 2 0, L_000002b4ba3bf610;  alias, 1 drivers
v000002b4ba36a060_0 .net "Rclk", 0 0, o000002b4ba36d2e8;  alias, 0 drivers
v000002b4ba36a880_0 .var "Rdata", 7 0;
v000002b4ba36aa60_0 .net "Rempty_flag", 0 0, v000002b4ba3c0b50_0;  alias, 1 drivers
v000002b4ba36ac40_0 .net "Wadder", 2 0, L_000002b4ba3c0e70;  alias, 1 drivers
v000002b4ba3c0790_0 .net "Wclk", 0 0, o000002b4ba36d078;  alias, 0 drivers
v000002b4ba3c0470_0 .net "Wclken", 0 0, v000002b4ba36ab00_0;  alias, 1 drivers
v000002b4ba3bfe30_0 .net "Wrdata", 7 0, o000002b4ba36d708;  alias, 0 drivers
E_000002b4ba368b50 .event posedge, v000002b4ba36a560_0;
E_000002b4ba368310 .event posedge, v000002b4ba36a920_0;
S_000002b4ba35dc70 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 2 80, 6 1 0, S_000002b4ba343e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 4 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 4 "Rptr";
P_000002b4ba368e90 .param/l "Address" 0 6 1, +C4<00000000000000000000000000000011>;
v000002b4ba3c0ab0_0 .net "R2q_wptr", 3 0, v000002b4ba36ad80_0;  alias, 1 drivers
v000002b4ba3c0650_0 .net "Radder", 2 0, L_000002b4ba3bf610;  alias, 1 drivers
v000002b4ba3bfed0_0 .var "Radder_binary_current", 3 0;
v000002b4ba3c0970_0 .var "Radder_binary_next", 3 0;
v000002b4ba3bf4d0_0 .var "Radder_gray_next", 3 0;
v000002b4ba3c0f10_0 .net "Rclk", 0 0, o000002b4ba36d2e8;  alias, 0 drivers
v000002b4ba3c06f0_0 .var "Rempty", 0 0;
v000002b4ba3c0b50_0 .var "Rempty_flag", 0 0;
v000002b4ba3c0bf0_0 .net "Rinc", 0 0, o000002b4ba36d978;  alias, 0 drivers
v000002b4ba3c0fb0_0 .var "Rptr", 3 0;
v000002b4ba3bf1b0_0 .net "Rrst", 0 0, o000002b4ba36d318;  alias, 0 drivers
E_000002b4ba368c90 .event anyedge, v000002b4ba3bfed0_0, v000002b4ba3c0bf0_0, v000002b4ba3c06f0_0, v000002b4ba3c0970_0;
L_000002b4ba3bf610 .part v000002b4ba3bfed0_0, 0, 3;
S_000002b4ba35de00 .scope module, "FIFO_WPTRFULL" "FIFO_wptr_wfull" 2 42, 7 26 0, S_000002b4ba343e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 4 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 4 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_000002b4ba368c10 .param/l "Address" 0 7 27, +C4<00000000000000000000000000000011>;
v000002b4ba3c0150_0 .net "Wadder", 2 0, L_000002b4ba3c0e70;  alias, 1 drivers
v000002b4ba3c0510_0 .var "Wadder_binary_current", 3 0;
v000002b4ba3bfc50_0 .var "Wadder_binary_next", 3 0;
v000002b4ba3bf250_0 .var "Wadder_gray_next", 3 0;
v000002b4ba3c03d0_0 .net "Wclk", 0 0, o000002b4ba36d078;  alias, 0 drivers
v000002b4ba3c0a10_0 .var "Wfull", 0 0;
v000002b4ba3bf6b0_0 .net "Winc", 0 0, o000002b4ba36d588;  alias, 0 drivers
v000002b4ba3bf390_0 .var "Wptr", 3 0;
v000002b4ba3bfd90_0 .net "Wq2_rptr", 3 0, v000002b4ba36a1a0_0;  alias, 1 drivers
v000002b4ba3c0c90_0 .net "Wrst", 0 0, o000002b4ba36d0a8;  alias, 0 drivers
E_000002b4ba368650 .event anyedge, v000002b4ba3c0510_0, v000002b4ba36aba0_0, v000002b4ba36a6a0_0, v000002b4ba3bfc50_0;
L_000002b4ba3c0e70 .part v000002b4ba3c0510_0, 0, 3;
    .scope S_000002b4ba35de00;
T_0 ;
    %wait E_000002b4ba368650;
    %load/vec4 v000002b4ba3c0510_0;
    %load/vec4 v000002b4ba3bf6b0_0;
    %pad/u 4;
    %load/vec4 v000002b4ba3c0a10_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v000002b4ba3bfc50_0, 0, 4;
    %load/vec4 v000002b4ba3bfc50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000002b4ba3bfc50_0;
    %xor;
    %store/vec4 v000002b4ba3bf250_0, 0, 4;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002b4ba35de00;
T_1 ;
    %wait E_000002b4ba368dd0;
    %load/vec4 v000002b4ba3c0c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b4ba3c0510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b4ba3bf390_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002b4ba3bfc50_0;
    %assign/vec4 v000002b4ba3c0510_0, 0;
    %load/vec4 v000002b4ba3bf250_0;
    %assign/vec4 v000002b4ba3bf390_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002b4ba35de00;
T_2 ;
    %wait E_000002b4ba368dd0;
    %load/vec4 v000002b4ba3c0c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b4ba3c0a10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002b4ba3bf250_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000002b4ba3bfd90_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.3, 4;
    %load/vec4 v000002b4ba3bf250_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000002b4ba3bfd90_0;
    %parti/s 1, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v000002b4ba3bf250_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000002b4ba3bfd90_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %assign/vec4 v000002b4ba3c0a10_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002b4ba349bf0;
T_3 ;
    %wait E_000002b4ba368290;
    %load/vec4 v000002b4ba36aba0_0;
    %load/vec4 v000002b4ba36a6a0_0;
    %inv;
    %and;
    %store/vec4 v000002b4ba36ab00_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002b4ba349d80;
T_4 ;
    %wait E_000002b4ba368310;
    %load/vec4 v000002b4ba3c0470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002b4ba3bfe30_0;
    %load/vec4 v000002b4ba36ac40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b4ba36a740, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002b4ba349d80;
T_5 ;
    %wait E_000002b4ba368b50;
    %load/vec4 v000002b4ba36aa60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002b4ba36a100_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002b4ba36a740, 4;
    %assign/vec4 v000002b4ba36a880_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002b4ba35dc70;
T_6 ;
    %wait E_000002b4ba368c90;
    %load/vec4 v000002b4ba3bfed0_0;
    %load/vec4 v000002b4ba3c0bf0_0;
    %pad/u 4;
    %load/vec4 v000002b4ba3c06f0_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v000002b4ba3c0970_0, 0, 4;
    %load/vec4 v000002b4ba3c0970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000002b4ba3c0970_0;
    %xor;
    %store/vec4 v000002b4ba3bf4d0_0, 0, 4;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002b4ba35dc70;
T_7 ;
    %wait E_000002b4ba3682d0;
    %load/vec4 v000002b4ba3bf1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b4ba3bfed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b4ba3c0fb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002b4ba3c0970_0;
    %assign/vec4 v000002b4ba3bfed0_0, 0;
    %load/vec4 v000002b4ba3bf4d0_0;
    %assign/vec4 v000002b4ba3c0fb0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002b4ba35dc70;
T_8 ;
    %wait E_000002b4ba3682d0;
    %load/vec4 v000002b4ba3bf1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b4ba3c06f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002b4ba3bf4d0_0;
    %load/vec4 v000002b4ba3c0ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002b4ba3c06f0_0, 0;
    %load/vec4 v000002b4ba3bf4d0_0;
    %load/vec4 v000002b4ba3c0ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002b4ba3c0b50_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002b4ba34fc10;
T_9 ;
    %wait E_000002b4ba368dd0;
    %load/vec4 v000002b4ba36a9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4ba36a420_0, 0, 32;
T_9.2 ;
    %load/vec4 v000002b4ba36a420_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000002b4ba36a420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b4ba36aec0, 0, 4;
    %load/vec4 v000002b4ba36a420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b4ba36a420_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4ba36a420_0, 0, 32;
T_9.4 ;
    %load/vec4 v000002b4ba36a420_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_9.5, 5;
    %ix/getv/s 4, v000002b4ba36a420_0;
    %load/vec4a v000002b4ba36aec0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000002b4ba36ae20_0;
    %load/vec4 v000002b4ba36a420_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000002b4ba36a420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b4ba36aec0, 0, 4;
    %load/vec4 v000002b4ba36a420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b4ba36a420_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002b4ba34fc10;
T_10 ;
    %wait E_000002b4ba368b90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4ba36a420_0, 0, 32;
T_10.0 ;
    %load/vec4 v000002b4ba36a420_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_10.1, 5;
    %ix/getv/s 4, v000002b4ba36a420_0;
    %load/vec4a v000002b4ba36aec0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000002b4ba36a420_0;
    %store/vec4 v000002b4ba36a1a0_0, 4, 1;
    %load/vec4 v000002b4ba36a420_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b4ba36a420_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002b4ba34fda0;
T_11 ;
    %wait E_000002b4ba3682d0;
    %load/vec4 v000002b4ba36a7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4ba36af60_0, 0, 32;
T_11.2 ;
    %load/vec4 v000002b4ba36af60_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000002b4ba36af60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b4ba36a600, 0, 4;
    %load/vec4 v000002b4ba36af60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b4ba36af60_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4ba36af60_0, 0, 32;
T_11.4 ;
    %load/vec4 v000002b4ba36af60_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_11.5, 5;
    %ix/getv/s 4, v000002b4ba36af60_0;
    %load/vec4a v000002b4ba36a600, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000002b4ba36a4c0_0;
    %load/vec4 v000002b4ba36af60_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000002b4ba36af60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b4ba36a600, 0, 4;
    %load/vec4 v000002b4ba36af60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b4ba36af60_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002b4ba34fda0;
T_12 ;
    %wait E_000002b4ba3686d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b4ba36af60_0, 0, 32;
T_12.0 ;
    %load/vec4 v000002b4ba36af60_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %ix/getv/s 4, v000002b4ba36af60_0;
    %load/vec4a v000002b4ba36a600, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000002b4ba36af60_0;
    %store/vec4 v000002b4ba36ad80_0, 4, 1;
    %load/vec4 v000002b4ba36af60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b4ba36af60_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ASYNC_FIFO.v";
    "./BIT_SYNC.v";
    "./Comb_logic.v";
    "./FIFO_MEMORY.v";
    "./FIFO_rptr_rempty.v";
    "./FIFO_wprt_wfull.v";
