$date
	Thu May 17 02:56:57 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module REG_FILE $end
$var wire 1 ! clk $end
$var wire 1 " we $end
$var wire 32 # wdata_rd [31:0] $end
$var wire 5 $ waddr_rd [4:0] $end
$var wire 32 % rdata_rs2 [31:0] $end
$var wire 32 & rdata_rs1 [31:0] $end
$var wire 5 ' raddr_rs2 [4:0] $end
$var wire 5 ( raddr_rs1 [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
bx '
b0 &
bx %
bx $
bx #
x"
0!
$end
#1
1"
b111 #
b1 $
#10
1!
#11
b111 %
b1 '
#12
