# Verilog-notes
Verilog 学习笔记

```Verilog
always@()begin
 
end

```
