# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: /home/eiffel/adaptive_timing_repair/artix-7/xc7a200t/xc7a200tsbg484-1/PR_BLOCK.xdc

# XDC: /home/eiffel/adaptive_timing_repair/artix-7/xc7a200t/xc7a200tsbg484-1/const.xdc

# Block Designs: bd/clockgen/clockgen.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==clockgen || ORIG_REF_NAME==clockgen} -quiet] -quiet

# IP: bd/clockgen/ip/clockgen_clk_wiz_0_0/clockgen_clk_wiz_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==clockgen_clk_wiz_0_0 || ORIG_REF_NAME==clockgen_clk_wiz_0_0} -quiet] -quiet

# XDC: /home/eiffel/adaptive_timing_repair/project_1/project_1.gen/sources_1/bd/clockgen/clockgen_ooc.xdc
