# list of hdl files for SS. 
# use one or more files for your design. 
# vhdl / verilog in separate file
# AXI
../ips/axi/src/axi_pkg.sv
../ips/axi/src/axi_atop_filter.sv
../ips/axi/src/axi_burst_splitter.sv
../ips/axi/src/axi_to_axi_lite.sv
# fifo
../ips/common_cells/src/cdc_4phase.sv
../ips/common_cells/src/cdc_reset_ctrlr_pkg.sv
../ips/common_cells/src/cdc_reset_ctrlr.sv
../ips/common_cells/src/cdc_fifo_gray_clearable.sv
# header files list
../src/include/rgb_locate.svh
../src/include/mipi_csi_data_types.svh
# memory models list
../src/rtl/isp/mem/dual_port_ram_model.sv
# memory wrapper list
../src/rtl/isp/mem/dual_port_ram_wrapper.sv
../src/rtl/isp/mem/pixel_mem_array_wrapper.sv
../src/rtl/isp/mem/yuv_mem_array_wrapper.sv
# DPHY
../src/rtl/dphy/rx_deserializer.sv
../src/rtl/dphy/rx_io_dphy_data.sv
../src/rtl/dphy/rx_io_dphy_clock.sv
../src/rtl/dphy/d_phy_top.sv
# CSI list
../src/rtl/csi/crc/crc16_parallel.sv
../src/rtl/csi/crc/crc16_top.sv
../src/rtl/csi/mipi_csi_rx_byte_aligner_m.sv
../src/rtl/csi/mipi_csi_rx_depacker.sv
../src/rtl/csi/mipi_csi_rx_header_ecc.sv
../src/rtl/csi/mipi_csi_rx_lane_aligner_m.sv
../src/rtl/csi/mipi_csi_rx_packet_decoder.sv
../src/rtl/csi/mipi_csi_rx_packet_stream_controller.sv
../src/rtl/csi/mipi_csi_rx_protocol_layer.sv
# ISP list
../src/rtl/isp/flow_control.sv
../src/rtl/isp/debayer_filter.sv
../src/rtl/isp/rgb_to_yuv.sv
../src/rtl/isp/csi_axi_master.sv
#fpga list
../src/rtl/fpga/top_csi_fpga_wrapper_sv.sv
../src/rtl/fpga/top_csi_fpga_wrapper_v.v
# top list
../src/rtl/top/camera_io_pads.v
../src/rtl/top/camera_pad_ctrl.sv
../src/rtl/top/isp_pipeline.sv
../src/rtl/top/csi_integration.sv
../src/rtl/top/mipi_camera_processor.sv
../src/rtl/top/camera_processor_wrapper.sv
../src/rtl/top/mipi_camera_processor_fpga.sv
../src/rtl/top/camera_subsystem.v
../src/rtl/top/camera_ss_wrapper.v