// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

// DATE "08/14/2014 21:46:53"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS32 (
	CLOCK_50,
	PCSrc_MEM,
	Branch_Dest_MEM,
	Instruction_ID,
	PC_Plus_4_ID);
input 	CLOCK_50;
input 	PCSrc_MEM;
input 	[31:0] Branch_Dest_MEM;
output 	[31:0] Instruction_ID;
output 	[31:0] PC_Plus_4_ID;

// Design Ports Information
// Instruction_ID[0]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[1]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[2]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[4]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[5]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[6]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[7]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[8]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[9]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[10]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[11]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[12]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[13]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[14]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[15]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[16]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[17]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[18]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[19]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[20]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[21]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[22]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[23]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[24]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[25]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[26]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[27]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[28]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[29]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[30]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[31]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[0]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[2]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[3]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[4]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[5]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[7]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[8]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[9]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[10]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[11]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[12]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[13]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[14]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[15]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[16]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[17]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[18]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[19]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[20]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[21]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[22]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[23]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[24]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[25]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[26]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[27]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[28]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[29]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[30]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_ID[31]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PCSrc_MEM	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[1]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[2]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[3]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[5]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[6]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[7]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[8]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[9]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[10]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[11]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[12]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[13]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[14]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[15]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[16]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[17]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[18]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[19]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[20]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[21]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[22]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[23]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[24]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[25]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[26]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[27]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[28]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[29]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[30]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Branch_Dest_MEM[31]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPS32_v.sdo");
// synopsys translate_on

wire \IF_PC_Mux|Next_PC_IF[12]~10_combout ;
wire \IF_PC_Mux|Next_PC_IF[13]~11_combout ;
wire \IF_PC_Mux|Next_PC_IF[15]~13_combout ;
wire \IF_PC_Mux|Next_PC_IF[18]~16_combout ;
wire \IF_PC_Mux|Next_PC_IF[19]~17_combout ;
wire \IF_PC_Mux|Next_PC_IF[22]~20_combout ;
wire \IF_PC_Mux|Next_PC_IF[25]~23_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \IF_PC_Reg|PC_IF[0]~feeder_combout ;
wire \PCSrc_MEM~combout ;
wire \IF_PC_Reg|PC_IF[1]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~0_combout ;
wire \IF_PC_Mux|Next_PC_IF[2]~0_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~1 ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~2_combout ;
wire \IF_PC_Mux|Next_PC_IF[3]~1_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~3 ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~4_combout ;
wire \IF_PC_Mux|Next_PC_IF[4]~2_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~5 ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~6_combout ;
wire \IF_PC_Mux|Next_PC_IF[5]~3_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~7 ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~8_combout ;
wire \IF_PC_Mux|Next_PC_IF[6]~4_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~9 ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~10_combout ;
wire \IF_PC_Mux|Next_PC_IF[7]~5_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout ;
wire \IF_PC_Mux|Next_PC_IF[8]~6_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~11 ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~12_combout ;
wire \IF_PC_Mux|Next_PC_IF[9]~7_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~13 ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~14_combout ;
wire \IF_PC_Mux|Next_PC_IF[10]~8_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~15 ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~16_combout ;
wire \IF_PC_Mux|Next_PC_IF[11]~9_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~17 ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~18_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~19 ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~20_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~21 ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~22_combout ;
wire \IF_PC_Mux|Next_PC_IF[14]~12_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~23 ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~24_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~25 ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~26_combout ;
wire \IF_PC_Mux|Next_PC_IF[16]~14_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~27 ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~28_combout ;
wire \IF_PC_Mux|Next_PC_IF[17]~15_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~29 ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~30_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~31 ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~32_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~33 ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~34_combout ;
wire \IF_PC_Mux|Next_PC_IF[20]~18_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~35 ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~36_combout ;
wire \IF_PC_Mux|Next_PC_IF[21]~19_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~37 ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~38_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~39 ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~40_combout ;
wire \IF_PC_Mux|Next_PC_IF[23]~21_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~41 ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~42_combout ;
wire \IF_PC_Mux|Next_PC_IF[24]~22_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~43 ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~44_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~45 ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~46_combout ;
wire \IF_PC_Mux|Next_PC_IF[26]~24_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~47 ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~48_combout ;
wire \IF_PC_Mux|Next_PC_IF[27]~25_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~49 ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~50_combout ;
wire \IF_PC_Mux|Next_PC_IF[28]~26_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~51 ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~52_combout ;
wire \IF_PC_Mux|Next_PC_IF[29]~27_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~53 ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~54_combout ;
wire \IF_PC_Mux|Next_PC_IF[30]~28_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~55 ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~56_combout ;
wire \IF_PC_Mux|Next_PC_IF[31]~29_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~57 ;
wire \IF_PC_Add|PC_Plus_4_IF[31]~58_combout ;
wire [31:0] \IF_PC_Reg|PC_IF ;
wire [31:0] \IF_ID_Pipeline_Stage|PC_Plus_4_ID ;
wire [31:0] \IF_ID_Pipeline_Stage|Instruction_ID ;
wire [31:0] \Branch_Dest_MEM~combout ;

wire [17:0] \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [13:0] \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;

assign \IF_ID_Pipeline_Stage|Instruction_ID [0] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IF_ID_Pipeline_Stage|Instruction_ID [1] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IF_ID_Pipeline_Stage|Instruction_ID [2] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IF_ID_Pipeline_Stage|Instruction_ID [3] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IF_ID_Pipeline_Stage|Instruction_ID [4] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IF_ID_Pipeline_Stage|Instruction_ID [5] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IF_ID_Pipeline_Stage|Instruction_ID [6] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IF_ID_Pipeline_Stage|Instruction_ID [7] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \IF_ID_Pipeline_Stage|Instruction_ID [8] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \IF_ID_Pipeline_Stage|Instruction_ID [9] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \IF_ID_Pipeline_Stage|Instruction_ID [10] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \IF_ID_Pipeline_Stage|Instruction_ID [11] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \IF_ID_Pipeline_Stage|Instruction_ID [12] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \IF_ID_Pipeline_Stage|Instruction_ID [13] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \IF_ID_Pipeline_Stage|Instruction_ID [14] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \IF_ID_Pipeline_Stage|Instruction_ID [15] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \IF_ID_Pipeline_Stage|Instruction_ID [16] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \IF_ID_Pipeline_Stage|Instruction_ID [17] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \IF_ID_Pipeline_Stage|Instruction_ID [18] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \IF_ID_Pipeline_Stage|Instruction_ID [19] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \IF_ID_Pipeline_Stage|Instruction_ID [20] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \IF_ID_Pipeline_Stage|Instruction_ID [21] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \IF_ID_Pipeline_Stage|Instruction_ID [22] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \IF_ID_Pipeline_Stage|Instruction_ID [23] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \IF_ID_Pipeline_Stage|Instruction_ID [24] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \IF_ID_Pipeline_Stage|Instruction_ID [25] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \IF_ID_Pipeline_Stage|Instruction_ID [26] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];
assign \IF_ID_Pipeline_Stage|Instruction_ID [27] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [9];
assign \IF_ID_Pipeline_Stage|Instruction_ID [28] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [10];
assign \IF_ID_Pipeline_Stage|Instruction_ID [29] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [11];
assign \IF_ID_Pipeline_Stage|Instruction_ID [30] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [12];
assign \IF_ID_Pipeline_Stage|Instruction_ID [31] = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [13];

// Location: LCFF_X10_Y33_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[12]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [12]));

// Location: LCFF_X10_Y33_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[13]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [13]));

// Location: LCFF_X10_Y33_N15
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[15]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [15]));

// Location: LCFF_X10_Y32_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[18]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [18]));

// Location: LCFF_X10_Y32_N21
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[19]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [19]));

// Location: LCFF_X10_Y32_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[22]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [22]));

// Location: LCFF_X10_Y32_N11
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[25]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [25]));

// Location: LCCOMB_X10_Y33_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[12]~10 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[12]~10_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [12])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[12]~20_combout )))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\Branch_Dest_MEM~combout [12]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[12]~10 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y33_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[13]~11 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[13]~11_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [13])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[13]~22_combout )))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\Branch_Dest_MEM~combout [13]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[13]~11 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y33_N14
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[15]~13 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[15]~13_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [15])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[15]~26_combout )))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\Branch_Dest_MEM~combout [15]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[15]~13 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[18]~16 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[18]~16_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [18])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[18]~32_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\Branch_Dest_MEM~combout [18]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[18]~16 .lut_mask = 16'hF5A0;
defparam \IF_PC_Mux|Next_PC_IF[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[19]~17 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[19]~17_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [19])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[19]~34_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\Branch_Dest_MEM~combout [19]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[19]~17 .lut_mask = 16'hF5A0;
defparam \IF_PC_Mux|Next_PC_IF[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[22]~20 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[22]~20_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [22])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[22]~40_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\Branch_Dest_MEM~combout [22]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[22]~20 .lut_mask = 16'hD8D8;
defparam \IF_PC_Mux|Next_PC_IF[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N10
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[25]~23 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[25]~23_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [25])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[25]~46_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(\Branch_Dest_MEM~combout [25]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[25]~23 .lut_mask = 16'hD8D8;
defparam \IF_PC_Mux|Next_PC_IF[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[8]));
// synopsys translate_off
defparam \Branch_Dest_MEM[8]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[8]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[8]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[8]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[8]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[8]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[8]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[8]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[8]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[8]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[8]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[8]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[12]));
// synopsys translate_off
defparam \Branch_Dest_MEM[12]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[12]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[12]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[12]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[12]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[12]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[12]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[12]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[12]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[12]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[12]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[12]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[13]));
// synopsys translate_off
defparam \Branch_Dest_MEM[13]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[13]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[13]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[13]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[13]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[13]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[13]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[13]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[13]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[13]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[13]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[13]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[15]));
// synopsys translate_off
defparam \Branch_Dest_MEM[15]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[15]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[15]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[15]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[15]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[15]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[15]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[15]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[15]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[15]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[15]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[15]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[18]));
// synopsys translate_off
defparam \Branch_Dest_MEM[18]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[18]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[18]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[18]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[18]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[18]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[18]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[18]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[18]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[18]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[18]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[18]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[19]));
// synopsys translate_off
defparam \Branch_Dest_MEM[19]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[19]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[19]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[19]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[19]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[19]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[19]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[19]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[19]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[19]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[19]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[19]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[22]));
// synopsys translate_off
defparam \Branch_Dest_MEM[22]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[22]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[22]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[22]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[22]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[22]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[22]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[22]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[22]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[22]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[22]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[22]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[25]));
// synopsys translate_off
defparam \Branch_Dest_MEM[25]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[25]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[25]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[25]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[25]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[25]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[25]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[25]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[25]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[25]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[25]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[25]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[26]));
// synopsys translate_off
defparam \Branch_Dest_MEM[26]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[26]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[26]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[26]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[26]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[26]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[26]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[26]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[26]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[26]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[26]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[26]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[31]));
// synopsys translate_off
defparam \Branch_Dest_MEM[31]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[31]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[31]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[31]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[31]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[31]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[31]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[31]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[31]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[31]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[31]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[31]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[0]));
// synopsys translate_off
defparam \Branch_Dest_MEM[0]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[0]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[0]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[0]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[0]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[0]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[0]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[0]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[0]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[0]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[0]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[0]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y33_N26
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[0]~feeder (
// Equation(s):
// \IF_PC_Reg|PC_IF[0]~feeder_combout  = \Branch_Dest_MEM~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Branch_Dest_MEM~combout [0]),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[0]~feeder .lut_mask = 16'hFF00;
defparam \IF_PC_Reg|PC_IF[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PCSrc_MEM~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PCSrc_MEM~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCSrc_MEM));
// synopsys translate_off
defparam \PCSrc_MEM~I .input_async_reset = "none";
defparam \PCSrc_MEM~I .input_power_up = "low";
defparam \PCSrc_MEM~I .input_register_mode = "none";
defparam \PCSrc_MEM~I .input_sync_reset = "none";
defparam \PCSrc_MEM~I .oe_async_reset = "none";
defparam \PCSrc_MEM~I .oe_power_up = "low";
defparam \PCSrc_MEM~I .oe_register_mode = "none";
defparam \PCSrc_MEM~I .oe_sync_reset = "none";
defparam \PCSrc_MEM~I .operation_mode = "input";
defparam \PCSrc_MEM~I .output_async_reset = "none";
defparam \PCSrc_MEM~I .output_power_up = "low";
defparam \PCSrc_MEM~I .output_register_mode = "none";
defparam \PCSrc_MEM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X14_Y33_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCSrc_MEM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [0]));

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[1]));
// synopsys translate_off
defparam \Branch_Dest_MEM[1]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[1]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[1]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[1]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[1]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[1]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[1]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[1]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[1]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[1]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[1]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[1]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N18
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[1]~feeder (
// Equation(s):
// \IF_PC_Reg|PC_IF[1]~feeder_combout  = \Branch_Dest_MEM~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Branch_Dest_MEM~combout [1]),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[1]~feeder .lut_mask = 16'hFF00;
defparam \IF_PC_Reg|PC_IF[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y33_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PCSrc_MEM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [1]));

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[2]));
// synopsys translate_off
defparam \Branch_Dest_MEM[2]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[2]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[2]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[2]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[2]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[2]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[2]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[2]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[2]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[2]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[2]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[2]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y33_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[2]~0 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[2]~0_combout  = \IF_PC_Reg|PC_IF [2] $ (VCC)
// \IF_PC_Add|PC_Plus_4_IF[2]~1  = CARRY(\IF_PC_Reg|PC_IF [2])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[2]~1 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .lut_mask = 16'h33CC;
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y33_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[2]~0 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[2]~0_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [2])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[2]~0_combout )))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\Branch_Dest_MEM~combout [2]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[2]~0 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y33_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [2]));

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[3]));
// synopsys translate_off
defparam \Branch_Dest_MEM[3]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[3]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[3]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[3]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[3]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[3]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[3]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[3]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[3]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[3]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[3]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[3]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y33_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[3]~2 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[3]~2_combout  = (\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Add|PC_Plus_4_IF[2]~1 )) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[3]~3  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (!\IF_PC_Reg|PC_IF [3]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[2]~1 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[3]~3 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y33_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[3]~1 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[3]~1_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [3])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[3]~2_combout )))

	.dataa(vcc),
	.datab(\Branch_Dest_MEM~combout [3]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.datad(\PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[3]~1 .lut_mask = 16'hCCF0;
defparam \IF_PC_Mux|Next_PC_IF[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y33_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[3]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [3]));

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[4]));
// synopsys translate_off
defparam \Branch_Dest_MEM[4]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[4]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[4]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[4]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[4]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[4]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[4]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[4]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[4]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[4]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[4]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[4]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y33_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[4]~4 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[4]~4_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_PC_Add|PC_Plus_4_IF[3]~3  $ (GND))) # (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Add|PC_Plus_4_IF[3]~3  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[4]~5  = CARRY((\IF_PC_Reg|PC_IF [4] & !\IF_PC_Add|PC_Plus_4_IF[3]~3 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[3]~3 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[4]~5 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[4]~2 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[4]~2_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [4])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[4]~4_combout )))

	.dataa(vcc),
	.datab(\Branch_Dest_MEM~combout [4]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.datad(\PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[4]~2 .lut_mask = 16'hCCF0;
defparam \IF_PC_Mux|Next_PC_IF[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y33_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[4]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [4]));

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[5]));
// synopsys translate_off
defparam \Branch_Dest_MEM[5]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[5]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[5]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[5]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[5]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[5]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[5]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[5]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[5]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[5]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[5]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[5]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y33_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[5]~6 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[5]~6_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Add|PC_Plus_4_IF[4]~5 )) # (!\IF_PC_Reg|PC_IF [5] & ((\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[5]~7  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (!\IF_PC_Reg|PC_IF [5]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[4]~5 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[5]~7 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N10
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[5]~3 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[5]~3_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [5])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[5]~6_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\Branch_Dest_MEM~combout [5]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[5]~3 .lut_mask = 16'hF5A0;
defparam \IF_PC_Mux|Next_PC_IF[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y33_N11
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[5]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [5]));

// Location: LCCOMB_X11_Y33_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[6]~8 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[6]~8_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Add|PC_Plus_4_IF[5]~7  $ (GND))) # (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Add|PC_Plus_4_IF[5]~7  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[6]~9  = CARRY((\IF_PC_Reg|PC_IF [6] & !\IF_PC_Add|PC_Plus_4_IF[5]~7 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[5]~7 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[6]~9 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[6]));
// synopsys translate_off
defparam \Branch_Dest_MEM[6]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[6]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[6]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[6]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[6]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[6]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[6]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[6]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[6]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[6]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[6]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[6]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y33_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[6]~4 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[6]~4_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [6]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.datad(\Branch_Dest_MEM~combout [6]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[6]~4 .lut_mask = 16'hFC30;
defparam \IF_PC_Mux|Next_PC_IF[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y33_N3
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Mux|Next_PC_IF[6]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [6]));

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[7]));
// synopsys translate_off
defparam \Branch_Dest_MEM[7]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[7]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[7]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[7]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[7]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[7]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[7]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[7]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[7]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[7]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[7]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[7]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y33_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[7]~10 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[7]~10_combout  = (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Add|PC_Plus_4_IF[6]~9 )) # (!\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[7]~11  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (!\IF_PC_Reg|PC_IF [7]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[6]~9 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[7]~11 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[7]~5 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[7]~5_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [7])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[7]~10_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\Branch_Dest_MEM~combout [7]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[7]~5 .lut_mask = 16'hF5A0;
defparam \IF_PC_Mux|Next_PC_IF[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y33_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[7]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [7]));

// Location: M4K_X13_Y32
cycloneii_ram_block \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\IF_PC_Reg|PC_IF [7],\IF_PC_Reg|PC_IF [6],\IF_PC_Reg|PC_IF [5],\IF_PC_Reg|PC_IF [4],\IF_PC_Reg|PC_IF [3],\IF_PC_Reg|PC_IF [2],\IF_PC_Reg|PC_IF [1],\IF_PC_Reg|PC_IF [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ALTSYNCRAM";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200006400180005C00160005400140004C00120004400100002400080001C00060001400040000C0002000040000;
// synopsys translate_on

// Location: M4K_X13_Y33
cycloneii_ram_block \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(14'b00000000000000),
	.portaaddr({\IF_PC_Reg|PC_IF [7],\IF_PC_Reg|PC_IF [6],\IF_PC_Reg|PC_IF [5],\IF_PC_Reg|PC_IF [4],\IF_PC_Reg|PC_IF [3],\IF_PC_Reg|PC_IF [2],\IF_PC_Reg|PC_IF [1],\IF_PC_Reg|PC_IF [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .init_file = "db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ALTSYNCRAM";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 8;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 14;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 255;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 256;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 8;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 14;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015405501540550154055015405501540550154055015405501540550044411104441110440;
// synopsys translate_on

// Location: LCCOMB_X14_Y33_N24
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout  = \IF_PC_Reg|PC_IF [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y33_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]));

// Location: LCCOMB_X12_Y33_N16
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder_combout  = \IF_PC_Reg|PC_IF [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [1]),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y33_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [1]));

// Location: LCCOMB_X10_Y33_N16
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[2]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y33_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]));

// Location: LCFF_X11_Y33_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]));

// Location: LCFF_X11_Y33_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]));

// Location: LCFF_X11_Y33_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]));

// Location: LCFF_X11_Y33_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]));

// Location: LCFF_X11_Y33_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]));

// Location: LCCOMB_X10_Y33_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[8]~6 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[8]~6_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [8])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[8]~12_combout )))

	.dataa(\Branch_Dest_MEM~combout [8]),
	.datab(\PCSrc_MEM~combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[8]~6 .lut_mask = 16'hB8B8;
defparam \IF_PC_Mux|Next_PC_IF[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y33_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[8]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [8]));

// Location: LCCOMB_X11_Y33_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[8]~12 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[8]~12_combout  = (\IF_PC_Reg|PC_IF [8] & (\IF_PC_Add|PC_Plus_4_IF[7]~11  $ (GND))) # (!\IF_PC_Reg|PC_IF [8] & (!\IF_PC_Add|PC_Plus_4_IF[7]~11  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[8]~13  = CARRY((\IF_PC_Reg|PC_IF [8] & !\IF_PC_Add|PC_Plus_4_IF[7]~11 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[7]~11 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[8]~13 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y33_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]));

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[9]));
// synopsys translate_off
defparam \Branch_Dest_MEM[9]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[9]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[9]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[9]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[9]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[9]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[9]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[9]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[9]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[9]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[9]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[9]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y33_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[9]~7 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[9]~7_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [9]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.datab(\Branch_Dest_MEM~combout [9]),
	.datac(\PCSrc_MEM~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[9]~7 .lut_mask = 16'hCACA;
defparam \IF_PC_Mux|Next_PC_IF[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y33_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[9]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [9]));

// Location: LCCOMB_X11_Y33_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[9]~14 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[9]~14_combout  = (\IF_PC_Reg|PC_IF [9] & (!\IF_PC_Add|PC_Plus_4_IF[8]~13 )) # (!\IF_PC_Reg|PC_IF [9] & ((\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[9]~15  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (!\IF_PC_Reg|PC_IF [9]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[8]~13 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[9]~15 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y33_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]));

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[10]));
// synopsys translate_off
defparam \Branch_Dest_MEM[10]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[10]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[10]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[10]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[10]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[10]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[10]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[10]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[10]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[10]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[10]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[10]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y33_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[10]~8 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[10]~8_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [10])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[10]~16_combout )))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\Branch_Dest_MEM~combout [10]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[10]~8 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y33_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[10]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [10]));

// Location: LCCOMB_X11_Y33_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[10]~16 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[10]~16_combout  = (\IF_PC_Reg|PC_IF [10] & (\IF_PC_Add|PC_Plus_4_IF[9]~15  $ (GND))) # (!\IF_PC_Reg|PC_IF [10] & (!\IF_PC_Add|PC_Plus_4_IF[9]~15  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[10]~17  = CARRY((\IF_PC_Reg|PC_IF [10] & !\IF_PC_Add|PC_Plus_4_IF[9]~15 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[9]~15 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[10]~17 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y33_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]));

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[11]));
// synopsys translate_off
defparam \Branch_Dest_MEM[11]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[11]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[11]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[11]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[11]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[11]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[11]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[11]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[11]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[11]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[11]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[11]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y33_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[11]~9 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[11]~9_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [11])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[11]~18_combout )))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\Branch_Dest_MEM~combout [11]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[11]~9 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y33_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[11]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [11]));

// Location: LCCOMB_X11_Y33_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[11]~18 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[11]~18_combout  = (\IF_PC_Reg|PC_IF [11] & (!\IF_PC_Add|PC_Plus_4_IF[10]~17 )) # (!\IF_PC_Reg|PC_IF [11] & ((\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[11]~19  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (!\IF_PC_Reg|PC_IF [11]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[10]~17 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[11]~19 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y33_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]));

// Location: LCCOMB_X11_Y33_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[12]~20 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[12]~20_combout  = (\IF_PC_Reg|PC_IF [12] & (\IF_PC_Add|PC_Plus_4_IF[11]~19  $ (GND))) # (!\IF_PC_Reg|PC_IF [12] & (!\IF_PC_Add|PC_Plus_4_IF[11]~19  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[12]~21  = CARRY((\IF_PC_Reg|PC_IF [12] & !\IF_PC_Add|PC_Plus_4_IF[11]~19 ))

	.dataa(\IF_PC_Reg|PC_IF [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[11]~19 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[12]~21 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y33_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]));

// Location: LCCOMB_X11_Y33_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[13]~22 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[13]~22_combout  = (\IF_PC_Reg|PC_IF [13] & (!\IF_PC_Add|PC_Plus_4_IF[12]~21 )) # (!\IF_PC_Reg|PC_IF [13] & ((\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[13]~23  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (!\IF_PC_Reg|PC_IF [13]))

	.dataa(\IF_PC_Reg|PC_IF [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[12]~21 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[13]~23 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y33_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]));

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[14]));
// synopsys translate_off
defparam \Branch_Dest_MEM[14]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[14]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[14]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[14]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[14]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[14]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[14]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[14]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[14]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[14]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[14]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[14]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y33_N28
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[14]~12 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[14]~12_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [14]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.datab(\Branch_Dest_MEM~combout [14]),
	.datac(\PCSrc_MEM~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[14]~12 .lut_mask = 16'hCACA;
defparam \IF_PC_Mux|Next_PC_IF[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y33_N29
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[14]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [14]));

// Location: LCCOMB_X11_Y33_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[14]~24 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[14]~24_combout  = (\IF_PC_Reg|PC_IF [14] & (\IF_PC_Add|PC_Plus_4_IF[13]~23  $ (GND))) # (!\IF_PC_Reg|PC_IF [14] & (!\IF_PC_Add|PC_Plus_4_IF[13]~23  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[14]~25  = CARRY((\IF_PC_Reg|PC_IF [14] & !\IF_PC_Add|PC_Plus_4_IF[13]~23 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[13]~23 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[14]~25 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y33_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]));

// Location: LCCOMB_X11_Y33_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[15]~26 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[15]~26_combout  = (\IF_PC_Reg|PC_IF [15] & (!\IF_PC_Add|PC_Plus_4_IF[14]~25 )) # (!\IF_PC_Reg|PC_IF [15] & ((\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[15]~27  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (!\IF_PC_Reg|PC_IF [15]))

	.dataa(\IF_PC_Reg|PC_IF [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[14]~25 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[15]~27 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y33_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]));

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[16]));
// synopsys translate_off
defparam \Branch_Dest_MEM[16]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[16]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[16]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[16]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[16]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[16]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[16]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[16]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[16]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[16]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[16]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[16]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[16]~14 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[16]~14_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [16])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[16]~28_combout )))

	.dataa(vcc),
	.datab(\Branch_Dest_MEM~combout [16]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.datad(\PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[16]~14 .lut_mask = 16'hCCF0;
defparam \IF_PC_Mux|Next_PC_IF[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y33_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[16]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [16]));

// Location: LCCOMB_X11_Y33_N30
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[16]~28 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[16]~28_combout  = (\IF_PC_Reg|PC_IF [16] & (\IF_PC_Add|PC_Plus_4_IF[15]~27  $ (GND))) # (!\IF_PC_Reg|PC_IF [16] & (!\IF_PC_Add|PC_Plus_4_IF[15]~27  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[16]~29  = CARRY((\IF_PC_Reg|PC_IF [16] & !\IF_PC_Add|PC_Plus_4_IF[15]~27 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[15]~27 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[16]~29 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y33_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]));

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[17]));
// synopsys translate_off
defparam \Branch_Dest_MEM[17]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[17]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[17]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[17]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[17]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[17]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[17]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[17]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[17]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[17]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[17]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[17]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N16
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[17]~15 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[17]~15_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [17]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.datad(\Branch_Dest_MEM~combout [17]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[17]~15 .lut_mask = 16'hFA50;
defparam \IF_PC_Mux|Next_PC_IF[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y32_N17
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[17]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [17]));

// Location: LCCOMB_X11_Y32_N0
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[17]~30 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[17]~30_combout  = (\IF_PC_Reg|PC_IF [17] & (!\IF_PC_Add|PC_Plus_4_IF[16]~29 )) # (!\IF_PC_Reg|PC_IF [17] & ((\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[17]~31  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (!\IF_PC_Reg|PC_IF [17]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[16]~29 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[17]~31 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]));

// Location: LCCOMB_X11_Y32_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[18]~32 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[18]~32_combout  = (\IF_PC_Reg|PC_IF [18] & (\IF_PC_Add|PC_Plus_4_IF[17]~31  $ (GND))) # (!\IF_PC_Reg|PC_IF [18] & (!\IF_PC_Add|PC_Plus_4_IF[17]~31  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[18]~33  = CARRY((\IF_PC_Reg|PC_IF [18] & !\IF_PC_Add|PC_Plus_4_IF[17]~31 ))

	.dataa(\IF_PC_Reg|PC_IF [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[17]~31 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[18]~33 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]));

// Location: LCCOMB_X11_Y32_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[19]~34 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[19]~34_combout  = (\IF_PC_Reg|PC_IF [19] & (!\IF_PC_Add|PC_Plus_4_IF[18]~33 )) # (!\IF_PC_Reg|PC_IF [19] & ((\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[19]~35  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (!\IF_PC_Reg|PC_IF [19]))

	.dataa(\IF_PC_Reg|PC_IF [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[18]~33 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[19]~35 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]));

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[20]));
// synopsys translate_off
defparam \Branch_Dest_MEM[20]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[20]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[20]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[20]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[20]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[20]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[20]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[20]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[20]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[20]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[20]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[20]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[20]~18 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[20]~18_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [20])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[20]~36_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\Branch_Dest_MEM~combout [20]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[20]~18 .lut_mask = 16'hF5A0;
defparam \IF_PC_Mux|Next_PC_IF[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y32_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[20]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [20]));

// Location: LCCOMB_X11_Y32_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[20]~36 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[20]~36_combout  = (\IF_PC_Reg|PC_IF [20] & (\IF_PC_Add|PC_Plus_4_IF[19]~35  $ (GND))) # (!\IF_PC_Reg|PC_IF [20] & (!\IF_PC_Add|PC_Plus_4_IF[19]~35  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[20]~37  = CARRY((\IF_PC_Reg|PC_IF [20] & !\IF_PC_Add|PC_Plus_4_IF[19]~35 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[19]~35 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[20]~37 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]));

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[21]));
// synopsys translate_off
defparam \Branch_Dest_MEM[21]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[21]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[21]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[21]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[21]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[21]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[21]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[21]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[21]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[21]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[21]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[21]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[21]~19 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[21]~19_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [21])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[21]~38_combout )))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\Branch_Dest_MEM~combout [21]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[21]~19 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y32_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[21]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [21]));

// Location: LCCOMB_X11_Y32_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[21]~38 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[21]~38_combout  = (\IF_PC_Reg|PC_IF [21] & (!\IF_PC_Add|PC_Plus_4_IF[20]~37 )) # (!\IF_PC_Reg|PC_IF [21] & ((\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[21]~39  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (!\IF_PC_Reg|PC_IF [21]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[20]~37 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[21]~39 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]));

// Location: LCCOMB_X11_Y32_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[22]~40 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[22]~40_combout  = (\IF_PC_Reg|PC_IF [22] & (\IF_PC_Add|PC_Plus_4_IF[21]~39  $ (GND))) # (!\IF_PC_Reg|PC_IF [22] & (!\IF_PC_Add|PC_Plus_4_IF[21]~39  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[22]~41  = CARRY((\IF_PC_Reg|PC_IF [22] & !\IF_PC_Add|PC_Plus_4_IF[21]~39 ))

	.dataa(\IF_PC_Reg|PC_IF [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[21]~39 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[22]~41 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]));

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[23]));
// synopsys translate_off
defparam \Branch_Dest_MEM[23]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[23]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[23]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[23]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[23]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[23]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[23]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[23]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[23]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[23]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[23]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[23]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[23]~21 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[23]~21_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [23]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.datad(\Branch_Dest_MEM~combout [23]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[23]~21 .lut_mask = 16'hFA50;
defparam \IF_PC_Mux|Next_PC_IF[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y32_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[23]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [23]));

// Location: LCCOMB_X11_Y32_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[23]~42 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[23]~42_combout  = (\IF_PC_Reg|PC_IF [23] & (!\IF_PC_Add|PC_Plus_4_IF[22]~41 )) # (!\IF_PC_Reg|PC_IF [23] & ((\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[23]~43  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (!\IF_PC_Reg|PC_IF [23]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[22]~41 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[23]~43 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]));

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[24]));
// synopsys translate_off
defparam \Branch_Dest_MEM[24]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[24]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[24]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[24]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[24]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[24]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[24]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[24]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[24]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[24]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[24]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[24]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[24]~22 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[24]~22_combout  = (\PCSrc_MEM~combout  & ((\Branch_Dest_MEM~combout [24]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.datad(\Branch_Dest_MEM~combout [24]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[24]~22 .lut_mask = 16'hFA50;
defparam \IF_PC_Mux|Next_PC_IF[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y32_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[24]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [24]));

// Location: LCCOMB_X11_Y32_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[24]~44 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[24]~44_combout  = (\IF_PC_Reg|PC_IF [24] & (\IF_PC_Add|PC_Plus_4_IF[23]~43  $ (GND))) # (!\IF_PC_Reg|PC_IF [24] & (!\IF_PC_Add|PC_Plus_4_IF[23]~43  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[24]~45  = CARRY((\IF_PC_Reg|PC_IF [24] & !\IF_PC_Add|PC_Plus_4_IF[23]~43 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[23]~43 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[24]~45 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]));

// Location: LCCOMB_X11_Y32_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[25]~46 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[25]~46_combout  = (\IF_PC_Reg|PC_IF [25] & (!\IF_PC_Add|PC_Plus_4_IF[24]~45 )) # (!\IF_PC_Reg|PC_IF [25] & ((\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[25]~47  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (!\IF_PC_Reg|PC_IF [25]))

	.dataa(\IF_PC_Reg|PC_IF [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[24]~45 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[25]~47 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]));

// Location: LCCOMB_X10_Y32_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[26]~24 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[26]~24_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [26])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout )))

	.dataa(\Branch_Dest_MEM~combout [26]),
	.datab(vcc),
	.datac(\PCSrc_MEM~combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[26]~24 .lut_mask = 16'hAFA0;
defparam \IF_PC_Mux|Next_PC_IF[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y32_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[26]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [26]));

// Location: LCCOMB_X11_Y32_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[26]~48 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[26]~48_combout  = (\IF_PC_Reg|PC_IF [26] & (\IF_PC_Add|PC_Plus_4_IF[25]~47  $ (GND))) # (!\IF_PC_Reg|PC_IF [26] & (!\IF_PC_Add|PC_Plus_4_IF[25]~47  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[26]~49  = CARRY((\IF_PC_Reg|PC_IF [26] & !\IF_PC_Add|PC_Plus_4_IF[25]~47 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[25]~47 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[26]~49 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]));

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[27]));
// synopsys translate_off
defparam \Branch_Dest_MEM[27]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[27]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[27]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[27]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[27]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[27]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[27]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[27]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[27]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[27]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[27]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[27]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[27]~25 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[27]~25_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [27])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[27]~50_combout )))

	.dataa(\PCSrc_MEM~combout ),
	.datab(vcc),
	.datac(\Branch_Dest_MEM~combout [27]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[27]~25 .lut_mask = 16'hF5A0;
defparam \IF_PC_Mux|Next_PC_IF[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y32_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[27]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [27]));

// Location: LCCOMB_X11_Y32_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[27]~50 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[27]~50_combout  = (\IF_PC_Reg|PC_IF [27] & (!\IF_PC_Add|PC_Plus_4_IF[26]~49 )) # (!\IF_PC_Reg|PC_IF [27] & ((\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[27]~51  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (!\IF_PC_Reg|PC_IF [27]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[26]~49 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[27]~51 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]));

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[28]));
// synopsys translate_off
defparam \Branch_Dest_MEM[28]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[28]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[28]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[28]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[28]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[28]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[28]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[28]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[28]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[28]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[28]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[28]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N28
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[28]~26 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[28]~26_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [28])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[28]~52_combout )))

	.dataa(vcc),
	.datab(\Branch_Dest_MEM~combout [28]),
	.datac(\PCSrc_MEM~combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[28]~26 .lut_mask = 16'hCFC0;
defparam \IF_PC_Mux|Next_PC_IF[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y32_N29
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[28]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [28]));

// Location: LCCOMB_X11_Y32_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[28]~52 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[28]~52_combout  = (\IF_PC_Reg|PC_IF [28] & (\IF_PC_Add|PC_Plus_4_IF[27]~51  $ (GND))) # (!\IF_PC_Reg|PC_IF [28] & (!\IF_PC_Add|PC_Plus_4_IF[27]~51  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[28]~53  = CARRY((\IF_PC_Reg|PC_IF [28] & !\IF_PC_Add|PC_Plus_4_IF[27]~51 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[27]~51 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[28]~53 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]));

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[29]));
// synopsys translate_off
defparam \Branch_Dest_MEM[29]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[29]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[29]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[29]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[29]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[29]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[29]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[29]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[29]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[29]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[29]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[29]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[29]~27 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[29]~27_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [29])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout )))

	.dataa(vcc),
	.datab(\Branch_Dest_MEM~combout [29]),
	.datac(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.datad(\PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[29]~27 .lut_mask = 16'hCCF0;
defparam \IF_PC_Mux|Next_PC_IF[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y32_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[29]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [29]));

// Location: LCCOMB_X11_Y32_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[29]~54 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[29]~54_combout  = (\IF_PC_Reg|PC_IF [29] & (!\IF_PC_Add|PC_Plus_4_IF[28]~53 )) # (!\IF_PC_Reg|PC_IF [29] & ((\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[29]~55  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (!\IF_PC_Reg|PC_IF [29]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[28]~53 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[29]~55 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]));

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Branch_Dest_MEM[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Branch_Dest_MEM~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_MEM[30]));
// synopsys translate_off
defparam \Branch_Dest_MEM[30]~I .input_async_reset = "none";
defparam \Branch_Dest_MEM[30]~I .input_power_up = "low";
defparam \Branch_Dest_MEM[30]~I .input_register_mode = "none";
defparam \Branch_Dest_MEM[30]~I .input_sync_reset = "none";
defparam \Branch_Dest_MEM[30]~I .oe_async_reset = "none";
defparam \Branch_Dest_MEM[30]~I .oe_power_up = "low";
defparam \Branch_Dest_MEM[30]~I .oe_register_mode = "none";
defparam \Branch_Dest_MEM[30]~I .oe_sync_reset = "none";
defparam \Branch_Dest_MEM[30]~I .operation_mode = "input";
defparam \Branch_Dest_MEM[30]~I .output_async_reset = "none";
defparam \Branch_Dest_MEM[30]~I .output_power_up = "low";
defparam \Branch_Dest_MEM[30]~I .output_register_mode = "none";
defparam \Branch_Dest_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N14
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[30]~28 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[30]~28_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [30])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[30]~56_combout )))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\Branch_Dest_MEM~combout [30]),
	.datad(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[30]~28 .lut_mask = 16'hF3C0;
defparam \IF_PC_Mux|Next_PC_IF[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y32_N15
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[30]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [30]));

// Location: LCCOMB_X11_Y32_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[30]~56 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[30]~56_combout  = (\IF_PC_Reg|PC_IF [30] & (\IF_PC_Add|PC_Plus_4_IF[29]~55  $ (GND))) # (!\IF_PC_Reg|PC_IF [30] & (!\IF_PC_Add|PC_Plus_4_IF[29]~55  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[30]~57  = CARRY((\IF_PC_Reg|PC_IF [30] & !\IF_PC_Add|PC_Plus_4_IF[29]~55 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[29]~55 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[30]~57 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]));

// Location: LCCOMB_X10_Y32_N14
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[31]~29 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[31]~29_combout  = (\PCSrc_MEM~combout  & (\Branch_Dest_MEM~combout [31])) # (!\PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[31]~58_combout )))

	.dataa(\Branch_Dest_MEM~combout [31]),
	.datab(vcc),
	.datac(\PCSrc_MEM~combout ),
	.datad(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[31]~29 .lut_mask = 16'hAFA0;
defparam \IF_PC_Mux|Next_PC_IF[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y32_N15
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[31]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [31]));

// Location: LCCOMB_X11_Y32_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[31]~58 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[31]~58_combout  = \IF_PC_Add|PC_Plus_4_IF[30]~57  $ (\IF_PC_Reg|PC_IF [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [31]),
	.cin(\IF_PC_Add|PC_Plus_4_IF[30]~57 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .lut_mask = 16'h0FF0;
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X11_Y32_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]));

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[0]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[0]));
// synopsys translate_off
defparam \Instruction_ID[0]~I .input_async_reset = "none";
defparam \Instruction_ID[0]~I .input_power_up = "low";
defparam \Instruction_ID[0]~I .input_register_mode = "none";
defparam \Instruction_ID[0]~I .input_sync_reset = "none";
defparam \Instruction_ID[0]~I .oe_async_reset = "none";
defparam \Instruction_ID[0]~I .oe_power_up = "low";
defparam \Instruction_ID[0]~I .oe_register_mode = "none";
defparam \Instruction_ID[0]~I .oe_sync_reset = "none";
defparam \Instruction_ID[0]~I .operation_mode = "output";
defparam \Instruction_ID[0]~I .output_async_reset = "none";
defparam \Instruction_ID[0]~I .output_power_up = "low";
defparam \Instruction_ID[0]~I .output_register_mode = "none";
defparam \Instruction_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[1]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[1]));
// synopsys translate_off
defparam \Instruction_ID[1]~I .input_async_reset = "none";
defparam \Instruction_ID[1]~I .input_power_up = "low";
defparam \Instruction_ID[1]~I .input_register_mode = "none";
defparam \Instruction_ID[1]~I .input_sync_reset = "none";
defparam \Instruction_ID[1]~I .oe_async_reset = "none";
defparam \Instruction_ID[1]~I .oe_power_up = "low";
defparam \Instruction_ID[1]~I .oe_register_mode = "none";
defparam \Instruction_ID[1]~I .oe_sync_reset = "none";
defparam \Instruction_ID[1]~I .operation_mode = "output";
defparam \Instruction_ID[1]~I .output_async_reset = "none";
defparam \Instruction_ID[1]~I .output_power_up = "low";
defparam \Instruction_ID[1]~I .output_register_mode = "none";
defparam \Instruction_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[2]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[2]));
// synopsys translate_off
defparam \Instruction_ID[2]~I .input_async_reset = "none";
defparam \Instruction_ID[2]~I .input_power_up = "low";
defparam \Instruction_ID[2]~I .input_register_mode = "none";
defparam \Instruction_ID[2]~I .input_sync_reset = "none";
defparam \Instruction_ID[2]~I .oe_async_reset = "none";
defparam \Instruction_ID[2]~I .oe_power_up = "low";
defparam \Instruction_ID[2]~I .oe_register_mode = "none";
defparam \Instruction_ID[2]~I .oe_sync_reset = "none";
defparam \Instruction_ID[2]~I .operation_mode = "output";
defparam \Instruction_ID[2]~I .output_async_reset = "none";
defparam \Instruction_ID[2]~I .output_power_up = "low";
defparam \Instruction_ID[2]~I .output_register_mode = "none";
defparam \Instruction_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[3]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[3]));
// synopsys translate_off
defparam \Instruction_ID[3]~I .input_async_reset = "none";
defparam \Instruction_ID[3]~I .input_power_up = "low";
defparam \Instruction_ID[3]~I .input_register_mode = "none";
defparam \Instruction_ID[3]~I .input_sync_reset = "none";
defparam \Instruction_ID[3]~I .oe_async_reset = "none";
defparam \Instruction_ID[3]~I .oe_power_up = "low";
defparam \Instruction_ID[3]~I .oe_register_mode = "none";
defparam \Instruction_ID[3]~I .oe_sync_reset = "none";
defparam \Instruction_ID[3]~I .operation_mode = "output";
defparam \Instruction_ID[3]~I .output_async_reset = "none";
defparam \Instruction_ID[3]~I .output_power_up = "low";
defparam \Instruction_ID[3]~I .output_register_mode = "none";
defparam \Instruction_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[4]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[4]));
// synopsys translate_off
defparam \Instruction_ID[4]~I .input_async_reset = "none";
defparam \Instruction_ID[4]~I .input_power_up = "low";
defparam \Instruction_ID[4]~I .input_register_mode = "none";
defparam \Instruction_ID[4]~I .input_sync_reset = "none";
defparam \Instruction_ID[4]~I .oe_async_reset = "none";
defparam \Instruction_ID[4]~I .oe_power_up = "low";
defparam \Instruction_ID[4]~I .oe_register_mode = "none";
defparam \Instruction_ID[4]~I .oe_sync_reset = "none";
defparam \Instruction_ID[4]~I .operation_mode = "output";
defparam \Instruction_ID[4]~I .output_async_reset = "none";
defparam \Instruction_ID[4]~I .output_power_up = "low";
defparam \Instruction_ID[4]~I .output_register_mode = "none";
defparam \Instruction_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[5]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[5]));
// synopsys translate_off
defparam \Instruction_ID[5]~I .input_async_reset = "none";
defparam \Instruction_ID[5]~I .input_power_up = "low";
defparam \Instruction_ID[5]~I .input_register_mode = "none";
defparam \Instruction_ID[5]~I .input_sync_reset = "none";
defparam \Instruction_ID[5]~I .oe_async_reset = "none";
defparam \Instruction_ID[5]~I .oe_power_up = "low";
defparam \Instruction_ID[5]~I .oe_register_mode = "none";
defparam \Instruction_ID[5]~I .oe_sync_reset = "none";
defparam \Instruction_ID[5]~I .operation_mode = "output";
defparam \Instruction_ID[5]~I .output_async_reset = "none";
defparam \Instruction_ID[5]~I .output_power_up = "low";
defparam \Instruction_ID[5]~I .output_register_mode = "none";
defparam \Instruction_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[6]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[6]));
// synopsys translate_off
defparam \Instruction_ID[6]~I .input_async_reset = "none";
defparam \Instruction_ID[6]~I .input_power_up = "low";
defparam \Instruction_ID[6]~I .input_register_mode = "none";
defparam \Instruction_ID[6]~I .input_sync_reset = "none";
defparam \Instruction_ID[6]~I .oe_async_reset = "none";
defparam \Instruction_ID[6]~I .oe_power_up = "low";
defparam \Instruction_ID[6]~I .oe_register_mode = "none";
defparam \Instruction_ID[6]~I .oe_sync_reset = "none";
defparam \Instruction_ID[6]~I .operation_mode = "output";
defparam \Instruction_ID[6]~I .output_async_reset = "none";
defparam \Instruction_ID[6]~I .output_power_up = "low";
defparam \Instruction_ID[6]~I .output_register_mode = "none";
defparam \Instruction_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[7]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[7]));
// synopsys translate_off
defparam \Instruction_ID[7]~I .input_async_reset = "none";
defparam \Instruction_ID[7]~I .input_power_up = "low";
defparam \Instruction_ID[7]~I .input_register_mode = "none";
defparam \Instruction_ID[7]~I .input_sync_reset = "none";
defparam \Instruction_ID[7]~I .oe_async_reset = "none";
defparam \Instruction_ID[7]~I .oe_power_up = "low";
defparam \Instruction_ID[7]~I .oe_register_mode = "none";
defparam \Instruction_ID[7]~I .oe_sync_reset = "none";
defparam \Instruction_ID[7]~I .operation_mode = "output";
defparam \Instruction_ID[7]~I .output_async_reset = "none";
defparam \Instruction_ID[7]~I .output_power_up = "low";
defparam \Instruction_ID[7]~I .output_register_mode = "none";
defparam \Instruction_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[8]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[8]));
// synopsys translate_off
defparam \Instruction_ID[8]~I .input_async_reset = "none";
defparam \Instruction_ID[8]~I .input_power_up = "low";
defparam \Instruction_ID[8]~I .input_register_mode = "none";
defparam \Instruction_ID[8]~I .input_sync_reset = "none";
defparam \Instruction_ID[8]~I .oe_async_reset = "none";
defparam \Instruction_ID[8]~I .oe_power_up = "low";
defparam \Instruction_ID[8]~I .oe_register_mode = "none";
defparam \Instruction_ID[8]~I .oe_sync_reset = "none";
defparam \Instruction_ID[8]~I .operation_mode = "output";
defparam \Instruction_ID[8]~I .output_async_reset = "none";
defparam \Instruction_ID[8]~I .output_power_up = "low";
defparam \Instruction_ID[8]~I .output_register_mode = "none";
defparam \Instruction_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[9]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[9]));
// synopsys translate_off
defparam \Instruction_ID[9]~I .input_async_reset = "none";
defparam \Instruction_ID[9]~I .input_power_up = "low";
defparam \Instruction_ID[9]~I .input_register_mode = "none";
defparam \Instruction_ID[9]~I .input_sync_reset = "none";
defparam \Instruction_ID[9]~I .oe_async_reset = "none";
defparam \Instruction_ID[9]~I .oe_power_up = "low";
defparam \Instruction_ID[9]~I .oe_register_mode = "none";
defparam \Instruction_ID[9]~I .oe_sync_reset = "none";
defparam \Instruction_ID[9]~I .operation_mode = "output";
defparam \Instruction_ID[9]~I .output_async_reset = "none";
defparam \Instruction_ID[9]~I .output_power_up = "low";
defparam \Instruction_ID[9]~I .output_register_mode = "none";
defparam \Instruction_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[10]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[10]));
// synopsys translate_off
defparam \Instruction_ID[10]~I .input_async_reset = "none";
defparam \Instruction_ID[10]~I .input_power_up = "low";
defparam \Instruction_ID[10]~I .input_register_mode = "none";
defparam \Instruction_ID[10]~I .input_sync_reset = "none";
defparam \Instruction_ID[10]~I .oe_async_reset = "none";
defparam \Instruction_ID[10]~I .oe_power_up = "low";
defparam \Instruction_ID[10]~I .oe_register_mode = "none";
defparam \Instruction_ID[10]~I .oe_sync_reset = "none";
defparam \Instruction_ID[10]~I .operation_mode = "output";
defparam \Instruction_ID[10]~I .output_async_reset = "none";
defparam \Instruction_ID[10]~I .output_power_up = "low";
defparam \Instruction_ID[10]~I .output_register_mode = "none";
defparam \Instruction_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[11]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[11]));
// synopsys translate_off
defparam \Instruction_ID[11]~I .input_async_reset = "none";
defparam \Instruction_ID[11]~I .input_power_up = "low";
defparam \Instruction_ID[11]~I .input_register_mode = "none";
defparam \Instruction_ID[11]~I .input_sync_reset = "none";
defparam \Instruction_ID[11]~I .oe_async_reset = "none";
defparam \Instruction_ID[11]~I .oe_power_up = "low";
defparam \Instruction_ID[11]~I .oe_register_mode = "none";
defparam \Instruction_ID[11]~I .oe_sync_reset = "none";
defparam \Instruction_ID[11]~I .operation_mode = "output";
defparam \Instruction_ID[11]~I .output_async_reset = "none";
defparam \Instruction_ID[11]~I .output_power_up = "low";
defparam \Instruction_ID[11]~I .output_register_mode = "none";
defparam \Instruction_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[12]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[12]));
// synopsys translate_off
defparam \Instruction_ID[12]~I .input_async_reset = "none";
defparam \Instruction_ID[12]~I .input_power_up = "low";
defparam \Instruction_ID[12]~I .input_register_mode = "none";
defparam \Instruction_ID[12]~I .input_sync_reset = "none";
defparam \Instruction_ID[12]~I .oe_async_reset = "none";
defparam \Instruction_ID[12]~I .oe_power_up = "low";
defparam \Instruction_ID[12]~I .oe_register_mode = "none";
defparam \Instruction_ID[12]~I .oe_sync_reset = "none";
defparam \Instruction_ID[12]~I .operation_mode = "output";
defparam \Instruction_ID[12]~I .output_async_reset = "none";
defparam \Instruction_ID[12]~I .output_power_up = "low";
defparam \Instruction_ID[12]~I .output_register_mode = "none";
defparam \Instruction_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[13]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[13]));
// synopsys translate_off
defparam \Instruction_ID[13]~I .input_async_reset = "none";
defparam \Instruction_ID[13]~I .input_power_up = "low";
defparam \Instruction_ID[13]~I .input_register_mode = "none";
defparam \Instruction_ID[13]~I .input_sync_reset = "none";
defparam \Instruction_ID[13]~I .oe_async_reset = "none";
defparam \Instruction_ID[13]~I .oe_power_up = "low";
defparam \Instruction_ID[13]~I .oe_register_mode = "none";
defparam \Instruction_ID[13]~I .oe_sync_reset = "none";
defparam \Instruction_ID[13]~I .operation_mode = "output";
defparam \Instruction_ID[13]~I .output_async_reset = "none";
defparam \Instruction_ID[13]~I .output_power_up = "low";
defparam \Instruction_ID[13]~I .output_register_mode = "none";
defparam \Instruction_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[14]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[14]));
// synopsys translate_off
defparam \Instruction_ID[14]~I .input_async_reset = "none";
defparam \Instruction_ID[14]~I .input_power_up = "low";
defparam \Instruction_ID[14]~I .input_register_mode = "none";
defparam \Instruction_ID[14]~I .input_sync_reset = "none";
defparam \Instruction_ID[14]~I .oe_async_reset = "none";
defparam \Instruction_ID[14]~I .oe_power_up = "low";
defparam \Instruction_ID[14]~I .oe_register_mode = "none";
defparam \Instruction_ID[14]~I .oe_sync_reset = "none";
defparam \Instruction_ID[14]~I .operation_mode = "output";
defparam \Instruction_ID[14]~I .output_async_reset = "none";
defparam \Instruction_ID[14]~I .output_power_up = "low";
defparam \Instruction_ID[14]~I .output_register_mode = "none";
defparam \Instruction_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[15]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[15]));
// synopsys translate_off
defparam \Instruction_ID[15]~I .input_async_reset = "none";
defparam \Instruction_ID[15]~I .input_power_up = "low";
defparam \Instruction_ID[15]~I .input_register_mode = "none";
defparam \Instruction_ID[15]~I .input_sync_reset = "none";
defparam \Instruction_ID[15]~I .oe_async_reset = "none";
defparam \Instruction_ID[15]~I .oe_power_up = "low";
defparam \Instruction_ID[15]~I .oe_register_mode = "none";
defparam \Instruction_ID[15]~I .oe_sync_reset = "none";
defparam \Instruction_ID[15]~I .operation_mode = "output";
defparam \Instruction_ID[15]~I .output_async_reset = "none";
defparam \Instruction_ID[15]~I .output_power_up = "low";
defparam \Instruction_ID[15]~I .output_register_mode = "none";
defparam \Instruction_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[16]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[16]));
// synopsys translate_off
defparam \Instruction_ID[16]~I .input_async_reset = "none";
defparam \Instruction_ID[16]~I .input_power_up = "low";
defparam \Instruction_ID[16]~I .input_register_mode = "none";
defparam \Instruction_ID[16]~I .input_sync_reset = "none";
defparam \Instruction_ID[16]~I .oe_async_reset = "none";
defparam \Instruction_ID[16]~I .oe_power_up = "low";
defparam \Instruction_ID[16]~I .oe_register_mode = "none";
defparam \Instruction_ID[16]~I .oe_sync_reset = "none";
defparam \Instruction_ID[16]~I .operation_mode = "output";
defparam \Instruction_ID[16]~I .output_async_reset = "none";
defparam \Instruction_ID[16]~I .output_power_up = "low";
defparam \Instruction_ID[16]~I .output_register_mode = "none";
defparam \Instruction_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[17]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[17]));
// synopsys translate_off
defparam \Instruction_ID[17]~I .input_async_reset = "none";
defparam \Instruction_ID[17]~I .input_power_up = "low";
defparam \Instruction_ID[17]~I .input_register_mode = "none";
defparam \Instruction_ID[17]~I .input_sync_reset = "none";
defparam \Instruction_ID[17]~I .oe_async_reset = "none";
defparam \Instruction_ID[17]~I .oe_power_up = "low";
defparam \Instruction_ID[17]~I .oe_register_mode = "none";
defparam \Instruction_ID[17]~I .oe_sync_reset = "none";
defparam \Instruction_ID[17]~I .operation_mode = "output";
defparam \Instruction_ID[17]~I .output_async_reset = "none";
defparam \Instruction_ID[17]~I .output_power_up = "low";
defparam \Instruction_ID[17]~I .output_register_mode = "none";
defparam \Instruction_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[18]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[18]));
// synopsys translate_off
defparam \Instruction_ID[18]~I .input_async_reset = "none";
defparam \Instruction_ID[18]~I .input_power_up = "low";
defparam \Instruction_ID[18]~I .input_register_mode = "none";
defparam \Instruction_ID[18]~I .input_sync_reset = "none";
defparam \Instruction_ID[18]~I .oe_async_reset = "none";
defparam \Instruction_ID[18]~I .oe_power_up = "low";
defparam \Instruction_ID[18]~I .oe_register_mode = "none";
defparam \Instruction_ID[18]~I .oe_sync_reset = "none";
defparam \Instruction_ID[18]~I .operation_mode = "output";
defparam \Instruction_ID[18]~I .output_async_reset = "none";
defparam \Instruction_ID[18]~I .output_power_up = "low";
defparam \Instruction_ID[18]~I .output_register_mode = "none";
defparam \Instruction_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[19]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[19]));
// synopsys translate_off
defparam \Instruction_ID[19]~I .input_async_reset = "none";
defparam \Instruction_ID[19]~I .input_power_up = "low";
defparam \Instruction_ID[19]~I .input_register_mode = "none";
defparam \Instruction_ID[19]~I .input_sync_reset = "none";
defparam \Instruction_ID[19]~I .oe_async_reset = "none";
defparam \Instruction_ID[19]~I .oe_power_up = "low";
defparam \Instruction_ID[19]~I .oe_register_mode = "none";
defparam \Instruction_ID[19]~I .oe_sync_reset = "none";
defparam \Instruction_ID[19]~I .operation_mode = "output";
defparam \Instruction_ID[19]~I .output_async_reset = "none";
defparam \Instruction_ID[19]~I .output_power_up = "low";
defparam \Instruction_ID[19]~I .output_register_mode = "none";
defparam \Instruction_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[20]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[20]));
// synopsys translate_off
defparam \Instruction_ID[20]~I .input_async_reset = "none";
defparam \Instruction_ID[20]~I .input_power_up = "low";
defparam \Instruction_ID[20]~I .input_register_mode = "none";
defparam \Instruction_ID[20]~I .input_sync_reset = "none";
defparam \Instruction_ID[20]~I .oe_async_reset = "none";
defparam \Instruction_ID[20]~I .oe_power_up = "low";
defparam \Instruction_ID[20]~I .oe_register_mode = "none";
defparam \Instruction_ID[20]~I .oe_sync_reset = "none";
defparam \Instruction_ID[20]~I .operation_mode = "output";
defparam \Instruction_ID[20]~I .output_async_reset = "none";
defparam \Instruction_ID[20]~I .output_power_up = "low";
defparam \Instruction_ID[20]~I .output_register_mode = "none";
defparam \Instruction_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[21]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[21]));
// synopsys translate_off
defparam \Instruction_ID[21]~I .input_async_reset = "none";
defparam \Instruction_ID[21]~I .input_power_up = "low";
defparam \Instruction_ID[21]~I .input_register_mode = "none";
defparam \Instruction_ID[21]~I .input_sync_reset = "none";
defparam \Instruction_ID[21]~I .oe_async_reset = "none";
defparam \Instruction_ID[21]~I .oe_power_up = "low";
defparam \Instruction_ID[21]~I .oe_register_mode = "none";
defparam \Instruction_ID[21]~I .oe_sync_reset = "none";
defparam \Instruction_ID[21]~I .operation_mode = "output";
defparam \Instruction_ID[21]~I .output_async_reset = "none";
defparam \Instruction_ID[21]~I .output_power_up = "low";
defparam \Instruction_ID[21]~I .output_register_mode = "none";
defparam \Instruction_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[22]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[22]));
// synopsys translate_off
defparam \Instruction_ID[22]~I .input_async_reset = "none";
defparam \Instruction_ID[22]~I .input_power_up = "low";
defparam \Instruction_ID[22]~I .input_register_mode = "none";
defparam \Instruction_ID[22]~I .input_sync_reset = "none";
defparam \Instruction_ID[22]~I .oe_async_reset = "none";
defparam \Instruction_ID[22]~I .oe_power_up = "low";
defparam \Instruction_ID[22]~I .oe_register_mode = "none";
defparam \Instruction_ID[22]~I .oe_sync_reset = "none";
defparam \Instruction_ID[22]~I .operation_mode = "output";
defparam \Instruction_ID[22]~I .output_async_reset = "none";
defparam \Instruction_ID[22]~I .output_power_up = "low";
defparam \Instruction_ID[22]~I .output_register_mode = "none";
defparam \Instruction_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[23]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[23]));
// synopsys translate_off
defparam \Instruction_ID[23]~I .input_async_reset = "none";
defparam \Instruction_ID[23]~I .input_power_up = "low";
defparam \Instruction_ID[23]~I .input_register_mode = "none";
defparam \Instruction_ID[23]~I .input_sync_reset = "none";
defparam \Instruction_ID[23]~I .oe_async_reset = "none";
defparam \Instruction_ID[23]~I .oe_power_up = "low";
defparam \Instruction_ID[23]~I .oe_register_mode = "none";
defparam \Instruction_ID[23]~I .oe_sync_reset = "none";
defparam \Instruction_ID[23]~I .operation_mode = "output";
defparam \Instruction_ID[23]~I .output_async_reset = "none";
defparam \Instruction_ID[23]~I .output_power_up = "low";
defparam \Instruction_ID[23]~I .output_register_mode = "none";
defparam \Instruction_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[24]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[24]));
// synopsys translate_off
defparam \Instruction_ID[24]~I .input_async_reset = "none";
defparam \Instruction_ID[24]~I .input_power_up = "low";
defparam \Instruction_ID[24]~I .input_register_mode = "none";
defparam \Instruction_ID[24]~I .input_sync_reset = "none";
defparam \Instruction_ID[24]~I .oe_async_reset = "none";
defparam \Instruction_ID[24]~I .oe_power_up = "low";
defparam \Instruction_ID[24]~I .oe_register_mode = "none";
defparam \Instruction_ID[24]~I .oe_sync_reset = "none";
defparam \Instruction_ID[24]~I .operation_mode = "output";
defparam \Instruction_ID[24]~I .output_async_reset = "none";
defparam \Instruction_ID[24]~I .output_power_up = "low";
defparam \Instruction_ID[24]~I .output_register_mode = "none";
defparam \Instruction_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[25]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[25]));
// synopsys translate_off
defparam \Instruction_ID[25]~I .input_async_reset = "none";
defparam \Instruction_ID[25]~I .input_power_up = "low";
defparam \Instruction_ID[25]~I .input_register_mode = "none";
defparam \Instruction_ID[25]~I .input_sync_reset = "none";
defparam \Instruction_ID[25]~I .oe_async_reset = "none";
defparam \Instruction_ID[25]~I .oe_power_up = "low";
defparam \Instruction_ID[25]~I .oe_register_mode = "none";
defparam \Instruction_ID[25]~I .oe_sync_reset = "none";
defparam \Instruction_ID[25]~I .operation_mode = "output";
defparam \Instruction_ID[25]~I .output_async_reset = "none";
defparam \Instruction_ID[25]~I .output_power_up = "low";
defparam \Instruction_ID[25]~I .output_register_mode = "none";
defparam \Instruction_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[26]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[26]));
// synopsys translate_off
defparam \Instruction_ID[26]~I .input_async_reset = "none";
defparam \Instruction_ID[26]~I .input_power_up = "low";
defparam \Instruction_ID[26]~I .input_register_mode = "none";
defparam \Instruction_ID[26]~I .input_sync_reset = "none";
defparam \Instruction_ID[26]~I .oe_async_reset = "none";
defparam \Instruction_ID[26]~I .oe_power_up = "low";
defparam \Instruction_ID[26]~I .oe_register_mode = "none";
defparam \Instruction_ID[26]~I .oe_sync_reset = "none";
defparam \Instruction_ID[26]~I .operation_mode = "output";
defparam \Instruction_ID[26]~I .output_async_reset = "none";
defparam \Instruction_ID[26]~I .output_power_up = "low";
defparam \Instruction_ID[26]~I .output_register_mode = "none";
defparam \Instruction_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[27]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[27]));
// synopsys translate_off
defparam \Instruction_ID[27]~I .input_async_reset = "none";
defparam \Instruction_ID[27]~I .input_power_up = "low";
defparam \Instruction_ID[27]~I .input_register_mode = "none";
defparam \Instruction_ID[27]~I .input_sync_reset = "none";
defparam \Instruction_ID[27]~I .oe_async_reset = "none";
defparam \Instruction_ID[27]~I .oe_power_up = "low";
defparam \Instruction_ID[27]~I .oe_register_mode = "none";
defparam \Instruction_ID[27]~I .oe_sync_reset = "none";
defparam \Instruction_ID[27]~I .operation_mode = "output";
defparam \Instruction_ID[27]~I .output_async_reset = "none";
defparam \Instruction_ID[27]~I .output_power_up = "low";
defparam \Instruction_ID[27]~I .output_register_mode = "none";
defparam \Instruction_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[28]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[28]));
// synopsys translate_off
defparam \Instruction_ID[28]~I .input_async_reset = "none";
defparam \Instruction_ID[28]~I .input_power_up = "low";
defparam \Instruction_ID[28]~I .input_register_mode = "none";
defparam \Instruction_ID[28]~I .input_sync_reset = "none";
defparam \Instruction_ID[28]~I .oe_async_reset = "none";
defparam \Instruction_ID[28]~I .oe_power_up = "low";
defparam \Instruction_ID[28]~I .oe_register_mode = "none";
defparam \Instruction_ID[28]~I .oe_sync_reset = "none";
defparam \Instruction_ID[28]~I .operation_mode = "output";
defparam \Instruction_ID[28]~I .output_async_reset = "none";
defparam \Instruction_ID[28]~I .output_power_up = "low";
defparam \Instruction_ID[28]~I .output_register_mode = "none";
defparam \Instruction_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[29]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[29]));
// synopsys translate_off
defparam \Instruction_ID[29]~I .input_async_reset = "none";
defparam \Instruction_ID[29]~I .input_power_up = "low";
defparam \Instruction_ID[29]~I .input_register_mode = "none";
defparam \Instruction_ID[29]~I .input_sync_reset = "none";
defparam \Instruction_ID[29]~I .oe_async_reset = "none";
defparam \Instruction_ID[29]~I .oe_power_up = "low";
defparam \Instruction_ID[29]~I .oe_register_mode = "none";
defparam \Instruction_ID[29]~I .oe_sync_reset = "none";
defparam \Instruction_ID[29]~I .operation_mode = "output";
defparam \Instruction_ID[29]~I .output_async_reset = "none";
defparam \Instruction_ID[29]~I .output_power_up = "low";
defparam \Instruction_ID[29]~I .output_register_mode = "none";
defparam \Instruction_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[30]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[30]));
// synopsys translate_off
defparam \Instruction_ID[30]~I .input_async_reset = "none";
defparam \Instruction_ID[30]~I .input_power_up = "low";
defparam \Instruction_ID[30]~I .input_register_mode = "none";
defparam \Instruction_ID[30]~I .input_sync_reset = "none";
defparam \Instruction_ID[30]~I .oe_async_reset = "none";
defparam \Instruction_ID[30]~I .oe_power_up = "low";
defparam \Instruction_ID[30]~I .oe_register_mode = "none";
defparam \Instruction_ID[30]~I .oe_sync_reset = "none";
defparam \Instruction_ID[30]~I .operation_mode = "output";
defparam \Instruction_ID[30]~I .output_async_reset = "none";
defparam \Instruction_ID[30]~I .output_power_up = "low";
defparam \Instruction_ID[30]~I .output_register_mode = "none";
defparam \Instruction_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[31]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[31]));
// synopsys translate_off
defparam \Instruction_ID[31]~I .input_async_reset = "none";
defparam \Instruction_ID[31]~I .input_power_up = "low";
defparam \Instruction_ID[31]~I .input_register_mode = "none";
defparam \Instruction_ID[31]~I .input_sync_reset = "none";
defparam \Instruction_ID[31]~I .oe_async_reset = "none";
defparam \Instruction_ID[31]~I .oe_power_up = "low";
defparam \Instruction_ID[31]~I .oe_register_mode = "none";
defparam \Instruction_ID[31]~I .oe_sync_reset = "none";
defparam \Instruction_ID[31]~I .operation_mode = "output";
defparam \Instruction_ID[31]~I .output_async_reset = "none";
defparam \Instruction_ID[31]~I .output_power_up = "low";
defparam \Instruction_ID[31]~I .output_register_mode = "none";
defparam \Instruction_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[0]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[0]));
// synopsys translate_off
defparam \PC_Plus_4_ID[0]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[0]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[0]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[0]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[0]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[0]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[0]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[0]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[0]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[0]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[0]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[0]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[1]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[1]));
// synopsys translate_off
defparam \PC_Plus_4_ID[1]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[1]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[1]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[1]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[1]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[1]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[1]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[1]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[1]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[1]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[1]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[1]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[2]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[2]));
// synopsys translate_off
defparam \PC_Plus_4_ID[2]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[2]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[2]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[2]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[2]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[2]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[2]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[2]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[2]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[2]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[2]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[2]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[3]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[3]));
// synopsys translate_off
defparam \PC_Plus_4_ID[3]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[3]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[3]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[3]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[3]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[3]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[3]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[3]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[3]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[3]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[3]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[3]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[4]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[4]));
// synopsys translate_off
defparam \PC_Plus_4_ID[4]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[4]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[4]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[4]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[4]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[4]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[4]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[4]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[4]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[4]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[4]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[4]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[5]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[5]));
// synopsys translate_off
defparam \PC_Plus_4_ID[5]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[5]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[5]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[5]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[5]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[5]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[5]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[5]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[5]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[5]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[5]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[5]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[6]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[6]));
// synopsys translate_off
defparam \PC_Plus_4_ID[6]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[6]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[6]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[6]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[6]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[6]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[6]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[6]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[6]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[6]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[6]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[6]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[7]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[7]));
// synopsys translate_off
defparam \PC_Plus_4_ID[7]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[7]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[7]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[7]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[7]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[7]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[7]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[7]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[7]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[7]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[7]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[7]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[8]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[8]));
// synopsys translate_off
defparam \PC_Plus_4_ID[8]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[8]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[8]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[8]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[8]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[8]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[8]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[8]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[8]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[8]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[8]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[8]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[9]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[9]));
// synopsys translate_off
defparam \PC_Plus_4_ID[9]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[9]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[9]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[9]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[9]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[9]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[9]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[9]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[9]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[9]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[9]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[9]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[10]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[10]));
// synopsys translate_off
defparam \PC_Plus_4_ID[10]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[10]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[10]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[10]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[10]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[10]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[10]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[10]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[10]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[10]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[10]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[10]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[11]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[11]));
// synopsys translate_off
defparam \PC_Plus_4_ID[11]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[11]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[11]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[11]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[11]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[11]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[11]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[11]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[11]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[11]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[11]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[11]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[12]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[12]));
// synopsys translate_off
defparam \PC_Plus_4_ID[12]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[12]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[12]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[12]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[12]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[12]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[12]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[12]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[12]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[12]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[12]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[12]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[13]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[13]));
// synopsys translate_off
defparam \PC_Plus_4_ID[13]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[13]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[13]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[13]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[13]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[13]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[13]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[13]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[13]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[13]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[13]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[13]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[14]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[14]));
// synopsys translate_off
defparam \PC_Plus_4_ID[14]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[14]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[14]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[14]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[14]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[14]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[14]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[14]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[14]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[14]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[14]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[14]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[15]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[15]));
// synopsys translate_off
defparam \PC_Plus_4_ID[15]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[15]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[15]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[15]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[15]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[15]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[15]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[15]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[15]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[15]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[15]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[15]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[16]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[16]));
// synopsys translate_off
defparam \PC_Plus_4_ID[16]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[16]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[16]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[16]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[16]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[16]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[16]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[16]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[16]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[16]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[16]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[16]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[17]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[17]));
// synopsys translate_off
defparam \PC_Plus_4_ID[17]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[17]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[17]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[17]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[17]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[17]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[17]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[17]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[17]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[17]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[17]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[17]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[18]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[18]));
// synopsys translate_off
defparam \PC_Plus_4_ID[18]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[18]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[18]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[18]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[18]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[18]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[18]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[18]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[18]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[18]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[18]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[18]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[19]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[19]));
// synopsys translate_off
defparam \PC_Plus_4_ID[19]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[19]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[19]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[19]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[19]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[19]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[19]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[19]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[19]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[19]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[19]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[19]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[20]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[20]));
// synopsys translate_off
defparam \PC_Plus_4_ID[20]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[20]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[20]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[20]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[20]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[20]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[20]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[20]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[20]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[20]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[20]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[20]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[21]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[21]));
// synopsys translate_off
defparam \PC_Plus_4_ID[21]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[21]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[21]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[21]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[21]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[21]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[21]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[21]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[21]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[21]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[21]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[21]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[22]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[22]));
// synopsys translate_off
defparam \PC_Plus_4_ID[22]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[22]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[22]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[22]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[22]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[22]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[22]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[22]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[22]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[22]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[22]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[22]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[23]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[23]));
// synopsys translate_off
defparam \PC_Plus_4_ID[23]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[23]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[23]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[23]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[23]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[23]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[23]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[23]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[23]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[23]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[23]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[23]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[24]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[24]));
// synopsys translate_off
defparam \PC_Plus_4_ID[24]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[24]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[24]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[24]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[24]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[24]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[24]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[24]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[24]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[24]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[24]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[24]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[25]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[25]));
// synopsys translate_off
defparam \PC_Plus_4_ID[25]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[25]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[25]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[25]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[25]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[25]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[25]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[25]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[25]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[25]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[25]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[25]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[26]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[26]));
// synopsys translate_off
defparam \PC_Plus_4_ID[26]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[26]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[26]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[26]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[26]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[26]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[26]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[26]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[26]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[26]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[26]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[26]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[27]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[27]));
// synopsys translate_off
defparam \PC_Plus_4_ID[27]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[27]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[27]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[27]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[27]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[27]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[27]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[27]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[27]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[27]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[27]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[27]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[28]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[28]));
// synopsys translate_off
defparam \PC_Plus_4_ID[28]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[28]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[28]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[28]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[28]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[28]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[28]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[28]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[28]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[28]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[28]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[28]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[29]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[29]));
// synopsys translate_off
defparam \PC_Plus_4_ID[29]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[29]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[29]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[29]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[29]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[29]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[29]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[29]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[29]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[29]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[29]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[29]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[30]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[30]));
// synopsys translate_off
defparam \PC_Plus_4_ID[30]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[30]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[30]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[30]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[30]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[30]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[30]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[30]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[30]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[30]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[30]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[30]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_ID[31]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_ID[31]));
// synopsys translate_off
defparam \PC_Plus_4_ID[31]~I .input_async_reset = "none";
defparam \PC_Plus_4_ID[31]~I .input_power_up = "low";
defparam \PC_Plus_4_ID[31]~I .input_register_mode = "none";
defparam \PC_Plus_4_ID[31]~I .input_sync_reset = "none";
defparam \PC_Plus_4_ID[31]~I .oe_async_reset = "none";
defparam \PC_Plus_4_ID[31]~I .oe_power_up = "low";
defparam \PC_Plus_4_ID[31]~I .oe_register_mode = "none";
defparam \PC_Plus_4_ID[31]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_ID[31]~I .operation_mode = "output";
defparam \PC_Plus_4_ID[31]~I .output_async_reset = "none";
defparam \PC_Plus_4_ID[31]~I .output_power_up = "low";
defparam \PC_Plus_4_ID[31]~I .output_register_mode = "none";
defparam \PC_Plus_4_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
