<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISC-V CPU: RISC-V-main/Docs/RTL/as_rv32i_csr.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Université_du_Québec_à_Chicoutimi_(logo).png"/></td>
  <td id="projectalign">
   <div id="projectname">RISC-V CPU<span id="projectnumber">&#160;v1</span>
   </div>
   <div id="projectbrief">The goal of this project is to develop RISC-V processors on FPGAs dedicated to artificial intelligence at the edge.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('as__rv32i__csr_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">as_rv32i_csr.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="as__rv32i__csr_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a8277f4ca8ff7e63033af539f41a4a10d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a8277f4ca8ff7e63033af539f41a4a10d">if</a> (<a class="el" href="as__rv32i__csr_8c.html#af7306f4eb0695d1f982a02472a30eb88">i_funct3</a>[1:0]==2 'b01)</td></tr>
<tr class="separator:a8277f4ca8ff7e63033af539f41a4a10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22feb8d3fee2efca85b8c2fa3f7863d6"><td class="memItemLeft" align="right" valign="top">end&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a22feb8d3fee2efca85b8c2fa3f7863d6">if</a> (<a class="el" href="as__rv32i__csr_8c.html#aaaaf45623d466dd2aca097433348f5c6">go_to_trap</a> &amp;&amp;!<a class="el" href="as__rv32i__csr_8c.html#a350495f7942995299aa739780b21f121">o_go_to_trap_q</a>) <a class="el" href="as__rv32i__csr_8c.html#a40ab52662e494b825ff9725049c5f937">mepc</a>&lt;</td></tr>
<tr class="separator:a22feb8d3fee2efca85b8c2fa3f7863d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567afba35db05df452f0ef878363b150"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a567afba35db05df452f0ef878363b150">if</a> (<a class="el" href="as__rv32i__csr_8c.html#aacd4132bcbf514dea040402f3f44b555">i_csr_index</a>==<a class="el" href="as__rv32i__csr_8c.html#a60c467fee796b1cf54f617820d091397">MCAUSE</a> &amp;&amp;<a class="el" href="as__rv32i__csr_8c.html#ab09aa055ffea1520309065d46e864b7f">csr_enable</a>)</td></tr>
<tr class="separator:a567afba35db05df452f0ef878363b150"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:abdc6042c340fc35bb39564a9321a4844"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#abdc6042c340fc35bb39564a9321a4844">i_clk</a></td></tr>
<tr class="separator:abdc6042c340fc35bb39564a9321a4844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab282bee0f05786f936484bda2593806e"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ab282bee0f05786f936484bda2593806e">i_rst_n</a></td></tr>
<tr class="separator:ab282bee0f05786f936484bda2593806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e6d0725c296d1cb97c4f7402948908d"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a6e6d0725c296d1cb97c4f7402948908d">i_external_interrupt</a></td></tr>
<tr class="memdesc:a6e6d0725c296d1cb97c4f7402948908d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts ///.  <br /></td></tr>
<tr class="separator:a6e6d0725c296d1cb97c4f7402948908d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e04e0f3fcb0b9eb86a7a3c5eed2fd5e"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a1e04e0f3fcb0b9eb86a7a3c5eed2fd5e">i_software_interrupt</a></td></tr>
<tr class="separator:a1e04e0f3fcb0b9eb86a7a3c5eed2fd5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4db8bcbc52e5ea6eff3f8fee39eab6d"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ab4db8bcbc52e5ea6eff3f8fee39eab6d">i_timer_interrupt</a></td></tr>
<tr class="separator:ab4db8bcbc52e5ea6eff3f8fee39eab6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813bc4e856df409384d380f3e139cc45"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a813bc4e856df409384d380f3e139cc45">i_is_inst_illegal</a></td></tr>
<tr class="memdesc:a813bc4e856df409384d380f3e139cc45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exceptions ///.  <br /></td></tr>
<tr class="separator:a813bc4e856df409384d380f3e139cc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff11586a1e3180943bd0cfd8edf94b66"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#aff11586a1e3180943bd0cfd8edf94b66">i_is_ecall</a></td></tr>
<tr class="separator:aff11586a1e3180943bd0cfd8edf94b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb89c70645a8741458231c067e9c649"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a4eb89c70645a8741458231c067e9c649">i_is_ebreak</a></td></tr>
<tr class="separator:a4eb89c70645a8741458231c067e9c649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a0d4f6c8572434b653e2ed792aa8ce"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ab0a0d4f6c8572434b653e2ed792aa8ce">i_is_mret</a></td></tr>
<tr class="separator:ab0a0d4f6c8572434b653e2ed792aa8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bcdbee3ff9302804ae50a10c497b4ea"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a></td></tr>
<tr class="memdesc:a8bcdbee3ff9302804ae50a10c497b4ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction/Load/Store Misaligned Exception///.  <br /></td></tr>
<tr class="separator:a8bcdbee3ff9302804ae50a10c497b4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4226798438727ff4bfcb13fb67d990"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#aba4226798438727ff4bfcb13fb67d990">i_y</a></td></tr>
<tr class="separator:aba4226798438727ff4bfcb13fb67d990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7306f4eb0695d1f982a02472a30eb88"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#af7306f4eb0695d1f982a02472a30eb88">i_funct3</a></td></tr>
<tr class="memdesc:af7306f4eb0695d1f982a02472a30eb88"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR instruction ///.  <br /></td></tr>
<tr class="separator:af7306f4eb0695d1f982a02472a30eb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd4132bcbf514dea040402f3f44b555"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#aacd4132bcbf514dea040402f3f44b555">i_csr_index</a></td></tr>
<tr class="separator:aacd4132bcbf514dea040402f3f44b555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c11190c8615fe163ba6c1ad8eec058e"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a9c11190c8615fe163ba6c1ad8eec058e">i_imm</a></td></tr>
<tr class="separator:a9c11190c8615fe163ba6c1ad8eec058e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0962263b020a5f3e8a00692431c2515"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0] input wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ae0962263b020a5f3e8a00692431c2515">i_rs1</a></td></tr>
<tr class="separator:ae0962263b020a5f3e8a00692431c2515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e886cf775fa58e6cd3395e418d94fe"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0] input wire[31:0] output reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ab3e886cf775fa58e6cd3395e418d94fe">o_csr_out</a></td></tr>
<tr class="separator:ab3e886cf775fa58e6cd3395e418d94fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555a308f8c05788044cf70ec35840817"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0] input wire[31:0] output reg[31:0] input wire[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a555a308f8c05788044cf70ec35840817">i_pc</a></td></tr>
<tr class="separator:a555a308f8c05788044cf70ec35840817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7fabccc7c7b45cc541c588971bf2768"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0] input wire[31:0] output reg[31:0] input wire[31:0] input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#aa7fabccc7c7b45cc541c588971bf2768">writeback_change_pc</a></td></tr>
<tr class="separator:aa7fabccc7c7b45cc541c588971bf2768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd036a5ebfc1cf712874fb321b4d30e"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0] input wire[31:0] output reg[31:0] input wire[31:0] input wire output reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a6dd036a5ebfc1cf712874fb321b4d30e">o_return_address</a></td></tr>
<tr class="separator:a6dd036a5ebfc1cf712874fb321b4d30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0450168598a6d3af4d2c00955dcd6f5e"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0] input wire[31:0] output reg[31:0] input wire[31:0] input wire output reg[31:0] output reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a0450168598a6d3af4d2c00955dcd6f5e">o_trap_address</a></td></tr>
<tr class="separator:a0450168598a6d3af4d2c00955dcd6f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350495f7942995299aa739780b21f121"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0] input wire[31:0] output reg[31:0] input wire[31:0] input wire output reg[31:0] output reg[31:0] output reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a350495f7942995299aa739780b21f121">o_go_to_trap_q</a></td></tr>
<tr class="separator:a350495f7942995299aa739780b21f121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91d0dafb58bfbbd344c4b82b46c1ea1"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0] input wire[31:0] output reg[31:0] input wire[31:0] input wire output reg[31:0] output reg[31:0] output reg output reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#af91d0dafb58bfbbd344c4b82b46c1ea1">o_return_from_trap_q</a></td></tr>
<tr class="separator:af91d0dafb58bfbbd344c4b82b46c1ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddde0aec1e91a6e08f3fb67ef26547b"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0] input wire[31:0] output reg[31:0] input wire[31:0] input wire output reg[31:0] output reg[31:0] output reg output reg input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#adddde0aec1e91a6e08f3fb67ef26547b">i_minstret_inc</a></td></tr>
<tr class="separator:adddde0aec1e91a6e08f3fb67ef26547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099f0d7e789c16b0b58efd1f006982ef"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0] input wire[31:0] output reg[31:0] input wire[31:0] input wire output reg[31:0] output reg[31:0] output reg output reg input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a></td></tr>
<tr class="memdesc:a099f0d7e789c16b0b58efd1f006982ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pipeline Control ///.  <br /></td></tr>
<tr class="separator:a099f0d7e789c16b0b58efd1f006982ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f5dc4fe67f9d756adaf67da4ac52c0"><td class="memItemLeft" align="right" valign="top">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0] input wire[31:0] output reg[31:0] input wire[31:0] input wire output reg[31:0] output reg[31:0] output reg output reg input wire input wire input wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a></td></tr>
<tr class="separator:a04f5dc4fe67f9d756adaf67da4ac52c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d68e6b71d368dc5823817cd9082a37"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a34d68e6b71d368dc5823817cd9082a37">CSRRW</a> = 3'b001</td></tr>
<tr class="memdesc:a34d68e6b71d368dc5823817cd9082a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR operation type ///.  <br /></td></tr>
<tr class="separator:a34d68e6b71d368dc5823817cd9082a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d877d41d7cf193ddc10c1daf7ef1d5e"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a5d877d41d7cf193ddc10c1daf7ef1d5e">CSRRS</a> = 3'b010</td></tr>
<tr class="separator:a5d877d41d7cf193ddc10c1daf7ef1d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcf2e92317850ade91dacc918730392a"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#afcf2e92317850ade91dacc918730392a">CSRRC</a> = 3'b011</td></tr>
<tr class="separator:afcf2e92317850ade91dacc918730392a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c9459b201e2cbe3662e9d90d12b629"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#af9c9459b201e2cbe3662e9d90d12b629">CSRRWI</a> = 3'b101</td></tr>
<tr class="separator:af9c9459b201e2cbe3662e9d90d12b629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192cc32e51e425d78a6ed2a8a5557b48"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a192cc32e51e425d78a6ed2a8a5557b48">CSRRSI</a> = 3'b110</td></tr>
<tr class="separator:a192cc32e51e425d78a6ed2a8a5557b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2fdb61f40a2a7b7807ccf8b1572246"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a4d2fdb61f40a2a7b7807ccf8b1572246">CSRRCI</a> = 3'b111</td></tr>
<tr class="separator:a4d2fdb61f40a2a7b7807ccf8b1572246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45e31944f01874ebd79dbc6eee25679e"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a45e31944f01874ebd79dbc6eee25679e">MVENDORID</a> = 12'hF11</td></tr>
<tr class="memdesc:a45e31944f01874ebd79dbc6eee25679e"><td class="mdescLeft">&#160;</td><td class="mdescRight">machine info ///  <br /></td></tr>
<tr class="separator:a45e31944f01874ebd79dbc6eee25679e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f47c25e0dc4d41876fe286bbb03943"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a90f47c25e0dc4d41876fe286bbb03943">MARCHID</a> = 12'hF12</td></tr>
<tr class="separator:a90f47c25e0dc4d41876fe286bbb03943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6705a5d1c15363c2bb63660714c48e5"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#aa6705a5d1c15363c2bb63660714c48e5">MIMPID</a> = 12'hF13</td></tr>
<tr class="separator:aa6705a5d1c15363c2bb63660714c48e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac448221a132f78d915be932ececbf829"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ac448221a132f78d915be932ececbf829">MHARTID</a> = 12'hF14</td></tr>
<tr class="separator:ac448221a132f78d915be932ececbf829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa3be020e8f3c256dcc65ec7d9bce2b"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#aeaa3be020e8f3c256dcc65ec7d9bce2b">MSTATUS</a> = 12'h300</td></tr>
<tr class="memdesc:aeaa3be020e8f3c256dcc65ec7d9bce2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">machine trap setup ///  <br /></td></tr>
<tr class="separator:aeaa3be020e8f3c256dcc65ec7d9bce2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7972e28f31fadd816b7eb4900a622a63"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a7972e28f31fadd816b7eb4900a622a63">MISA</a> = 12'h301</td></tr>
<tr class="separator:a7972e28f31fadd816b7eb4900a622a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841130c9365eaefd2889f89092475673"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a841130c9365eaefd2889f89092475673">MIE</a> = 12'h304</td></tr>
<tr class="separator:a841130c9365eaefd2889f89092475673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac1fd6bddf0e0a95b353e92463c65d8"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#abac1fd6bddf0e0a95b353e92463c65d8">MTVEC</a> = 12'h305</td></tr>
<tr class="separator:abac1fd6bddf0e0a95b353e92463c65d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc9a76ab9a74927beba0dd12b8045782"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#afc9a76ab9a74927beba0dd12b8045782">MSCRATCH</a> = 12'h340</td></tr>
<tr class="memdesc:afc9a76ab9a74927beba0dd12b8045782"><td class="mdescLeft">&#160;</td><td class="mdescRight">machine trap handling ///  <br /></td></tr>
<tr class="separator:afc9a76ab9a74927beba0dd12b8045782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955d2e251d275a5c8e32906771f89d69"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a955d2e251d275a5c8e32906771f89d69">MEPC</a> = 12'h341</td></tr>
<tr class="separator:a955d2e251d275a5c8e32906771f89d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c467fee796b1cf54f617820d091397"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a60c467fee796b1cf54f617820d091397">MCAUSE</a> = 12'h342</td></tr>
<tr class="separator:a60c467fee796b1cf54f617820d091397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7bdb89e83e2e11cd1bbe59cd00bad0"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#afe7bdb89e83e2e11cd1bbe59cd00bad0">MTVAL</a> = 12'h343</td></tr>
<tr class="separator:afe7bdb89e83e2e11cd1bbe59cd00bad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa0638ee8489bfa6f8c4bd308a7d78e"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a3aa0638ee8489bfa6f8c4bd308a7d78e">MIP</a> = 12'h344</td></tr>
<tr class="separator:a3aa0638ee8489bfa6f8c4bd308a7d78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2dbec97f20c1c366ea87d9f5db186fe"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#aa2dbec97f20c1c366ea87d9f5db186fe">MCYCLE</a> = 12'hB00</td></tr>
<tr class="memdesc:aa2dbec97f20c1c366ea87d9f5db186fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">machine counters/timers ///  <br /></td></tr>
<tr class="separator:aa2dbec97f20c1c366ea87d9f5db186fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36b67233e67b0de72e826c5cc7a7ee55"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a36b67233e67b0de72e826c5cc7a7ee55">MCYCLEH</a> = 12'hB80</td></tr>
<tr class="separator:a36b67233e67b0de72e826c5cc7a7ee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1faaddeb284a62a3760c858d4cc6b429"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a1faaddeb284a62a3760c858d4cc6b429">MINSTRET</a> = 12'hB02</td></tr>
<tr class="separator:a1faaddeb284a62a3760c858d4cc6b429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70288aafbf98f6f8dfaddfeed44eaf86"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a70288aafbf98f6f8dfaddfeed44eaf86">MINSTRETH</a> = 12'hBB2</td></tr>
<tr class="separator:a70288aafbf98f6f8dfaddfeed44eaf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c88d062936c110f0b7dcf6ae1b69e70"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a6c88d062936c110f0b7dcf6ae1b69e70">MCOUNTINHIBIT</a> = 12'h320</td></tr>
<tr class="separator:a6c88d062936c110f0b7dcf6ae1b69e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f95bc85a31625aa084eaa67f0379eb4"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a4f95bc85a31625aa084eaa67f0379eb4">MACHINE_SOFTWARE_INTERRUPT</a> =3</td></tr>
<tr class="memdesc:a4f95bc85a31625aa084eaa67f0379eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">mcause codes ///  <br /></td></tr>
<tr class="separator:a4f95bc85a31625aa084eaa67f0379eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b9bf54afdd7c075420b7215dc0f4fa"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ae0b9bf54afdd7c075420b7215dc0f4fa">MACHINE_TIMER_INTERRUPT</a> = 7</td></tr>
<tr class="separator:ae0b9bf54afdd7c075420b7215dc0f4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c05155df30e460ab0679c0d28c21b7"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a04c05155df30e460ab0679c0d28c21b7">MACHINE_EXTERNAL_INTERRUPT</a> = 11</td></tr>
<tr class="separator:a04c05155df30e460ab0679c0d28c21b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ef036b0d5a8aabb78c1ea80b892fce"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a10ef036b0d5a8aabb78c1ea80b892fce">INSTRUCTION_ADDRESS_MISALIGNED</a> = 0</td></tr>
<tr class="separator:a10ef036b0d5a8aabb78c1ea80b892fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a493627af19508d318725110ec668c648"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a493627af19508d318725110ec668c648">ILLEGAL_INSTRUCTION</a> = 2</td></tr>
<tr class="separator:a493627af19508d318725110ec668c648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d2ce5a026cba4d8c27f3f12f898e2f"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ad0d2ce5a026cba4d8c27f3f12f898e2f">EBREAK</a> = 3</td></tr>
<tr class="separator:ad0d2ce5a026cba4d8c27f3f12f898e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d9ca9ed37a16a393d901fad751bc25d"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a4d9ca9ed37a16a393d901fad751bc25d">LOAD_ADDRESS_MISALIGNED</a> = 4</td></tr>
<tr class="separator:a4d9ca9ed37a16a393d901fad751bc25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0034603af0550a5191118bc101047d77"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a0034603af0550a5191118bc101047d77">STORE_ADDRESS_MISALIGNED</a> = 6</td></tr>
<tr class="separator:a0034603af0550a5191118bc101047d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23ae1123d9338232561061aaada43f00"><td class="memItemLeft" align="right" valign="top">localparam&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a23ae1123d9338232561061aaada43f00">ECALL</a> = 11</td></tr>
<tr class="separator:a23ae1123d9338232561061aaada43f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4a65e551dadf41ca3ba30a81ee8ea5"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#afd4a65e551dadf41ca3ba30a81ee8ea5">opcode_store</a> =<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`STORE]</td></tr>
<tr class="separator:afd4a65e551dadf41ca3ba30a81ee8ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe548d8dabb0c2fc8db859f8df5a2d0"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#aafe548d8dabb0c2fc8db859f8df5a2d0">opcode_load</a> =<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`LOAD]</td></tr>
<tr class="separator:aafe548d8dabb0c2fc8db859f8df5a2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf201e639da48baf0171fb750fbd26aa"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#abf201e639da48baf0171fb750fbd26aa">opcode_branch</a> =<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`BRANCH]</td></tr>
<tr class="separator:abf201e639da48baf0171fb750fbd26aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2af48b4ee1ccb6bbe90bf6abcf11f6fd"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a2af48b4ee1ccb6bbe90bf6abcf11f6fd">opcode_jal</a> =<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`JAL]</td></tr>
<tr class="separator:a2af48b4ee1ccb6bbe90bf6abcf11f6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50683779282979c5551fd6b8897ad490"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a50683779282979c5551fd6b8897ad490">opcode_jalr</a> =<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`JALR]</td></tr>
<tr class="separator:a50683779282979c5551fd6b8897ad490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d80b289df0e5d52ac91aa84f37a430"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a24d80b289df0e5d52ac91aa84f37a430">opcode_system</a> =<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`<a class="el" href="as__rv32i__soc___t_b_8c.html#a85aaa49b90f958c9f3171f41ee8cf58b">SYSTEM</a>]</td></tr>
<tr class="separator:a24d80b289df0e5d52ac91aa84f37a430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701e20ede2b2c02ba54e284fd511a91d"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a701e20ede2b2c02ba54e284fd511a91d">csr_in</a></td></tr>
<tr class="separator:a701e20ede2b2c02ba54e284fd511a91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b8fe21493c7117f4e0d1663ea0b195"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a15b8fe21493c7117f4e0d1663ea0b195">csr_data</a></td></tr>
<tr class="separator:a15b8fe21493c7117f4e0d1663ea0b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09aa055ffea1520309065d46e864b7f"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ab09aa055ffea1520309065d46e864b7f">csr_enable</a> = <a class="el" href="as__rv32i__alu_8c.html#a24d80b289df0e5d52ac91aa84f37a430">opcode_system</a> &amp;&amp; i_funct3!=0 &amp;&amp; <a class="el" href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a> &amp;&amp; !<a class="el" href="as__rv32i__core_8c.html#a980b54770b4b96a6d98ab9a6d3464961">writeback_change_pc</a></td></tr>
<tr class="separator:ab09aa055ffea1520309065d46e864b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f5d27673588f2de669f27952c693cc"><td class="memItemLeft" align="right" valign="top">reg[1:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a85f5d27673588f2de669f27952c693cc">new_pc</a> = 0</td></tr>
<tr class="separator:a85f5d27673588f2de669f27952c693cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaaf45623d466dd2aca097433348f5c6"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#aaaaf45623d466dd2aca097433348f5c6">go_to_trap</a></td></tr>
<tr class="separator:aaaaf45623d466dd2aca097433348f5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c3088cd70f892285a91e30614c2e7a"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ac7c3088cd70f892285a91e30614c2e7a">return_from_trap</a></td></tr>
<tr class="separator:ac7c3088cd70f892285a91e30614c2e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2439835f08bd8a4fe64ca061e8650a63"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a2439835f08bd8a4fe64ca061e8650a63">is_load_addr_misaligned</a> = 0</td></tr>
<tr class="separator:a2439835f08bd8a4fe64ca061e8650a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a05ed16f594d5b94a364b10e722518"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ad9a05ed16f594d5b94a364b10e722518">is_store_addr_misaligned</a> = 0</td></tr>
<tr class="separator:ad9a05ed16f594d5b94a364b10e722518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b545804f1aea61c32f5eb4bd5c03f06"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a3b545804f1aea61c32f5eb4bd5c03f06">is_inst_addr_misaligned</a> = 0</td></tr>
<tr class="separator:a3b545804f1aea61c32f5eb4bd5c03f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a303a3037ad21eb6ff5a4c825464cf699"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a303a3037ad21eb6ff5a4c825464cf699">external_interrupt_pending</a></td></tr>
<tr class="separator:a303a3037ad21eb6ff5a4c825464cf699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb4f92ab3aa21a54ce3815106ff440d"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#acdb4f92ab3aa21a54ce3815106ff440d">software_interrupt_pending</a></td></tr>
<tr class="separator:acdb4f92ab3aa21a54ce3815106ff440d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c23178471c4b59fa6eb9b61612618e5"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a9c23178471c4b59fa6eb9b61612618e5">timer_interrupt_pending</a></td></tr>
<tr class="separator:a9c23178471c4b59fa6eb9b61612618e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae44f2353f9e9f75fe14cb2823efd762"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#aae44f2353f9e9f75fe14cb2823efd762">is_interrupt</a></td></tr>
<tr class="separator:aae44f2353f9e9f75fe14cb2823efd762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6045be9d2c5d22f3b1b73349de4605"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a6b6045be9d2c5d22f3b1b73349de4605">is_exception</a></td></tr>
<tr class="separator:a6b6045be9d2c5d22f3b1b73349de4605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c0831b73e753b02ccee98c657316a35"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a6c0831b73e753b02ccee98c657316a35">is_trap</a></td></tr>
<tr class="separator:a6c0831b73e753b02ccee98c657316a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea7a382ba62ed326b9f6b02e5cf68b7"><td class="memItemLeft" align="right" valign="top">wire&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a1ea7a382ba62ed326b9f6b02e5cf68b7">stall_bit</a> =<a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a></td></tr>
<tr class="separator:a1ea7a382ba62ed326b9f6b02e5cf68b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0be5461ddc0dde9098a8790fa2f0779"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ab0be5461ddc0dde9098a8790fa2f0779">mstatus_mie</a></td></tr>
<tr class="separator:ab0be5461ddc0dde9098a8790fa2f0779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f1cad960437bf82d101bdea293e9d4"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a86f1cad960437bf82d101bdea293e9d4">mstatus_mpie</a></td></tr>
<tr class="separator:a86f1cad960437bf82d101bdea293e9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f92ca7d9744734cceeee8ba2d980033"><td class="memItemLeft" align="right" valign="top">reg[1:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a7f92ca7d9744734cceeee8ba2d980033">mstatus_mpp</a></td></tr>
<tr class="separator:a7f92ca7d9744734cceeee8ba2d980033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09bd2b9f5058ce5b7c8033623e5043d4"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a09bd2b9f5058ce5b7c8033623e5043d4">mie_meie</a></td></tr>
<tr class="separator:a09bd2b9f5058ce5b7c8033623e5043d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f5200db69042a69a52796c88eb43be"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a83f5200db69042a69a52796c88eb43be">mie_mtie</a></td></tr>
<tr class="separator:a83f5200db69042a69a52796c88eb43be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a423285d7fcd1e92d8206b21330568f54"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a423285d7fcd1e92d8206b21330568f54">mie_msie</a></td></tr>
<tr class="separator:a423285d7fcd1e92d8206b21330568f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0747c7a79625effa1474201bc1787262"><td class="memItemLeft" align="right" valign="top">reg[29:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a0747c7a79625effa1474201bc1787262">mtvec_base</a></td></tr>
<tr class="separator:a0747c7a79625effa1474201bc1787262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e2f7280d46161a2b5847d8e920895b"><td class="memItemLeft" align="right" valign="top">reg[1:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ab7e2f7280d46161a2b5847d8e920895b">mtvec_mode</a></td></tr>
<tr class="separator:ab7e2f7280d46161a2b5847d8e920895b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce81dc3ef8b8483cb8bf0eaac286404"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a4ce81dc3ef8b8483cb8bf0eaac286404">mscratch</a></td></tr>
<tr class="separator:a4ce81dc3ef8b8483cb8bf0eaac286404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ab52662e494b825ff9725049c5f937"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a40ab52662e494b825ff9725049c5f937">mepc</a></td></tr>
<tr class="separator:a40ab52662e494b825ff9725049c5f937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f19ca8e6953a71a1e5c156f1fd002b9"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a6f19ca8e6953a71a1e5c156f1fd002b9">mcause_intbit</a></td></tr>
<tr class="separator:a6f19ca8e6953a71a1e5c156f1fd002b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd9cf755f820bdc6ae5f0290a351b0e"><td class="memItemLeft" align="right" valign="top">reg[3:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#aadd9cf755f820bdc6ae5f0290a351b0e">mcause_code</a></td></tr>
<tr class="separator:aadd9cf755f820bdc6ae5f0290a351b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb76a2693a40682284a658fcb81fd92"><td class="memItemLeft" align="right" valign="top">reg[31:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a0bb76a2693a40682284a658fcb81fd92">mtval</a></td></tr>
<tr class="separator:a0bb76a2693a40682284a658fcb81fd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9610149ddf8677960995df28658d4bf6"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a9610149ddf8677960995df28658d4bf6">mip_meip</a></td></tr>
<tr class="separator:a9610149ddf8677960995df28658d4bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad413208b1d2716eb051a541a57601850"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ad413208b1d2716eb051a541a57601850">mip_mtip</a></td></tr>
<tr class="separator:ad413208b1d2716eb051a541a57601850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64b1838351a696d4f3ef47e01014bf1"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#ae64b1838351a696d4f3ef47e01014bf1">mip_msip</a></td></tr>
<tr class="separator:ae64b1838351a696d4f3ef47e01014bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a8a75648409328d2053ce46601f76f"><td class="memItemLeft" align="right" valign="top">reg[63:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a52a8a75648409328d2053ce46601f76f">mcycle</a></td></tr>
<tr class="separator:a52a8a75648409328d2053ce46601f76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a546dbcf321736e6750731ae288d8c"><td class="memItemLeft" align="right" valign="top">reg[63:0]&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#aa0a546dbcf321736e6750731ae288d8c">minstret</a></td></tr>
<tr class="separator:aa0a546dbcf321736e6750731ae288d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c56fd684a86de8fdb972cd816a29071"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a7c56fd684a86de8fdb972cd816a29071">mcountinhibit_cy</a></td></tr>
<tr class="separator:a7c56fd684a86de8fdb972cd816a29071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6def78ba2684ab192bc8e480ca0a0f07"><td class="memItemLeft" align="right" valign="top">reg&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="as__rv32i__csr_8c.html#a6def78ba2684ab192bc8e480ca0a0f07">mcountinhibit_ir</a></td></tr>
<tr class="separator:a6def78ba2684ab192bc8e480ca0a0f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="a22feb8d3fee2efca85b8c2fa3f7863d6" name="a22feb8d3fee2efca85b8c2fa3f7863d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22feb8d3fee2efca85b8c2fa3f7863d6">&#9670;&#160;</a></span>if() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">end if </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__csr_8c.html#aaaaf45623d466dd2aca097433348f5c6">go_to_trap</a> &amp;&amp;!&#160;</td>
          <td class="paramname"><em>o_go_to_trap_q</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a567afba35db05df452f0ef878363b150" name="a567afba35db05df452f0ef878363b150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a567afba35db05df452f0ef878363b150">&#9670;&#160;</a></span>if() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__csr_8c.html#aacd4132bcbf514dea040402f3f44b555">i_csr_index</a>&#160;</td>
          <td class="paramname"> = <code>=&#160;<a class="el" href="as__rv32i__csr_8c.html#a60c467fee796b1cf54f617820d091397">MCAUSE</a>&#160;&amp;&amp;&#160;<a class="el" href="as__rv32i__csr_8c.html#ab09aa055ffea1520309065d46e864b7f">csr_enable</a></code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00287">287</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a8277f4ca8ff7e63033af539f41a4a10d" name="a8277f4ca8ff7e63033af539f41a4a10d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8277f4ca8ff7e63033af539f41a4a10d">&#9670;&#160;</a></span>if() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="as__rv32i__csr_8c.html#af7306f4eb0695d1f982a02472a30eb88">i_funct3</a>&#160;</td>
          <td class="paramname">[1:0] = <code>=&#160;2'b01</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00176">176</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a15b8fe21493c7117f4e0d1663ea0b195" name="a15b8fe21493c7117f4e0d1663ea0b195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b8fe21493c7117f4e0d1663ea0b195">&#9670;&#160;</a></span>csr_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] csr_data</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00126">126</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ab09aa055ffea1520309065d46e864b7f" name="ab09aa055ffea1520309065d46e864b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09aa055ffea1520309065d46e864b7f">&#9670;&#160;</a></span>csr_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire csr_enable = <a class="el" href="as__rv32i__alu_8c.html#a24d80b289df0e5d52ac91aa84f37a430">opcode_system</a> &amp;&amp; i_funct3!=0 &amp;&amp; <a class="el" href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a> &amp;&amp; !<a class="el" href="as__rv32i__core_8c.html#a980b54770b4b96a6d98ab9a6d3464961">writeback_change_pc</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00127">127</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a701e20ede2b2c02ba54e284fd511a91d" name="a701e20ede2b2c02ba54e284fd511a91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a701e20ede2b2c02ba54e284fd511a91d">&#9670;&#160;</a></span>csr_in</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] csr_in</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00125">125</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="afcf2e92317850ade91dacc918730392a" name="afcf2e92317850ade91dacc918730392a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcf2e92317850ade91dacc918730392a">&#9670;&#160;</a></span>CSRRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam CSRRC = 3'b011</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00073">73</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a4d2fdb61f40a2a7b7807ccf8b1572246" name="a4d2fdb61f40a2a7b7807ccf8b1572246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2fdb61f40a2a7b7807ccf8b1572246">&#9670;&#160;</a></span>CSRRCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam CSRRCI = 3'b111</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00076">76</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a5d877d41d7cf193ddc10c1daf7ef1d5e" name="a5d877d41d7cf193ddc10c1daf7ef1d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d877d41d7cf193ddc10c1daf7ef1d5e">&#9670;&#160;</a></span>CSRRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam CSRRS = 3'b010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00072">72</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a192cc32e51e425d78a6ed2a8a5557b48" name="a192cc32e51e425d78a6ed2a8a5557b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192cc32e51e425d78a6ed2a8a5557b48">&#9670;&#160;</a></span>CSRRSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam CSRRSI = 3'b110</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00075">75</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a34d68e6b71d368dc5823817cd9082a37" name="a34d68e6b71d368dc5823817cd9082a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d68e6b71d368dc5823817cd9082a37">&#9670;&#160;</a></span>CSRRW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam CSRRW = 3'b001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR operation type ///. </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00071">71</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="af9c9459b201e2cbe3662e9d90d12b629" name="af9c9459b201e2cbe3662e9d90d12b629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c9459b201e2cbe3662e9d90d12b629">&#9670;&#160;</a></span>CSRRWI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam CSRRWI = 3'b101</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00074">74</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ad0d2ce5a026cba4d8c27f3f12f898e2f" name="ad0d2ce5a026cba4d8c27f3f12f898e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d2ce5a026cba4d8c27f3f12f898e2f">&#9670;&#160;</a></span>EBREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam EBREAK = 3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00113">113</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a23ae1123d9338232561061aaada43f00" name="a23ae1123d9338232561061aaada43f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23ae1123d9338232561061aaada43f00">&#9670;&#160;</a></span>ECALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam ECALL = 11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00116">116</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a303a3037ad21eb6ff5a4c825464cf699" name="a303a3037ad21eb6ff5a4c825464cf699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a303a3037ad21eb6ff5a4c825464cf699">&#9670;&#160;</a></span>external_interrupt_pending</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg external_interrupt_pending</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00135">135</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="aaaaf45623d466dd2aca097433348f5c6" name="aaaaf45623d466dd2aca097433348f5c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaaf45623d466dd2aca097433348f5c6">&#9670;&#160;</a></span>go_to_trap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg go_to_trap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00129">129</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a099f0d7e789c16b0b58efd1f006982ef" name="a099f0d7e789c16b0b58efd1f006982ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a099f0d7e789c16b0b58efd1f006982ef">&#9670;&#160;</a></span>i_ce</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] input wire [11:0] input wire [31:0] input wire [31:0] output reg [31:0] input wire [31:0] input wire output reg [31:0] output reg [31:0] output reg output reg input wire input wire i_ce</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pipeline Control ///. </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00066">66</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="abdc6042c340fc35bb39564a9321a4844" name="abdc6042c340fc35bb39564a9321a4844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdc6042c340fc35bb39564a9321a4844">&#9670;&#160;</a></span>i_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire i_clk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00032">32</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="aacd4132bcbf514dea040402f3f44b555" name="aacd4132bcbf514dea040402f3f44b555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd4132bcbf514dea040402f3f44b555">&#9670;&#160;</a></span>i_csr_index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] input wire [11:0] i_csr_index</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00051">51</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a6e6d0725c296d1cb97c4f7402948908d" name="a6e6d0725c296d1cb97c4f7402948908d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e6d0725c296d1cb97c4f7402948908d">&#9670;&#160;</a></span>i_external_interrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire i_external_interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupts ///. </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00035">35</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="af7306f4eb0695d1f982a02472a30eb88" name="af7306f4eb0695d1f982a02472a30eb88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7306f4eb0695d1f982a02472a30eb88">&#9670;&#160;</a></span>i_funct3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] i_funct3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSR instruction ///. </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00050">50</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a9c11190c8615fe163ba6c1ad8eec058e" name="a9c11190c8615fe163ba6c1ad8eec058e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c11190c8615fe163ba6c1ad8eec058e">&#9670;&#160;</a></span>i_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] input wire [11:0] input wire [31:0] i_imm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00052">52</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a4eb89c70645a8741458231c067e9c649" name="a4eb89c70645a8741458231c067e9c649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb89c70645a8741458231c067e9c649">&#9670;&#160;</a></span>i_is_ebreak</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire i_is_ebreak</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00042">42</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="aff11586a1e3180943bd0cfd8edf94b66" name="aff11586a1e3180943bd0cfd8edf94b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff11586a1e3180943bd0cfd8edf94b66">&#9670;&#160;</a></span>i_is_ecall</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire i_is_ecall</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00041">41</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a813bc4e856df409384d380f3e139cc45" name="a813bc4e856df409384d380f3e139cc45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a813bc4e856df409384d380f3e139cc45">&#9670;&#160;</a></span>i_is_inst_illegal</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire i_is_inst_illegal</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exceptions ///. </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00040">40</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ab0a0d4f6c8572434b653e2ed792aa8ce" name="ab0a0d4f6c8572434b653e2ed792aa8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0a0d4f6c8572434b653e2ed792aa8ce">&#9670;&#160;</a></span>i_is_mret</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire i_is_mret</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00043">43</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="adddde0aec1e91a6e08f3fb67ef26547b" name="adddde0aec1e91a6e08f3fb67ef26547b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adddde0aec1e91a6e08f3fb67ef26547b">&#9670;&#160;</a></span>i_minstret_inc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] input wire [11:0] input wire [31:0] input wire [31:0] output reg [31:0] input wire [31:0] input wire output reg [31:0] output reg [31:0] output reg output reg input wire i_minstret_inc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00063">63</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a8bcdbee3ff9302804ae50a10c497b4ea" name="a8bcdbee3ff9302804ae50a10c497b4ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bcdbee3ff9302804ae50a10c497b4ea">&#9670;&#160;</a></span>i_opcode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] i_opcode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instruction/Load/Store Misaligned Exception///. </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00046">46</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a555a308f8c05788044cf70ec35840817" name="a555a308f8c05788044cf70ec35840817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a555a308f8c05788044cf70ec35840817">&#9670;&#160;</a></span>i_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] input wire [11:0] input wire [31:0] input wire [31:0] output reg [31:0] input wire [31:0] i_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00057">57</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ae0962263b020a5f3e8a00692431c2515" name="ae0962263b020a5f3e8a00692431c2515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0962263b020a5f3e8a00692431c2515">&#9670;&#160;</a></span>i_rs1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] input wire [11:0] input wire [31:0] input wire [31:0] i_rs1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00053">53</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ab282bee0f05786f936484bda2593806e" name="ab282bee0f05786f936484bda2593806e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab282bee0f05786f936484bda2593806e">&#9670;&#160;</a></span>i_rst_n</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire i_rst_n</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00032">32</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a1e04e0f3fcb0b9eb86a7a3c5eed2fd5e" name="a1e04e0f3fcb0b9eb86a7a3c5eed2fd5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e04e0f3fcb0b9eb86a7a3c5eed2fd5e">&#9670;&#160;</a></span>i_software_interrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire i_software_interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00036">36</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a04f5dc4fe67f9d756adaf67da4ac52c0" name="a04f5dc4fe67f9d756adaf67da4ac52c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04f5dc4fe67f9d756adaf67da4ac52c0">&#9670;&#160;</a></span>i_stall</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] input wire [11:0] input wire [31:0] input wire [31:0] output reg [31:0] input wire [31:0] input wire output reg [31:0] output reg [31:0] output reg output reg input wire input wire input wire i_stall</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00067">67</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ab4db8bcbc52e5ea6eff3f8fee39eab6d" name="ab4db8bcbc52e5ea6eff3f8fee39eab6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4db8bcbc52e5ea6eff3f8fee39eab6d">&#9670;&#160;</a></span>i_timer_interrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire i_timer_interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00037">37</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="aba4226798438727ff4bfcb13fb67d990" name="aba4226798438727ff4bfcb13fb67d990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4226798438727ff4bfcb13fb67d990">&#9670;&#160;</a></span>i_y</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] i_y</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00047">47</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a493627af19508d318725110ec668c648" name="a493627af19508d318725110ec668c648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a493627af19508d318725110ec668c648">&#9670;&#160;</a></span>ILLEGAL_INSTRUCTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam ILLEGAL_INSTRUCTION = 2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00112">112</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a10ef036b0d5a8aabb78c1ea80b892fce" name="a10ef036b0d5a8aabb78c1ea80b892fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10ef036b0d5a8aabb78c1ea80b892fce">&#9670;&#160;</a></span>INSTRUCTION_ADDRESS_MISALIGNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam INSTRUCTION_ADDRESS_MISALIGNED = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00111">111</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a6b6045be9d2c5d22f3b1b73349de4605" name="a6b6045be9d2c5d22f3b1b73349de4605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b6045be9d2c5d22f3b1b73349de4605">&#9670;&#160;</a></span>is_exception</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg is_exception</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00139">139</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a3b545804f1aea61c32f5eb4bd5c03f06" name="a3b545804f1aea61c32f5eb4bd5c03f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b545804f1aea61c32f5eb4bd5c03f06">&#9670;&#160;</a></span>is_inst_addr_misaligned</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">is_inst_addr_misaligned = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00133">133</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="aae44f2353f9e9f75fe14cb2823efd762" name="aae44f2353f9e9f75fe14cb2823efd762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae44f2353f9e9f75fe14cb2823efd762">&#9670;&#160;</a></span>is_interrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg is_interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00138">138</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a2439835f08bd8a4fe64ca061e8650a63" name="a2439835f08bd8a4fe64ca061e8650a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2439835f08bd8a4fe64ca061e8650a63">&#9670;&#160;</a></span>is_load_addr_misaligned</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="as__rv32i__alu_8c.html#a8b898c62e2bd4471eacdecb5b1fe47a4">always</a> *<a class="el" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> is_load_addr_misaligned = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00131">131</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ad9a05ed16f594d5b94a364b10e722518" name="ad9a05ed16f594d5b94a364b10e722518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9a05ed16f594d5b94a364b10e722518">&#9670;&#160;</a></span>is_store_addr_misaligned</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">is_store_addr_misaligned = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00132">132</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a6c0831b73e753b02ccee98c657316a35" name="a6c0831b73e753b02ccee98c657316a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c0831b73e753b02ccee98c657316a35">&#9670;&#160;</a></span>is_trap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg is_trap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00140">140</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a4d9ca9ed37a16a393d901fad751bc25d" name="a4d9ca9ed37a16a393d901fad751bc25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d9ca9ed37a16a393d901fad751bc25d">&#9670;&#160;</a></span>LOAD_ADDRESS_MISALIGNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam LOAD_ADDRESS_MISALIGNED = 4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00114">114</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a04c05155df30e460ab0679c0d28c21b7" name="a04c05155df30e460ab0679c0d28c21b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c05155df30e460ab0679c0d28c21b7">&#9670;&#160;</a></span>MACHINE_EXTERNAL_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MACHINE_EXTERNAL_INTERRUPT = 11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00110">110</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a4f95bc85a31625aa084eaa67f0379eb4" name="a4f95bc85a31625aa084eaa67f0379eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f95bc85a31625aa084eaa67f0379eb4">&#9670;&#160;</a></span>MACHINE_SOFTWARE_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MACHINE_SOFTWARE_INTERRUPT =3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mcause codes /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00108">108</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ae0b9bf54afdd7c075420b7215dc0f4fa" name="ae0b9bf54afdd7c075420b7215dc0f4fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0b9bf54afdd7c075420b7215dc0f4fa">&#9670;&#160;</a></span>MACHINE_TIMER_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MACHINE_TIMER_INTERRUPT = 7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00109">109</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a90f47c25e0dc4d41876fe286bbb03943" name="a90f47c25e0dc4d41876fe286bbb03943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f47c25e0dc4d41876fe286bbb03943">&#9670;&#160;</a></span>MARCHID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MARCHID = 12'hF12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00081">81</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a60c467fee796b1cf54f617820d091397" name="a60c467fee796b1cf54f617820d091397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60c467fee796b1cf54f617820d091397">&#9670;&#160;</a></span>MCAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MCAUSE = 12'h342</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00094">94</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="aadd9cf755f820bdc6ae5f0290a351b0e" name="aadd9cf755f820bdc6ae5f0290a351b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd9cf755f820bdc6ae5f0290a351b0e">&#9670;&#160;</a></span>mcause_code</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [3:0] mcause_code</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00155">155</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a6f19ca8e6953a71a1e5c156f1fd002b9" name="a6f19ca8e6953a71a1e5c156f1fd002b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f19ca8e6953a71a1e5c156f1fd002b9">&#9670;&#160;</a></span>mcause_intbit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg mcause_intbit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00154">154</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a6c88d062936c110f0b7dcf6ae1b69e70" name="a6c88d062936c110f0b7dcf6ae1b69e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c88d062936c110f0b7dcf6ae1b69e70">&#9670;&#160;</a></span>MCOUNTINHIBIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MCOUNTINHIBIT = 12'h320</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00105">105</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a7c56fd684a86de8fdb972cd816a29071" name="a7c56fd684a86de8fdb972cd816a29071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c56fd684a86de8fdb972cd816a29071">&#9670;&#160;</a></span>mcountinhibit_cy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg mcountinhibit_cy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00165">165</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a6def78ba2684ab192bc8e480ca0a0f07" name="a6def78ba2684ab192bc8e480ca0a0f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6def78ba2684ab192bc8e480ca0a0f07">&#9670;&#160;</a></span>mcountinhibit_ir</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg mcountinhibit_ir</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00166">166</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="aa2dbec97f20c1c366ea87d9f5db186fe" name="aa2dbec97f20c1c366ea87d9f5db186fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2dbec97f20c1c366ea87d9f5db186fe">&#9670;&#160;</a></span>MCYCLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MCYCLE = 12'hB00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>machine counters/timers /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00099">99</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a52a8a75648409328d2053ce46601f76f" name="a52a8a75648409328d2053ce46601f76f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a8a75648409328d2053ce46601f76f">&#9670;&#160;</a></span>mcycle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [63:0] mcycle</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00160">160</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a36b67233e67b0de72e826c5cc7a7ee55" name="a36b67233e67b0de72e826c5cc7a7ee55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36b67233e67b0de72e826c5cc7a7ee55">&#9670;&#160;</a></span>MCYCLEH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MCYCLEH = 12'hB80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00100">100</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a955d2e251d275a5c8e32906771f89d69" name="a955d2e251d275a5c8e32906771f89d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955d2e251d275a5c8e32906771f89d69">&#9670;&#160;</a></span>MEPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MEPC = 12'h341</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00093">93</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a40ab52662e494b825ff9725049c5f937" name="a40ab52662e494b825ff9725049c5f937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40ab52662e494b825ff9725049c5f937">&#9670;&#160;</a></span>mepc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] mepc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00153">153</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ac448221a132f78d915be932ececbf829" name="ac448221a132f78d915be932ececbf829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac448221a132f78d915be932ececbf829">&#9670;&#160;</a></span>MHARTID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MHARTID = 12'hF14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00083">83</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a841130c9365eaefd2889f89092475673" name="a841130c9365eaefd2889f89092475673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841130c9365eaefd2889f89092475673">&#9670;&#160;</a></span>MIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MIE = 12'h304</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00088">88</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a09bd2b9f5058ce5b7c8033623e5043d4" name="a09bd2b9f5058ce5b7c8033623e5043d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09bd2b9f5058ce5b7c8033623e5043d4">&#9670;&#160;</a></span>mie_meie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg mie_meie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00147">147</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a423285d7fcd1e92d8206b21330568f54" name="a423285d7fcd1e92d8206b21330568f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a423285d7fcd1e92d8206b21330568f54">&#9670;&#160;</a></span>mie_msie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg mie_msie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00149">149</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a83f5200db69042a69a52796c88eb43be" name="a83f5200db69042a69a52796c88eb43be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83f5200db69042a69a52796c88eb43be">&#9670;&#160;</a></span>mie_mtie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg mie_mtie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00148">148</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="aa6705a5d1c15363c2bb63660714c48e5" name="aa6705a5d1c15363c2bb63660714c48e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6705a5d1c15363c2bb63660714c48e5">&#9670;&#160;</a></span>MIMPID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MIMPID = 12'hF13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00082">82</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a1faaddeb284a62a3760c858d4cc6b429" name="a1faaddeb284a62a3760c858d4cc6b429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1faaddeb284a62a3760c858d4cc6b429">&#9670;&#160;</a></span>MINSTRET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MINSTRET = 12'hB02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00103">103</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="aa0a546dbcf321736e6750731ae288d8c" name="aa0a546dbcf321736e6750731ae288d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a546dbcf321736e6750731ae288d8c">&#9670;&#160;</a></span>minstret</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [63:0] minstret</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00164">164</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a70288aafbf98f6f8dfaddfeed44eaf86" name="a70288aafbf98f6f8dfaddfeed44eaf86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70288aafbf98f6f8dfaddfeed44eaf86">&#9670;&#160;</a></span>MINSTRETH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MINSTRETH = 12'hBB2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00104">104</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a3aa0638ee8489bfa6f8c4bd308a7d78e" name="a3aa0638ee8489bfa6f8c4bd308a7d78e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aa0638ee8489bfa6f8c4bd308a7d78e">&#9670;&#160;</a></span>MIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MIP = 12'h344</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00096">96</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a9610149ddf8677960995df28658d4bf6" name="a9610149ddf8677960995df28658d4bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9610149ddf8677960995df28658d4bf6">&#9670;&#160;</a></span>mip_meip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg mip_meip</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00157">157</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ae64b1838351a696d4f3ef47e01014bf1" name="ae64b1838351a696d4f3ef47e01014bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae64b1838351a696d4f3ef47e01014bf1">&#9670;&#160;</a></span>mip_msip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg mip_msip</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00159">159</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ad413208b1d2716eb051a541a57601850" name="ad413208b1d2716eb051a541a57601850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad413208b1d2716eb051a541a57601850">&#9670;&#160;</a></span>mip_mtip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg mip_mtip</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00158">158</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a7972e28f31fadd816b7eb4900a622a63" name="a7972e28f31fadd816b7eb4900a622a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7972e28f31fadd816b7eb4900a622a63">&#9670;&#160;</a></span>MISA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MISA = 12'h301</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00087">87</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="afc9a76ab9a74927beba0dd12b8045782" name="afc9a76ab9a74927beba0dd12b8045782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc9a76ab9a74927beba0dd12b8045782">&#9670;&#160;</a></span>MSCRATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MSCRATCH = 12'h340</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>machine trap handling /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00092">92</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a4ce81dc3ef8b8483cb8bf0eaac286404" name="a4ce81dc3ef8b8483cb8bf0eaac286404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ce81dc3ef8b8483cb8bf0eaac286404">&#9670;&#160;</a></span>mscratch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] mscratch</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00152">152</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="aeaa3be020e8f3c256dcc65ec7d9bce2b" name="aeaa3be020e8f3c256dcc65ec7d9bce2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaa3be020e8f3c256dcc65ec7d9bce2b">&#9670;&#160;</a></span>MSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MSTATUS = 12'h300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>machine trap setup /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00086">86</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ab0be5461ddc0dde9098a8790fa2f0779" name="ab0be5461ddc0dde9098a8790fa2f0779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0be5461ddc0dde9098a8790fa2f0779">&#9670;&#160;</a></span>mstatus_mie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg mstatus_mie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00144">144</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a86f1cad960437bf82d101bdea293e9d4" name="a86f1cad960437bf82d101bdea293e9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f1cad960437bf82d101bdea293e9d4">&#9670;&#160;</a></span>mstatus_mpie</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg mstatus_mpie</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00145">145</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a7f92ca7d9744734cceeee8ba2d980033" name="a7f92ca7d9744734cceeee8ba2d980033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f92ca7d9744734cceeee8ba2d980033">&#9670;&#160;</a></span>mstatus_mpp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [1:0] mstatus_mpp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00146">146</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="afe7bdb89e83e2e11cd1bbe59cd00bad0" name="afe7bdb89e83e2e11cd1bbe59cd00bad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7bdb89e83e2e11cd1bbe59cd00bad0">&#9670;&#160;</a></span>MTVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MTVAL = 12'h343</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00095">95</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a0bb76a2693a40682284a658fcb81fd92" name="a0bb76a2693a40682284a658fcb81fd92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb76a2693a40682284a658fcb81fd92">&#9670;&#160;</a></span>mtval</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [31:0] mtval</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00156">156</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="abac1fd6bddf0e0a95b353e92463c65d8" name="abac1fd6bddf0e0a95b353e92463c65d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abac1fd6bddf0e0a95b353e92463c65d8">&#9670;&#160;</a></span>MTVEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MTVEC = 12'h305</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00089">89</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a0747c7a79625effa1474201bc1787262" name="a0747c7a79625effa1474201bc1787262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0747c7a79625effa1474201bc1787262">&#9670;&#160;</a></span>mtvec_base</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [29:0] mtvec_base</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00150">150</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ab7e2f7280d46161a2b5847d8e920895b" name="ab7e2f7280d46161a2b5847d8e920895b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e2f7280d46161a2b5847d8e920895b">&#9670;&#160;</a></span>mtvec_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg [1:0] mtvec_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00151">151</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a45e31944f01874ebd79dbc6eee25679e" name="a45e31944f01874ebd79dbc6eee25679e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e31944f01874ebd79dbc6eee25679e">&#9670;&#160;</a></span>MVENDORID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam MVENDORID = 12'hF11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>machine info /// </p>

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00080">80</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a85f5d27673588f2de669f27952c693cc" name="a85f5d27673588f2de669f27952c693cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85f5d27673588f2de669f27952c693cc">&#9670;&#160;</a></span>new_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">new_pc = 0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00128">128</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ab3e886cf775fa58e6cd3395e418d94fe" name="ab3e886cf775fa58e6cd3395e418d94fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e886cf775fa58e6cd3395e418d94fe">&#9670;&#160;</a></span>o_csr_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] input wire [11:0] input wire [31:0] input wire [31:0] output reg [31:0] o_csr_out</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00054">54</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a350495f7942995299aa739780b21f121" name="a350495f7942995299aa739780b21f121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a350495f7942995299aa739780b21f121">&#9670;&#160;</a></span>o_go_to_trap_q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] input wire [11:0] input wire [31:0] input wire [31:0] output reg [31:0] input wire [31:0] input wire output reg [31:0] output reg [31:0] output reg o_go_to_trap_q</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00061">61</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a6dd036a5ebfc1cf712874fb321b4d30e" name="a6dd036a5ebfc1cf712874fb321b4d30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd036a5ebfc1cf712874fb321b4d30e">&#9670;&#160;</a></span>o_return_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] input wire [11:0] input wire [31:0] input wire [31:0] output reg [31:0] input wire [31:0] input wire output reg [31:0] o_return_address</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00059">59</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="af91d0dafb58bfbbd344c4b82b46c1ea1" name="af91d0dafb58bfbbd344c4b82b46c1ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af91d0dafb58bfbbd344c4b82b46c1ea1">&#9670;&#160;</a></span>o_return_from_trap_q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] input wire [11:0] input wire [31:0] input wire [31:0] output reg [31:0] input wire [31:0] input wire output reg [31:0] output reg [31:0] output reg output reg o_return_from_trap_q</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00062">62</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a0450168598a6d3af4d2c00955dcd6f5e" name="a0450168598a6d3af4d2c00955dcd6f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0450168598a6d3af4d2c00955dcd6f5e">&#9670;&#160;</a></span>o_trap_address</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] input wire [11:0] input wire [31:0] input wire [31:0] output reg [31:0] input wire [31:0] input wire output reg [31:0] output reg [31:0] o_trap_address</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00060">60</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="abf201e639da48baf0171fb750fbd26aa" name="abf201e639da48baf0171fb750fbd26aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf201e639da48baf0171fb750fbd26aa">&#9670;&#160;</a></span>opcode_branch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_branch =<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`BRANCH]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00121">121</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a2af48b4ee1ccb6bbe90bf6abcf11f6fd" name="a2af48b4ee1ccb6bbe90bf6abcf11f6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2af48b4ee1ccb6bbe90bf6abcf11f6fd">&#9670;&#160;</a></span>opcode_jal</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_jal =<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`JAL]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00122">122</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a50683779282979c5551fd6b8897ad490" name="a50683779282979c5551fd6b8897ad490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50683779282979c5551fd6b8897ad490">&#9670;&#160;</a></span>opcode_jalr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_jalr =<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`JALR]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00123">123</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="aafe548d8dabb0c2fc8db859f8df5a2d0" name="aafe548d8dabb0c2fc8db859f8df5a2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafe548d8dabb0c2fc8db859f8df5a2d0">&#9670;&#160;</a></span>opcode_load</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_load =<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`LOAD]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00120">120</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="afd4a65e551dadf41ca3ba30a81ee8ea5" name="afd4a65e551dadf41ca3ba30a81ee8ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4a65e551dadf41ca3ba30a81ee8ea5">&#9670;&#160;</a></span>opcode_store</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_store =<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`STORE]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00119">119</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a24d80b289df0e5d52ac91aa84f37a430" name="a24d80b289df0e5d52ac91aa84f37a430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d80b289df0e5d52ac91aa84f37a430">&#9670;&#160;</a></span>opcode_system</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire opcode_system =<a class="el" href="as__rv32i__csr_8c.html#a8bcdbee3ff9302804ae50a10c497b4ea">i_opcode</a>[`<a class="el" href="as__rv32i__soc___t_b_8c.html#a85aaa49b90f958c9f3171f41ee8cf58b">SYSTEM</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00124">124</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="ac7c3088cd70f892285a91e30614c2e7a" name="ac7c3088cd70f892285a91e30614c2e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7c3088cd70f892285a91e30614c2e7a">&#9670;&#160;</a></span>return_from_trap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg return_from_trap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00130">130</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="acdb4f92ab3aa21a54ce3815106ff440d" name="acdb4f92ab3aa21a54ce3815106ff440d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdb4f92ab3aa21a54ce3815106ff440d">&#9670;&#160;</a></span>software_interrupt_pending</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg software_interrupt_pending</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00136">136</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a1ea7a382ba62ed326b9f6b02e5cf68b7" name="a1ea7a382ba62ed326b9f6b02e5cf68b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea7a382ba62ed326b9f6b02e5cf68b7">&#9670;&#160;</a></span>stall_bit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">wire stall_bit =<a class="el" href="as__rv32i__csr_8c.html#a04f5dc4fe67f9d756adaf67da4ac52c0">i_stall</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00141">141</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a0034603af0550a5191118bc101047d77" name="a0034603af0550a5191118bc101047d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0034603af0550a5191118bc101047d77">&#9670;&#160;</a></span>STORE_ADDRESS_MISALIGNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">localparam STORE_ADDRESS_MISALIGNED = 6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00115">115</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="a9c23178471c4b59fa6eb9b61612618e5" name="a9c23178471c4b59fa6eb9b61612618e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c23178471c4b59fa6eb9b61612618e5">&#9670;&#160;</a></span>timer_interrupt_pending</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">reg timer_interrupt_pending</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00137">137</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
<a id="aa7fabccc7c7b45cc541c588971bf2768" name="aa7fabccc7c7b45cc541c588971bf2768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7fabccc7c7b45cc541c588971bf2768">&#9670;&#160;</a></span>writeback_change_pc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire [`OPCODE_WIDTH-1:0] input wire [31:0] input wire [2:0] input wire [11:0] input wire [31:0] input wire [31:0] output reg [31:0] input wire [31:0] input wire writeback_change_pc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="as__rv32i__csr_8c_source.html#l00058">58</a> of file <a class="el" href="as__rv32i__csr_8c_source.html">as_rv32i_csr.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_35191fc563656ec8e3f935b60461952d.html">RISC-V-main</a></li><li class="navelem"><a class="el" href="dir_275d7bbcd657260ed72fb35e0e3948dd.html">Docs</a></li><li class="navelem"><a class="el" href="dir_569154f18a69f4f69df5baf3de4c8d50.html">RTL</a></li><li class="navelem"><a class="el" href="as__rv32i__csr_8c.html">as_rv32i_csr.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
