Test case 118

Optimisations:
  Iverilog: 
  Verilator: -fno-localize -O3
  CXXRTL: -O1
  CXXSLG: -O0
  Xcelium: 
  CXXSLG_SV2V: -O4

Inputs:
  inj_select_a_1755301683136_508 = 0
  rst = 0
  bus_in = 6a5a6a4f
  clk = 0

Mismatched outputs:
  bus_out:
    Verilator=01001111000000000101101001101010
    Iverilog=01001111011010100101101001101010
    CXXRTL=01001111011010100101101001101010
    CXXSLG=01001111011010100101101001101010
    CXXSLG_SV2V=01001111011010100101101001101010
    Xcelium=01001111011010100101101001101010
