transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+F:/Lab_Work/Learning/FFT/FFT_Verilog/rtl {F:/Lab_Work/Learning/FFT/FFT_Verilog/rtl/top.v}
vlog -vlog01compat -work work +incdir+F:/Lab_Work/Learning/FFT/FFT_Verilog/prj/ip {F:/Lab_Work/Learning/FFT/FFT_Verilog/prj/ip/ip_multi.v}
vlog -vlog01compat -work work +incdir+F:/Lab_Work/Learning/FFT/FFT_Verilog/rtl {F:/Lab_Work/Learning/FFT/FFT_Verilog/rtl/A_RAM.v}
vlog -vlog01compat -work work +incdir+F:/Lab_Work/Learning/FFT/FFT_Verilog/rtl {F:/Lab_Work/Learning/FFT/FFT_Verilog/rtl/butterfly.v}
vlog -vlog01compat -work work +incdir+F:/Lab_Work/Learning/FFT/FFT_Verilog/rtl {F:/Lab_Work/Learning/FFT/FFT_Verilog/rtl/ram_contral.v}

vlog -vlog01compat -work work +incdir+F:/Lab_Work/Learning/FFT/FFT_Verilog/prj/../testbench {F:/Lab_Work/Learning/FFT/FFT_Verilog/prj/../testbench/tb_top.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_top

add wave *
view structure
view signals
run -all
