
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: /home/timothyjabez/lscc/radiant/2023.1/synpbase
OS: Ubuntu 22.04.3 LTS
Hostname: timothyjabez-MS-7D99
max virtual memory: unlimited (bytes)
max user processes: 127149
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys HDL compiler and linker, Version comp202303synp1, Build 100R, Built May 29 2023 10:12:46, @4755044

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
62       /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54)

*******************************************************************
Modules that may have changed as a result of file changes: 136
MID:  lib.cell.view
0        work.DDR_MEM_1.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
1        work.DDR_MEM_1_ipgen_common_logic.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
2        work.DDR_MEM_1_ipgen_dq_dqs_dm_unit.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
3        work.DDR_MEM_1_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
4        work.DDR_MEM_1_ipgen_lscc_ddr_mem.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
5        work.DDR_MEM_1_ipgen_lscc_pll.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
6        work.DDR_MEM_1_ipgen_mddrx2_4_ca.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
7        work.DDR_MEM_1_ipgen_mddrx2_4_ck_cke_odt.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
8        work.DDR_MEM_1_ipgen_mem_sync.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
9        work.DDR_MEM_1_ipgen_moshx2_4_csn.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
10       work.DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
11       work.DDR_MEM_1_ipgen_oddrx2_4_ck.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
189      work.I2C_DPHY_1.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
190      work.I2C_DPHY_1_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
191      work.I2C_DPHY_1_ipgen_lscc_delay_gen.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
192      work.I2C_DPHY_1_ipgen_lscc_i2c_bus_cntrl_fsm_top.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
193      work.I2C_DPHY_1_ipgen_lscc_i2c_glitch_filter.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
194      work.I2C_DPHY_1_ipgen_lscc_i2c_master.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
195      work.I2C_DPHY_1_ipgen_lscc_i2c_master_arbtr.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
196      work.I2C_DPHY_1_ipgen_lscc_i2c_master_byte_rx_fsm.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
197      work.I2C_DPHY_1_ipgen_lscc_i2c_master_byte_tx_fsm.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
198      work.I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
199      work.I2C_DPHY_1_ipgen_lscc_i2c_master_cntrl_fsm_top.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
200      work.I2C_DPHY_1_ipgen_lscc_i2c_master_controller.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
201      work.I2C_DPHY_1_ipgen_lscc_i2c_master_lmmi.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
202      work.I2C_DPHY_1_ipgen_lscc_i2c_master_native.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
203      work.I2C_DPHY_1_ipgen_lscc_i2c_master_start_gen.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
204      work.I2C_DPHY_1_ipgen_lscc_i2c_master_stop_gen.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
205      work.I2C_DPHY_1_ipgen_lscc_sclk_gen.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
206      work.I2C_DPHY_2.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
207      work.I2C_DPHY_2_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
208      work.I2C_DPHY_2_ipgen_lscc_delay_gen.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
209      work.I2C_DPHY_2_ipgen_lscc_i2c_bus_cntrl_fsm_top.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
210      work.I2C_DPHY_2_ipgen_lscc_i2c_glitch_filter.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
211      work.I2C_DPHY_2_ipgen_lscc_i2c_master.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
212      work.I2C_DPHY_2_ipgen_lscc_i2c_master_arbtr.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
213      work.I2C_DPHY_2_ipgen_lscc_i2c_master_byte_rx_fsm.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
214      work.I2C_DPHY_2_ipgen_lscc_i2c_master_byte_tx_fsm.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
215      work.I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
216      work.I2C_DPHY_2_ipgen_lscc_i2c_master_cntrl_fsm_top.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
217      work.I2C_DPHY_2_ipgen_lscc_i2c_master_controller.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
218      work.I2C_DPHY_2_ipgen_lscc_i2c_master_lmmi.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
219      work.I2C_DPHY_2_ipgen_lscc_i2c_master_native.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
220      work.I2C_DPHY_2_ipgen_lscc_i2c_master_start_gen.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
221      work.I2C_DPHY_2_ipgen_lscc_i2c_master_stop_gen.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
222      work.I2C_DPHY_2_ipgen_lscc_sclk_gen.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
12       work.MIPI_DPHY_1.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
13       work.MIPI_DPHY_1_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
14       work.MIPI_DPHY_1_ipgen_lscc_clock_divider.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
15       work.MIPI_DPHY_1_ipgen_lscc_gddr_sync.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
16       work.MIPI_DPHY_1_ipgen_lscc_mipi_dphy.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
17       work.MIPI_DPHY_1_ipgen_lscc_mipi_dphy_soft_rx.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
18       work.MIPI_DPHY_1_ipgen_lscc_mipi_dphy_soft_tx.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
19       work.MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
20       work.MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_tx.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
21       work.MIPI_DPHY_1_ipgen_lscc_pll.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
22       work.MIPI_DPHY_2.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
23       work.MIPI_DPHY_2_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
24       work.MIPI_DPHY_2_ipgen_lscc_clock_divider.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
25       work.MIPI_DPHY_2_ipgen_lscc_gddr_sync.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
26       work.MIPI_DPHY_2_ipgen_lscc_mipi_dphy.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
27       work.MIPI_DPHY_2_ipgen_lscc_mipi_dphy_soft_rx.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
28       work.MIPI_DPHY_2_ipgen_lscc_mipi_dphy_soft_tx.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
29       work.MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_rx.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
30       work.MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
31       work.MIPI_DPHY_2_ipgen_lscc_pll.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
223      work.PLL_1.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
224      work.PLL_1_ipgen_lscc_apb2lmmi.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
225      work.PLL_1_ipgen_lscc_pll.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
32       work.lscc_add_sub.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
33       work.lscc_adder.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
34       work.lscc_cntr.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
35       work.lscc_complex_mult.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
36       work.lscc_distributed_dpram.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
37       work.lscc_distributed_rom.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
38       work.lscc_distributed_spram.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
39       work.lscc_fifo.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
40       work.lscc_fifo_dc.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
41       work.lscc_fifo_dc_fwft_fabric.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
42       work.lscc_fifo_dc_hw_core.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
43       work.lscc_fifo_dc_main.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
44       work.lscc_fifo_fwft_fabric.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
45       work.lscc_fifo_hw_core.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
46       work.lscc_fifo_main.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
47       work.lscc_fifo_mem.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
48       work.lscc_fifo_mem_core.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
49       work.lscc_fifo_mem_main.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
50       work.lscc_hard_fifo.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
51       work.lscc_hard_fifo_dc.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
52       work.lscc_mult_accumulate.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
53       work.lscc_mult_add_sub.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
54       work.lscc_mult_add_sub_sum.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
55       work.lscc_multiplier.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
56       work.lscc_multiplier_dsp.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
57       work.lscc_multiplier_lut.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
58       work.lscc_ram_dp.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
59       work.lscc_ram_dp_core.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
60       work.lscc_ram_dp_main.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
61       work.lscc_ram_dp_true.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
62       work.lscc_ram_dp_true_core.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
63       work.lscc_ram_dp_true_inst.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
64       work.lscc_ram_dp_true_main.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
65       work.lscc_ram_dq.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
66       work.lscc_ram_dq_core.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
67       work.lscc_ram_dq_inst.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
68       work.lscc_ram_dq_main.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
69       work.lscc_rom.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
70       work.lscc_rom_inst.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
71       work.lscc_rom_inst_core.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
72       work.lscc_shift_register.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
73       work.lscc_soft_fifo.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
74       work.lscc_soft_fifo_dc.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
75       work.lscc_subtractor.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
76       work.lscc_write_through.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
98       work.main.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (module definition)
77       work.pmi_add.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
78       work.pmi_addsub.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
79       work.pmi_complex_mult.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
80       work.pmi_counter.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
81       work.pmi_distributed_dpram.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
82       work.pmi_distributed_rom.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
83       work.pmi_distributed_shift_reg.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
84       work.pmi_distributed_spram.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
85       work.pmi_fifo.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
86       work.pmi_fifo_dc.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
87       work.pmi_mac.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
88       work.pmi_mult.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
89       work.pmi_multaddsub.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
90       work.pmi_multaddsubsum.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
91       work.pmi_ram_dp.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
92       work.pmi_ram_dp_be.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
93       work.pmi_ram_dp_true.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
94       work.pmi_ram_dq.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
95       work.pmi_ram_dq_be.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
96       work.pmi_rom.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)
97       work.pmi_sub.verilog may have changed because the following files changed:
                        /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v (2023-10-08 01:52:44, 2023-10-08 01:54:54) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 52
FID:  path (timestamp)
56       /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v (2023-10-08 01:43:46)
57       /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v (2023-10-02 19:12:04)
58       /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v (2023-10-02 19:12:04)
59       /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v (2023-10-02 19:12:04)
60       /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v (2023-10-02 19:12:04)
61       /home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v (2023-10-02 19:12:04)
63       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v (2023-03-20 16:59:25)
64       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v (2023-03-20 16:59:02)
65       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v (2023-04-18 20:16:42)
66       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v (2023-04-18 20:19:22)
67       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v (2023-04-18 20:19:54)
68       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v (2023-04-05 03:42:45)
69       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v (2019-08-05 01:40:57)
70       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v (2023-05-07 20:30:52)
71       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v (2021-09-09 19:26:39)
72       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v (2019-08-05 01:41:47)
73       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v (2022-11-24 18:34:14)
74       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v (2022-11-24 18:58:52)
75       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v (2022-11-24 18:57:37)
76       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v (2020-03-18 01:18:16)
77       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v (2020-03-18 01:17:43)
78       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v (2020-03-18 01:15:40)
79       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v (2019-08-05 01:42:13)
80       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v (2022-10-06 19:25:14)
81       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v (2019-08-05 01:43:15)
82       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_add.v (2019-07-10 17:12:46)
83       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v (2019-07-10 17:13:20)
84       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v (2019-07-10 17:14:03)
85       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_counter.v (2019-07-10 17:14:35)
86       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_dpram.v (2019-08-05 20:55:15)
87       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_rom.v (2019-08-05 20:55:15)
88       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_shift_reg.v (2022-10-18 02:05:48)
89       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_distributed_spram.v (2019-08-05 20:55:15)
90       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v (2021-12-21 21:54:41)
91       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v (2021-12-21 21:57:43)
92       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_lifcl.v (2020-05-10 19:31:25)
93       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mac.v (2019-07-10 17:15:11)
94       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_mult.v (2019-07-10 17:15:37)
95       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v (2019-07-10 17:16:06)
96       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v (2019-07-10 17:16:55)
97       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v (2022-02-15 18:51:13)
98       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v (2022-02-15 19:07:36)
99       /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_true.v (2022-02-15 18:51:54)
100      /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v (2022-02-15 18:52:03)
101      /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v (2022-02-15 18:52:13)
102      /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_rom.v (2022-02-15 18:52:24)
103      /home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_sub.v (2019-07-10 17:17:30)
104      /home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/lifcl.v (2023-06-14 19:48:15)
105      /home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/lucent/pmi_def.v (2023-05-31 14:22:03)
106      /home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/vlog/hypermods.v (2023-05-31 14:22:18)
107      /home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/vlog/scemi_objects.v (2023-05-31 14:22:18)
108      /home/timothyjabez/lscc/radiant/2023.1/synpbase/lib/vlog/scemi_pipes.svh (2023-05-31 14:22:18)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
