// Seed: 3819682875
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    output wand id_2,
    output tri id_3,
    input supply1 id_4,
    output tri id_5,
    output supply0 id_6,
    output uwire id_7,
    output tri0 id_8
);
  assign id_6 = id_4;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    output tri id_3,
    input supply1 id_4,
    output wor id_5,
    input tri id_6,
    input uwire id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    output wire id_13,
    input supply0 id_14,
    output tri1 id_15,
    input wand id_16,
    output supply1 id_17,
    input supply0 id_18,
    input tri0 id_19,
    input wand id_20,
    input tri0 id_21,
    input wand id_22,
    input wire id_23,
    input wor id_24,
    input tri0 id_25
);
  integer id_27;
  module_0(
      id_20, id_11, id_1, id_11, id_12, id_17, id_11, id_3, id_15
  );
  wire id_28;
  wire id_29;
  xor (
      id_15,
      id_20,
      id_16,
      id_18,
      id_14,
      id_19,
      id_24,
      id_12,
      id_25,
      id_4,
      id_2,
      id_7,
      id_0,
      id_27,
      id_6,
      id_9,
      id_8,
      id_23,
      id_22,
      id_21
  );
endmodule
