# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TESTE_TESTADOR2.srcs/sources_1/new/teste_testador2.vhd" \

# Do not sort compile order
nosort
