01_1010_0_000__000001  // LDI R0 1
01_01010__001__000011  // LDI R1 2
01_00000__010_000_001  // ADD R2 R0 R1
01_1010_0_100__000110  // LDI R4 6
00_1_010_100__0000001  // ST R2 mem[R4+1]