Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 29 12:44:27 2023
| Host         : LAPTOP-NUP5ASSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.118        0.000                      0                  228        0.099        0.000                      0                  228        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.118        0.000                      0                  228        0.099        0.000                      0                  228        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_rb_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.164ns (21.313%)  route 4.297ns (78.687%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y47         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.820     6.495    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.052    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.176 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.402     7.578    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.702 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.769     8.471    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.595 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_man_states_q[2]_i_2/O
                         net (fo=13, routed)          1.301     9.896    man/M_man_trigger_start
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.150    10.046 r  man/M_rb_q[3]_i_1/O
                         net (fo=4, routed)           0.572    10.618    man/M_rb_d
    SLICE_X59Y37         FDRE                                         r  man/M_rb_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.514    14.919    man/CLK
    SLICE_X59Y37         FDRE                                         r  man/M_rb_q_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X59Y37         FDRE (Setup_fdre_C_CE)      -0.407    14.736    man/M_rb_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_rb_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.164ns (21.313%)  route 4.297ns (78.687%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y47         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.820     6.495    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.052    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.176 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.402     7.578    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.702 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.769     8.471    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.595 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_man_states_q[2]_i_2/O
                         net (fo=13, routed)          1.301     9.896    man/M_man_trigger_start
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.150    10.046 r  man/M_rb_q[3]_i_1/O
                         net (fo=4, routed)           0.572    10.618    man/M_rb_d
    SLICE_X59Y37         FDRE                                         r  man/M_rb_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.514    14.919    man/CLK
    SLICE_X59Y37         FDRE                                         r  man/M_rb_q_reg[1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X59Y37         FDRE (Setup_fdre_C_CE)      -0.407    14.736    man/M_rb_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_rb_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.164ns (22.078%)  route 4.108ns (77.922%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y47         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.820     6.495    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.052    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.176 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.402     7.578    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.702 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.769     8.471    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.595 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_man_states_q[2]_i_2/O
                         net (fo=13, routed)          1.301     9.896    man/M_man_trigger_start
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.150    10.046 r  man/M_rb_q[3]_i_1/O
                         net (fo=4, routed)           0.382    10.429    man/M_rb_d
    SLICE_X58Y37         FDRE                                         r  man/M_rb_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.514    14.919    man/CLK
    SLICE_X58Y37         FDRE                                         r  man/M_rb_q_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X58Y37         FDRE (Setup_fdre_C_CE)      -0.407    14.736    man/M_rb_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_rb_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.164ns (22.078%)  route 4.108ns (77.922%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y47         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.820     6.495    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.052    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.176 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.402     7.578    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.702 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.769     8.471    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.595 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_man_states_q[2]_i_2/O
                         net (fo=13, routed)          1.301     9.896    man/M_man_trigger_start
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.150    10.046 r  man/M_rb_q[3]_i_1/O
                         net (fo=4, routed)           0.382    10.429    man/M_rb_d
    SLICE_X58Y37         FDRE                                         r  man/M_rb_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.514    14.919    man/CLK
    SLICE_X58Y37         FDRE                                         r  man/M_rb_q_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X58Y37         FDRE (Setup_fdre_C_CE)      -0.407    14.736    man/M_rb_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_ra_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 1.138ns (22.028%)  route 4.028ns (77.972%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y47         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.820     6.495    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.052    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.176 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.402     7.578    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.702 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.769     8.471    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.595 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_man_states_q[2]_i_2/O
                         net (fo=13, routed)          1.130     9.725    man/M_man_trigger_start
    SLICE_X59Y37         LUT4 (Prop_lut4_I1_O)        0.124     9.849 r  man/M_ra_q[3]_i_1/O
                         net (fo=4, routed)           0.474    10.323    man/M_ra_d
    SLICE_X58Y36         FDRE                                         r  man/M_ra_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.513    14.918    man/CLK
    SLICE_X58Y36         FDRE                                         r  man/M_ra_q_reg[0]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X58Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.937    man/M_ra_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_ra_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 1.138ns (22.028%)  route 4.028ns (77.972%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y47         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.820     6.495    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.052    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.176 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.402     7.578    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.702 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.769     8.471    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.595 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_man_states_q[2]_i_2/O
                         net (fo=13, routed)          1.130     9.725    man/M_man_trigger_start
    SLICE_X59Y37         LUT4 (Prop_lut4_I1_O)        0.124     9.849 r  man/M_ra_q[3]_i_1/O
                         net (fo=4, routed)           0.474    10.323    man/M_ra_d
    SLICE_X58Y36         FDRE                                         r  man/M_ra_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.513    14.918    man/CLK
    SLICE_X58Y36         FDRE                                         r  man/M_ra_q_reg[1]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X58Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.937    man/M_ra_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_ra_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 1.138ns (22.028%)  route 4.028ns (77.972%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y47         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.820     6.495    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.052    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.176 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.402     7.578    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.702 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.769     8.471    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.595 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_man_states_q[2]_i_2/O
                         net (fo=13, routed)          1.130     9.725    man/M_man_trigger_start
    SLICE_X59Y37         LUT4 (Prop_lut4_I1_O)        0.124     9.849 r  man/M_ra_q[3]_i_1/O
                         net (fo=4, routed)           0.474    10.323    man/M_ra_d
    SLICE_X58Y36         FDRE                                         r  man/M_ra_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.513    14.918    man/CLK
    SLICE_X58Y36         FDRE                                         r  man/M_ra_q_reg[2]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X58Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.937    man/M_ra_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_ra_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 1.138ns (22.028%)  route 4.028ns (77.972%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y47         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.820     6.495    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.052    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.176 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.402     7.578    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.702 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.769     8.471    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.595 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_man_states_q[2]_i_2/O
                         net (fo=13, routed)          1.130     9.725    man/M_man_trigger_start
    SLICE_X59Y37         LUT4 (Prop_lut4_I1_O)        0.124     9.849 r  man/M_ra_q[3]_i_1/O
                         net (fo=4, routed)           0.474    10.323    man/M_ra_d
    SLICE_X58Y36         FDRE                                         r  man/M_ra_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.513    14.918    man/CLK
    SLICE_X58Y36         FDRE                                         r  man/M_ra_q_reg[3]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X58Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.937    man/M_ra_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_bsel_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.262ns (23.965%)  route 4.004ns (76.035%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y47         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.820     6.495    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.052    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.176 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.402     7.578    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.702 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.769     8.471    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.595 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_man_states_q[2]_i_2/O
                         net (fo=13, routed)          0.607     9.202    man/M_man_trigger_start
    SLICE_X56Y38         LUT4 (Prop_lut4_I1_O)        0.124     9.326 r  man/M_bsel_q[2]_i_2/O
                         net (fo=1, routed)           0.452     9.778    man/M_bsel_d
    SLICE_X56Y38         LUT4 (Prop_lut4_I2_O)        0.124     9.902 r  man/M_bsel_q[2]_i_1/O
                         net (fo=1, routed)           0.521    10.423    man/M_bsel_q[2]_i_1_n_0
    SLICE_X56Y38         FDRE                                         r  man/M_bsel_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.450    14.855    man/CLK
    SLICE_X56Y38         FDRE                                         r  man/M_bsel_q_reg[2]/C
                         clock pessimism              0.272    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X56Y38         FDRE (Setup_fdre_C_D)       -0.045    15.047    man/M_bsel_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_man_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.164ns (23.244%)  route 3.844ns (76.756%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.572     5.156    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y47         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.820     6.495    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X57Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.433     7.052    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.176 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.402     7.578    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.702 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.769     8.471    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.595 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_man_states_q[2]_i_2/O
                         net (fo=13, routed)          1.083     9.678    man/M_man_trigger_start
    SLICE_X54Y36         LUT3 (Prop_lut3_I1_O)        0.150     9.828 r  man/FSM_sequential_M_man_states_q[1]_i_1/O
                         net (fo=1, routed)           0.336    10.164    man/FSM_sequential_M_man_states_q[1]_i_1_n_0
    SLICE_X54Y36         FDRE                                         r  man/FSM_sequential_M_man_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.447    14.852    man/CLK
    SLICE_X54Y36         FDRE                                         r  man/FSM_sequential_M_man_states_q_reg[1]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X54Y36         FDRE (Setup_fdre_C_D)       -0.240    14.836    man/FSM_sequential_M_man_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  4.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.569     1.513    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.803    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.960    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.013 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.013    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.025    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.569     1.513    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.803    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.960    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.026 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.026    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.025    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.569     1.513    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.803    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.960    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.049 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.049    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0_n_6
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.025    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.569     1.513    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.803    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.960    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.051 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.051    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.025    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y50         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.569     1.513    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.803    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.960    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.000    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.053 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.053    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X56Y51         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.025    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y51         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.569     1.513    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.803    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.960    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.000    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.066 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.066    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X56Y51         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.025    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y51         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.539    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y48         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.812    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.972 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.012    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.066 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.066    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X58Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.863     2.052    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.595     1.539    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y48         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.812    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.972 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.012    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.077 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.077    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X58Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.863     2.052    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X58Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.536    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X58Y54         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.119     1.796    buttoncond_gen_0[1].buttoncond/sync/M_pipe_d__0[1]
    SLICE_X58Y53         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     2.051    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X58Y53         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.500     1.552    
    SLICE_X58Y53         FDRE (Hold_fdre_C_D)         0.070     1.622    buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.569     1.513    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y49         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.803    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.960    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.000 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.000    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.089 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.089    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0_n_6
    SLICE_X56Y51         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.835     2.025    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X56Y51         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.134     1.914    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y45   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y47   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y50   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y50   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y50   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y50   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y51   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X51Y44   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y44   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y44   reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y44   seg/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y46   seg/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y46   seg/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y46   seg/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y46   seg/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y45   M_test_mode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C



