#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct  4 15:06:43 2023
# Process ID: 960
# Current directory: C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11824 C:\Users\ai770741\Documents\TP_Brost\tp2_p1\tp2_p1\tp2_p1.xpr
# Log file: C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/vivado.log
# Journal file: C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.xpr
INFO: [Project 1-313] Project file moved from 'C:/formation_hls/tp2_p1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ai770741/Documents/TP_Brost/tp2_p1/video_vga_7511_zed/zed_board.xdc', nor could it be found using path 'C:/formation_hls/video_vga_7511_zed/zed_board.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/hls/im_load'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 812.246 ; gain = 130.820
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 15:07:12 2023...
/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:i2c_sender_adv7511:1.0 - i2c_sender_adv7511_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:hls:im_load:1.1 - im_load_0
Successfully read diagram <design_1> from BD file <C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 983.840 ; gain = 0.000
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/hls/im_load/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/hls/im_load'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:im_load:1.1 [get_ips  design_1_im_load_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_im_load_0_0 from Im_load 1.1 to Im_load 1.1
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'mode_V' (xilinx.com:signal:data:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_im_load_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'mode_V'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_im_load_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_im_load_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\ai770741\Documents\TP_Brost\tp2_p1\tp2_p1\tp2_p1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_im_load_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /video_ctrl/adv_7511/i2c_sender_adv7511_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/im_load_0/mode_V

Wrote  : <C:\Users\ai770741\Documents\TP_Brost\tp2_p1\tp2_p1\tp2_p1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/i2c_sender_adv7511_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block im_load_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
Exporting to file C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1152.406 ; gain = 153.332
export_ip_user_files -of_objects [get_files C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.ip_user_files -ipstatic_source_dir C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.cache/compile_simlib/modelsim} {questa=C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.cache/compile_simlib/questa} {riviera=C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.cache/compile_simlib/riviera} {activehdl=C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 15:12:11 2023...
