/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] _00_;
  wire [4:0] _01_;
  reg [6:0] _02_;
  wire [16:0] _03_;
  wire [12:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [25:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [18:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [3:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [44:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [20:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [29:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~((celloutsig_1_6z[5] | celloutsig_1_0z) & celloutsig_1_5z[0]);
  assign celloutsig_1_19z = ~((celloutsig_1_17z | celloutsig_1_4z[3]) & celloutsig_1_2z[0]);
  assign celloutsig_1_8z = { celloutsig_1_4z[9:0], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z } + { celloutsig_1_2z[0], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_5z = celloutsig_0_2z[12:1] + _00_;
  assign celloutsig_1_15z = celloutsig_1_8z[20:14] + celloutsig_1_8z[10:4];
  assign celloutsig_1_18z = { celloutsig_1_15z[5:0], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_17z } + { celloutsig_1_6z[7:0], celloutsig_1_6z };
  assign celloutsig_0_21z = { celloutsig_0_15z, celloutsig_0_4z } + { _01_[4], celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_6z[5:4], celloutsig_0_16z } + celloutsig_0_14z[6:2];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_6z[6:1], celloutsig_0_8z };
  reg [12:0] _14_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _14_ <= 13'h0000;
    else _14_ <= { in_data[21:10], celloutsig_0_0z };
  assign { _00_, _04_[0] } = _14_;
  reg [16:0] _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _15_ <= 17'h00000;
    else _15_ <= { celloutsig_0_5z, celloutsig_0_7z };
  assign { _03_[16:11], _01_[4], _03_[9:0] } = _15_;
  assign celloutsig_0_46z = { celloutsig_0_21z[1:0], celloutsig_0_37z } / { 1'h1, celloutsig_0_14z[4:0] };
  assign celloutsig_0_6z = in_data[18:11] / { 1'h1, _00_[7:1] };
  assign celloutsig_0_0z = in_data[92:76] == in_data[95:79];
  assign celloutsig_0_3z = celloutsig_0_2z[5:3] == { in_data[31:30], celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[116:114] == { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_17z = celloutsig_1_11z[23:8] == { celloutsig_1_9z[11:6], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_15z = { _02_[2:0], celloutsig_0_3z } == celloutsig_0_6z[4:1];
  assign celloutsig_0_37z = celloutsig_0_22z[3:0] % { 1'h1, _03_[8:6] };
  assign celloutsig_0_4z = { in_data[2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } % { 1'h1, in_data[19:17] };
  assign celloutsig_1_7z = celloutsig_1_6z[10:5] % { 1'h1, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_4z[8:0], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_10z } % { 1'h1, celloutsig_1_8z[26:0], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_9z = in_data[82:79] % { 1'h1, _00_[2:0] };
  assign celloutsig_0_2z = { _00_, _04_[0], celloutsig_0_0z } % { 1'h1, in_data[91:79] };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } * { in_data[182:180], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_4z[10:3], celloutsig_1_5z } * { celloutsig_1_4z[9:4], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_7z = celloutsig_0_2z[6:2] * { celloutsig_0_2z[9:6], celloutsig_0_3z };
  assign celloutsig_0_47z = celloutsig_0_12z[15:1] != { celloutsig_0_23z[11:4], celloutsig_0_19z, celloutsig_0_35z };
  assign celloutsig_1_0z = in_data[163:153] != in_data[117:107];
  assign celloutsig_1_1z = { in_data[154:137], celloutsig_1_0z } != in_data[125:107];
  assign celloutsig_0_8z = in_data[25:9] != { _00_[9:4], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_10z = { celloutsig_0_5z[4:1], celloutsig_0_3z } != celloutsig_0_7z;
  assign celloutsig_0_18z = celloutsig_0_2z[13:2] != { celloutsig_0_6z[7:6], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_19z = { in_data[60:47], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_18z } != { celloutsig_0_14z[5:2], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_35z = - { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_1_2z = - in_data[111:107];
  assign celloutsig_1_5z = - in_data[140:136];
  assign celloutsig_1_9z = - { celloutsig_1_8z[26:21], celloutsig_1_7z };
  assign celloutsig_0_12z = - { in_data[21:4], celloutsig_0_6z };
  assign celloutsig_0_14z = - celloutsig_0_2z[8:2];
  assign celloutsig_0_16z = - celloutsig_0_7z[3:1];
  assign celloutsig_0_23z = - { celloutsig_0_22z[3:0], celloutsig_0_2z, celloutsig_0_8z };
  assign _01_[3:0] = celloutsig_0_9z;
  assign _03_[10] = _01_[4];
  assign _04_[12:1] = _00_;
  assign { out_data[148:128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
