Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 10 16:20:11 2023
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : report_drc -file ethernet_2port_drc_opted.rpt -pb ethernet_2port_drc_opted.pb -rpx ethernet_2port_drc_opted.rpx
| Design       : ethernet_2port
| Device       : xc7a100tfgg484-2
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 23
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| REQP-1839 | Warning  | RAMB36 async control check | 2          |
| REQP-1840 | Warning  | RAMB18 async control check | 20         |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: u1/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (u1/mac_test0/fifo_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: u2/camera_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (u2/mac_test0/fifo_rd_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[10] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[6]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[11] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[7]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[4] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[0]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[5] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[1]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[6] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[2]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[7] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[3]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[8] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[4]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[9] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[5]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[10] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[6]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[11] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[7]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[4] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[0]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[5] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[1]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[6] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[2]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[7] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[3]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[8] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[4]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[9] (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[5]) which is driven by a register (u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ENARDEN (net: u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg_0) which is driven by a register (u1/mac_test0/mac_top0/icmp0/ram_wr_en_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[10] (net: u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[6]) which is driven by a register (u2/mac_test0/mac_top0/icmp0/ram_write_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[11] (net: u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[7]) which is driven by a register (u2/mac_test0/mac_top0/icmp0/ram_write_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg has an input control pin u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[9] (net: u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/Q[5]) which is driven by a register (u2/mac_test0/mac_top0/icmp0/ram_write_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


