// Seed: 3439335456
module module_0 (
    output wire id_0,
    output wire id_1,
    input  wand id_2,
    output tri  id_3
    , id_8,
    input  tri  id_4,
    input  tri0 id_5
    , id_9,
    input  tri1 id_6
);
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output wire id_2,
    input tri id_3
    , id_9,
    input tri1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply1 id_7
);
  assign id_9 = 1 == id_4 ? -1 == id_5 : -1 ? id_6 : id_5;
  logic id_10;
  ;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_6,
      id_1,
      id_7
  );
  wire  id_12;
  logic id_13;
endmodule
