TimeQuest Timing Analyzer report for Question1
Fri May 20 12:08:28 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 12. Slow Model Setup: 'CLK~'
 13. Slow Model Setup: 'CLK50'
 14. Slow Model Hold: 'CLK50'
 15. Slow Model Hold: 'CLK~'
 16. Slow Model Hold: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 17. Slow Model Recovery: 'CLK~'
 18. Slow Model Removal: 'CLK~'
 19. Slow Model Minimum Pulse Width: 'CLK~'
 20. Slow Model Minimum Pulse Width: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 21. Slow Model Minimum Pulse Width: 'CLK50'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 36. Fast Model Setup: 'CLK~'
 37. Fast Model Setup: 'CLK50'
 38. Fast Model Hold: 'CLK50'
 39. Fast Model Hold: 'CLK~'
 40. Fast Model Hold: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 41. Fast Model Recovery: 'CLK~'
 42. Fast Model Removal: 'CLK~'
 43. Fast Model Minimum Pulse Width: 'CLK~'
 44. Fast Model Minimum Pulse Width: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'
 45. Fast Model Minimum Pulse Width: 'CLK50'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Output Enable Times
 51. Minimum Output Enable Times
 52. Output Disable Times
 53. Minimum Output Disable Times
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Setup Transfers
 60. Hold Transfers
 61. Recovery Transfers
 62. Removal Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Question1                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                           ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; Clock Name                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                     ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; CLK50                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK50 }                                   ;
; CLK~                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK~ }                                    ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { NewLCD:inst3|LCD_Display:inst|CLK_400HZ } ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                       ;
+------------+-----------------+-----------------------------------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                                                 ;
+------------+-----------------+-----------------------------------------+------------------------------------------------------+
; 132.26 MHz ; 132.26 MHz      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;                                                      ;
; 222.62 MHz ; 200.0 MHz       ; CLK~                                    ; limit due to low minimum pulse width violation (tcl) ;
; 294.9 MHz  ; 294.9 MHz       ; CLK50                                   ;                                                      ;
+------------+-----------------+-----------------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -7.326 ; -117.471      ;
; CLK~                                    ; -3.492 ; -124.994      ;
; CLK50                                   ; -2.391 ; -44.117       ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLK50                                   ; -2.549 ; -2.549        ;
; CLK~                                    ; 0.391  ; 0.000         ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.391  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK~  ; 0.114 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK~  ; 0.656 ; 0.000         ;
+-------+-------+---------------+


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLK~                                    ; -2.000 ; -134.222      ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -1.423 ; -53.230       ;
; CLK50                                   ; -1.380 ; -22.380       ;
+-----------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -7.326 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.889      ;
; -7.326 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.889      ;
; -7.326 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.889      ;
; -7.326 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.889      ;
; -7.326 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.889      ;
; -7.326 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.889      ;
; -7.322 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.885      ;
; -7.322 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.885      ;
; -7.322 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.885      ;
; -7.322 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.885      ;
; -7.322 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.885      ;
; -7.322 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.885      ;
; -7.312 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.875      ;
; -7.312 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.875      ;
; -7.312 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.875      ;
; -7.312 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.875      ;
; -7.312 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.875      ;
; -7.312 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.875      ;
; -7.282 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.845      ;
; -7.282 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.845      ;
; -7.282 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.845      ;
; -7.282 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.845      ;
; -7.282 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.845      ;
; -7.282 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.973     ; 6.845      ;
; -7.236 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.788      ;
; -7.236 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.788      ;
; -7.236 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.788      ;
; -7.236 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.788      ;
; -7.236 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.788      ;
; -7.236 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.788      ;
; -7.236 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.788      ;
; -7.236 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.788      ;
; -7.236 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.788      ;
; -7.236 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.788      ;
; -7.236 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.788      ;
; -7.236 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.788      ;
; -7.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.787      ;
; -7.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.787      ;
; -7.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.787      ;
; -7.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.787      ;
; -7.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.787      ;
; -7.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.787      ;
; -7.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.787      ;
; -7.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.787      ;
; -7.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.787      ;
; -7.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.787      ;
; -7.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.787      ;
; -7.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.787      ;
; -7.232 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.784      ;
; -7.232 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.784      ;
; -7.232 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.784      ;
; -7.232 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.784      ;
; -7.232 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.784      ;
; -7.232 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.784      ;
; -7.231 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.783      ;
; -7.231 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.783      ;
; -7.231 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.783      ;
; -7.231 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.783      ;
; -7.231 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.783      ;
; -7.231 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.783      ;
; -7.230 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.782      ;
; -7.230 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.782      ;
; -7.230 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.782      ;
; -7.230 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.782      ;
; -7.230 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.782      ;
; -7.230 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.782      ;
; -7.194 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME  ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.746      ;
; -7.194 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME  ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.746      ;
; -7.194 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME  ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.746      ;
; -7.194 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME  ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.746      ;
; -7.194 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME  ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.746      ;
; -7.194 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME  ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.746      ;
; -7.038 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.983     ; 6.591      ;
; -7.038 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.983     ; 6.591      ;
; -7.038 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.983     ; 6.591      ;
; -7.038 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.983     ; 6.591      ;
; -7.038 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.983     ; 6.591      ;
; -7.038 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.983     ; 6.591      ;
; -6.837 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.389      ;
; -6.837 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.389      ;
; -6.837 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.389      ;
; -6.837 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.389      ;
; -6.837 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.389      ;
; -6.837 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.984     ; 6.389      ;
; -6.561 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.533      ;
; -6.561 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.533      ;
; -6.561 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.533      ;
; -6.561 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.533      ;
; -6.561 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.533      ;
; -6.557 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.529      ;
; -6.557 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.529      ;
; -6.557 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.529      ;
; -6.557 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.529      ;
; -6.557 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.529      ;
; -6.547 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.519      ;
; -6.547 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.519      ;
; -6.547 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.519      ;
; -6.547 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.519      ;
; -6.547 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.519      ;
; -6.517 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.064     ; 7.489      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK~'                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.492 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[1]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.499      ;
; -3.492 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[1]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.499      ;
; -3.492 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[1]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.499      ;
; -3.492 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[1]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.499      ;
; -3.492 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[1]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.499      ;
; -3.492 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[1]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.499      ;
; -3.484 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[1]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.495      ;
; -3.484 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[1]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.495      ;
; -3.484 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[1]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.495      ;
; -3.484 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[1]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.495      ;
; -3.484 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[1]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.495      ;
; -3.484 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[1]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.495      ;
; -3.292 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[7]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.299      ;
; -3.292 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[7]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.299      ;
; -3.292 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[7]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.299      ;
; -3.292 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[7]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.299      ;
; -3.292 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[7]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.299      ;
; -3.292 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[7]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.299      ;
; -3.281 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[7]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.292      ;
; -3.281 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[7]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.292      ;
; -3.281 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[7]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.292      ;
; -3.281 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[7]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.292      ;
; -3.281 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[7]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.292      ;
; -3.281 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[7]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.292      ;
; -3.276 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[6]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.283      ;
; -3.276 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[6]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.283      ;
; -3.276 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[6]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.283      ;
; -3.276 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[6]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.283      ;
; -3.276 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[6]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.283      ;
; -3.276 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[6]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.283      ;
; -3.272 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[6]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.283      ;
; -3.272 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[6]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.283      ;
; -3.272 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[6]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.283      ;
; -3.272 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[6]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.283      ;
; -3.272 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[6]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.283      ;
; -3.272 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[6]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.283      ;
; -3.260 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[3]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.267      ;
; -3.260 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[3]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.267      ;
; -3.260 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[3]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.267      ;
; -3.260 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[3]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.267      ;
; -3.260 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[3]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.267      ;
; -3.260 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[3]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.267      ;
; -3.259 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[5]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.266      ;
; -3.259 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[5]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.266      ;
; -3.259 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[5]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.266      ;
; -3.259 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[5]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.266      ;
; -3.259 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[5]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.266      ;
; -3.259 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[5]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.266      ;
; -3.253 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[3]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.264      ;
; -3.253 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[5]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.264      ;
; -3.253 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[3]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.264      ;
; -3.253 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[3]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.264      ;
; -3.253 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[3]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.264      ;
; -3.253 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[3]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.264      ;
; -3.253 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[3]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.264      ;
; -3.253 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[5]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.264      ;
; -3.253 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[5]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.264      ;
; -3.253 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[5]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.264      ;
; -3.253 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[5]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.264      ;
; -3.253 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[5]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.264      ;
; -3.244 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[4]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.251      ;
; -3.244 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[4]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.251      ;
; -3.244 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[4]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.251      ;
; -3.244 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[4]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.251      ;
; -3.244 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[4]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.251      ;
; -3.244 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[4]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.251      ;
; -3.243 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[2]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.250      ;
; -3.243 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[2]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.250      ;
; -3.243 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[2]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.250      ;
; -3.243 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[2]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.250      ;
; -3.243 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[2]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.250      ;
; -3.243 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[2]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.250      ;
; -3.242 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[2]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.253      ;
; -3.242 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[4]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.253      ;
; -3.242 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[2]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.253      ;
; -3.242 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[2]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.253      ;
; -3.242 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[2]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.253      ;
; -3.242 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[2]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.253      ;
; -3.242 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[2]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.253      ;
; -3.242 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[4]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.253      ;
; -3.242 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[4]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.253      ;
; -3.242 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[4]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.253      ;
; -3.242 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[4]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.253      ;
; -3.242 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[4]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.253      ;
; -3.238 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[0]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.245      ;
; -3.238 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[0]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.245      ;
; -3.238 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[0]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.245      ;
; -3.238 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[0]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.245      ;
; -3.238 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[0]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.245      ;
; -3.238 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[0]          ; CLK~         ; CLK~        ; 1.000        ; -0.029     ; 4.245      ;
; -3.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[0]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.246      ;
; -3.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[0]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.246      ;
; -3.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[0]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.246      ;
; -3.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[0]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.246      ;
; -3.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[0]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.246      ;
; -3.235 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[0]          ; CLK~         ; CLK~        ; 1.000        ; -0.025     ; 4.246      ;
; -2.587 ; BubbleSort:inst7|dataB[1]                                                                                    ; BubbleSort:inst7|state.SendAddrA_r ; CLK~         ; CLK~        ; 1.000        ; 0.048      ; 3.671      ;
; -2.527 ; BubbleSort:inst7|dataB[1]                                                                                    ; BubbleSort:inst7|count[0]          ; CLK~         ; CLK~        ; 1.000        ; 0.022      ; 3.585      ;
; -2.527 ; BubbleSort:inst7|dataB[1]                                                                                    ; BubbleSort:inst7|count[1]          ; CLK~         ; CLK~        ; 1.000        ; 0.022      ; 3.585      ;
; -2.527 ; BubbleSort:inst7|dataB[1]                                                                                    ; BubbleSort:inst7|count[2]          ; CLK~         ; CLK~        ; 1.000        ; 0.022      ; 3.585      ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK50'                                                                                                                                                            ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.391 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.427      ;
; -2.391 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.427      ;
; -2.391 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.427      ;
; -2.391 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.427      ;
; -2.391 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.427      ;
; -2.391 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.427      ;
; -2.391 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.427      ;
; -2.391 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.427      ;
; -2.391 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.427      ;
; -2.385 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.421      ;
; -2.385 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.421      ;
; -2.385 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.421      ;
; -2.385 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.421      ;
; -2.385 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.421      ;
; -2.385 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.421      ;
; -2.385 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.421      ;
; -2.385 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.421      ;
; -2.385 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.421      ;
; -2.345 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.381      ;
; -2.345 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.381      ;
; -2.345 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.381      ;
; -2.345 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.381      ;
; -2.345 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.381      ;
; -2.345 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.381      ;
; -2.345 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.381      ;
; -2.345 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.381      ;
; -2.345 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.381      ;
; -2.317 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.353      ;
; -2.317 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.353      ;
; -2.295 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.331      ;
; -2.295 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.331      ;
; -2.295 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.331      ;
; -2.295 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.331      ;
; -2.295 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.331      ;
; -2.295 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.331      ;
; -2.295 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.331      ;
; -2.295 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.331      ;
; -2.295 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.331      ;
; -2.258 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.294      ;
; -2.258 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.294      ;
; -2.258 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.294      ;
; -2.258 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.294      ;
; -2.258 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.294      ;
; -2.258 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.294      ;
; -2.258 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.294      ;
; -2.258 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.294      ;
; -2.258 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.294      ;
; -2.178 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.214      ;
; -2.178 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.214      ;
; -2.178 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.214      ;
; -2.178 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.214      ;
; -2.178 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.214      ;
; -2.178 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.214      ;
; -2.178 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.214      ;
; -2.178 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.214      ;
; -2.178 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.214      ;
; -2.128 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.164      ;
; -2.128 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.164      ;
; -2.128 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.164      ;
; -2.128 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.164      ;
; -2.128 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.164      ;
; -2.128 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.164      ;
; -2.128 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.164      ;
; -2.128 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.164      ;
; -2.128 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.164      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.119 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.155      ;
; -2.108 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.144      ;
; -2.088 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.124      ;
; -2.088 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.124      ;
; -2.088 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.124      ;
; -2.088 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.124      ;
; -2.088 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.124      ;
; -2.088 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.124      ;
; -2.088 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.124      ;
; -2.088 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.124      ;
; -2.088 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 3.124      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK50'                                                                                                                                                                                        ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -2.549 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50       ; 0.000        ; 2.690      ; 0.657      ;
; -2.049 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50       ; -0.500       ; 2.690      ; 0.657      ;
; 0.526  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.792      ;
; 0.799  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.065      ;
; 0.804  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.070      ;
; 0.809  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.075      ;
; 0.809  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.076      ;
; 0.814  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.080      ;
; 0.828  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.094      ;
; 0.844  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.113      ;
; 0.978  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.244      ;
; 0.978  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.244      ;
; 0.979  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.245      ;
; 1.011  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.277      ;
; 1.187  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.453      ;
; 1.192  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.458      ;
; 1.192  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.458      ;
; 1.193  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.459      ;
; 1.193  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.459      ;
; 1.214  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.480      ;
; 1.230  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.496      ;
; 1.231  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.497      ;
; 1.231  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.497      ;
; 1.232  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.498      ;
; 1.233  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.499      ;
; 1.258  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.524      ;
; 1.263  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.529      ;
; 1.263  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.529      ;
; 1.264  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.530      ;
; 1.274  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.540      ;
; 1.301  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.567      ;
; 1.302  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.568      ;
; 1.302  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.568      ;
; 1.303  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.569      ;
; 1.329  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.595      ;
; 1.334  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.600      ;
; 1.334  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.600      ;
; 1.345  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.611      ;
; 1.346  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.612      ;
; 1.360  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.626      ;
; 1.361  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.627      ;
; 1.362  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.628      ;
; 1.372  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.638      ;
; 1.373  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.639      ;
; 1.373  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.639      ;
; 1.373  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.639      ;
; 1.374  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.640      ;
; 1.392  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.658      ;
; 1.397  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.663      ;
; 1.400  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.666      ;
; 1.405  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.671      ;
; 1.405  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.671      ;
; 1.410  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.676      ;
; 1.416  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.682      ;
; 1.431  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.697      ;
; 1.432  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.698      ;
; 1.443  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.709      ;
; 1.444  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.710      ;
; 1.444  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.710      ;
; 1.444  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.710      ;
; 1.454  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.720      ;
; 1.462  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.728      ;
; 1.463  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.729      ;
; 1.468  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.734      ;
; 1.471  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.737      ;
; 1.476  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.742      ;
; 1.481  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.747      ;
; 1.481  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.747      ;
; 1.487  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.753      ;
; 1.502  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.768      ;
; 1.503  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.769      ;
; 1.513  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.779      ;
; 1.514  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.780      ;
; 1.515  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.781      ;
; 1.515  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.781      ;
; 1.525  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.791      ;
; 1.533  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.799      ;
; 1.539  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.805      ;
; 1.542  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.808      ;
; 1.547  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.813      ;
; 1.552  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.818      ;
; 1.552  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.818      ;
; 1.558  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.824      ;
; 1.573  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.839      ;
; 1.574  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.840      ;
; 1.585  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.851      ;
; 1.586  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.852      ;
; 1.591  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.857      ;
; 1.603  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.869      ;
; 1.622  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.888      ;
; 1.623  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 1.889      ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK~'                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|state.Compare                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|state.GetB                                                                                  ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|state.GetA                                                                                  ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|delay                                                                                       ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; BubbleSort:inst7|Flag                                                                 ; BubbleSort:inst7|Flag                                                                                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.657      ;
; 0.519 ; BubbleSort:inst7|state.WriteB                                                         ; BubbleSort:inst7|state.SendAddrA_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.785      ;
; 0.522 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.788      ;
; 0.528 ; BubbleSort:inst7|state.SendAddrA_w                                                    ; BubbleSort:inst7|state.WriteA                                                                                ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|delay                                                                                       ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.794      ;
; 0.779 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|state.GetB                                                                                  ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.045      ;
; 0.781 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|state.GetA                                                                                  ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.047      ;
; 0.805 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; BubbleSort:inst7|count[4]                                                             ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.075      ;
; 0.814 ; BubbleSort:inst7|state.CheckLoop                                                      ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; BubbleSort:inst7|state.CheckLoop                                                      ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.081      ;
; 0.832 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|delay                                                                                       ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.098      ;
; 0.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.104      ;
; 0.843 ; BubbleSort:inst7|state.Waiting                                                        ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0]                        ; CLK~         ; CLK~        ; 0.000        ; 0.379      ; 1.488      ;
; 0.843 ; BubbleSort:inst7|state.Waiting                                                        ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1]                        ; CLK~         ; CLK~        ; 0.000        ; 0.379      ; 1.488      ;
; 0.843 ; BubbleSort:inst7|state.Waiting                                                        ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2]                        ; CLK~         ; CLK~        ; 0.000        ; 0.379      ; 1.488      ;
; 0.843 ; BubbleSort:inst7|state.Waiting                                                        ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3]                        ; CLK~         ; CLK~        ; 0.000        ; 0.379      ; 1.488      ;
; 0.843 ; BubbleSort:inst7|state.Waiting                                                        ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4]                        ; CLK~         ; CLK~        ; 0.000        ; 0.379      ; 1.488      ;
; 0.849 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|Flag                                                                                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.115      ;
; 0.851 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|state.CheckLoop                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.117      ;
; 0.852 ; BubbleSort:inst7|count[0]                                                             ; BubbleSort:inst7|count[0]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.118      ;
; 0.852 ; BubbleSort:inst7|count[3]                                                             ; BubbleSort:inst7|count[3]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.118      ;
; 0.853 ; BubbleSort:inst7|count[2]                                                             ; BubbleSort:inst7|count[2]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.119      ;
; 0.856 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|state.SendAddrB_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.122      ;
; 1.022 ; BubbleSort:inst7|count[1]                                                             ; BubbleSort:inst7|count[1]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.288      ;
; 1.022 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.288      ;
; 1.024 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|state.Compare                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.227      ;
; 1.130 ; BubbleSort:inst7|state.WriteA                                                         ; BubbleSort:inst7|state.CheckLoop                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.333      ;
; 1.184 ; BubbleSort:inst7|dataB[2]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK~         ; CLK~        ; 0.000        ; 0.028      ; 1.446      ;
; 1.188 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.455      ;
; 1.191 ; BubbleSort:inst7|dataB[4]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK~         ; CLK~        ; 0.000        ; 0.028      ; 1.453      ;
; 1.192 ; BubbleSort:inst7|dataB[6]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK~         ; CLK~        ; 0.000        ; 0.028      ; 1.454      ;
; 1.193 ; BubbleSort:inst7|dataB[3]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK~         ; CLK~        ; 0.000        ; 0.028      ; 1.455      ;
; 1.196 ; BubbleSort:inst7|dataB[7]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK~         ; CLK~        ; 0.000        ; 0.028      ; 1.458      ;
; 1.206 ; BubbleSort:inst7|dataB[0]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK~         ; CLK~        ; 0.000        ; 0.028      ; 1.468      ;
; 1.207 ; BubbleSort:inst7|dataB[1]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK~         ; CLK~        ; 0.000        ; 0.028      ; 1.469      ;
; 1.224 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.490      ;
; 1.234 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|state.Compare                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.437      ;
; 1.235 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.438      ;
; 1.238 ; BubbleSort:inst7|count[0]                                                             ; BubbleSort:inst7|count[1]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.504      ;
; 1.239 ; BubbleSort:inst7|count[2]                                                             ; BubbleSort:inst7|count[3]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.505      ;
; 1.240 ; BubbleSort:inst7|count[3]                                                             ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.506      ;
; 1.240 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.443      ;
; 1.241 ; BubbleSort:inst7|dataA[7]                                                             ; BubbleSort:inst7|state.CheckLoop                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.044      ; 1.551      ;
; 1.241 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|state.SendAddrB_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.444      ;
; 1.242 ; BubbleSort:inst7|dataA[7]                                                             ; BubbleSort:inst7|state.SendAddrB_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.044      ; 1.552      ;
; 1.243 ; BubbleSort:inst7|dataA[7]                                                             ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.044      ; 1.553      ;
; 1.259 ; BubbleSort:inst7|state.Waiting                                                        ; BubbleSort:inst7|Flag                                                                                        ; CLK~         ; CLK~        ; 0.000        ; 0.399      ; 1.924      ;
; 1.259 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; BubbleSort:inst7|dataB[5]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK~         ; CLK~        ; 0.000        ; 0.028      ; 1.522      ;
; 1.260 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.526      ;
; 1.285 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|Flag                                                                                        ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.488      ;
; 1.291 ; BubbleSort:inst7|state.Waiting                                                        ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK~         ; CLK~        ; 0.000        ; 0.380      ; 1.905      ;
; 1.295 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.561      ;
; 1.309 ; BubbleSort:inst7|count[0]                                                             ; BubbleSort:inst7|count[2]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.575      ;
; 1.310 ; BubbleSort:inst7|count[2]                                                             ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.576      ;
; 1.330 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.596      ;
; 1.344 ; BubbleSort:inst7|dataA[3]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK~         ; CLK~        ; 0.000        ; 0.024      ; 1.602      ;
; 1.359 ; BubbleSort:inst7|dataA[1]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK~         ; CLK~        ; 0.000        ; 0.024      ; 1.617      ;
; 1.366 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.632      ;
; 1.372 ; BubbleSort:inst7|state.Waiting                                                        ; lpm_ff:inst5|dffs[4]                                                                                         ; CLK~         ; CLK~        ; 0.000        ; 0.292      ; 1.930      ;
; 1.372 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.911      ; 2.549      ;
; 1.380 ; BubbleSort:inst7|count[0]                                                             ; BubbleSort:inst7|count[3]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.646      ;
; 1.387 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|Flag                                                                                        ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.590      ;
; 1.397 ; BubbleSort:inst7|state.Waiting                                                        ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.399      ; 2.062      ;
; 1.401 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.667      ;
; 1.406 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|state.Waiting                                                                               ; CLK~         ; CLK~        ; 0.000        ; -0.399     ; 1.273      ;
; 1.410 ; BubbleSort:inst7|count[1]                                                             ; BubbleSort:inst7|count[2]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.676      ;
; 1.414 ; BubbleSort:inst7|dataA[7]                                                             ; BubbleSort:inst7|Flag                                                                                        ; CLK~         ; CLK~        ; 0.000        ; 0.044      ; 1.724      ;
; 1.415 ; BubbleSort:inst7|dataA[7]                                                             ; BubbleSort:inst7|state.Compare                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.044      ; 1.725      ;
; 1.415 ; BubbleSort:inst7|dataA[5]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK~         ; CLK~        ; 0.000        ; 0.024      ; 1.673      ;
; 1.419 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK~         ; CLK~        ; 0.000        ; 0.001      ; 1.654      ;
; 1.420 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|state.SendAddrB_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.538      ; 2.224      ;
; 1.451 ; BubbleSort:inst7|count[0]                                                             ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.717      ;
; 1.453 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_ff:inst5|dffs[0]                                                                                         ; CLK~         ; CLK~        ; 0.000        ; -0.379     ; 1.340      ;
; 1.454 ; BubbleSort:inst7|state.CheckFlag                                                      ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.720      ;
; 1.460 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.663      ;
; 1.463 ; BubbleSort:inst7|dataB[7]                                                             ; BubbleSort:inst7|state.CheckLoop                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.048      ; 1.777      ;
; 1.464 ; BubbleSort:inst7|dataB[7]                                                             ; BubbleSort:inst7|state.SendAddrB_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.048      ; 1.778      ;
; 1.465 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.668      ;
; 1.465 ; BubbleSort:inst7|dataB[7]                                                             ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.048      ; 1.779      ;
; 1.466 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|state.SendAddrB_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.669      ;
; 1.481 ; BubbleSort:inst7|count[1]                                                             ; BubbleSort:inst7|count[3]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.747      ;
; 1.484 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.750      ;
; 1.505 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|state.Compare                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.708      ;
; 1.506 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.709      ;
; 1.510 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.911      ; 2.687      ;
; 1.511 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.714      ;
; 1.512 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|state.SendAddrB_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.937      ; 2.715      ;
; 1.532 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK~         ; CLK~        ; 0.000        ; 0.001      ; 1.767      ;
; 1.543 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK~         ; CLK~        ; 0.000        ; 0.001      ; 1.778      ;
; 1.552 ; BubbleSort:inst7|count[1]                                                             ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 1.818      ;
+-------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                                    ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2         ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2        ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3        ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET      ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF   ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON    ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET      ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME   ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|LCD_RS                     ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|LCD_E                      ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET      ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.783      ;
; 0.523 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON    ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.789      ;
; 0.536 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR        ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.802      ;
; 0.609 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.875      ;
; 0.616 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.882      ;
; 0.617 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.883      ;
; 0.621 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.887      ;
; 0.624 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.890      ;
; 0.632 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.898      ;
; 0.632 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.898      ;
; 0.633 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.899      ;
; 0.633 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.899      ;
; 0.634 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.900      ;
; 0.649 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2        ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.915      ;
; 0.652 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3        ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.918      ;
; 0.652 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET      ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.918      ;
; 0.656 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF   ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.922      ;
; 0.688 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 0.955      ;
; 0.694 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.960      ;
; 0.715 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON           ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.981      ;
; 0.767 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.033      ;
; 0.769 ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2         ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.035      ;
; 0.804 ; NewLCD:inst3|LCD_Display:inst|state.RESET1               ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.072      ;
; 0.813 ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET             ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.079      ;
; 0.815 ; NewLCD:inst3|LCD_Display:inst|state.RESET3               ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.081      ;
; 0.816 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF          ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.082      ;
; 0.867 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.133      ;
; 0.902 ; NewLCD:inst3|LCD_Display:inst|state.RESET2               ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.168      ;
; 0.915 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.181      ;
; 0.915 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.181      ;
; 0.922 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.188      ;
; 0.922 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.188      ;
; 0.928 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.194      ;
; 0.980 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String  ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.011      ; 1.257      ;
; 1.001 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.267      ;
; 1.003 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.269      ;
; 1.011 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.278      ;
; 1.012 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.279      ;
; 1.053 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.011     ; 1.308      ;
; 1.060 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.011     ; 1.315      ;
; 1.065 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.011     ; 1.320      ;
; 1.072 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.339      ;
; 1.073 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.340      ;
; 1.073 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.340      ;
; 1.075 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.342      ;
; 1.078 ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME   ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.011      ; 1.355      ;
; 1.125 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.391      ;
; 1.146 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.413      ;
; 1.152 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.419      ;
; 1.152 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.419      ;
; 1.176 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.442      ;
; 1.205 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.471      ;
; 1.212 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.075      ; 1.521      ;
; 1.224 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.075      ; 1.533      ;
; 1.245 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.075      ; 1.554      ;
; 1.245 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.511      ;
; 1.254 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.520      ;
; 1.258 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.075      ; 1.567      ;
; 1.258 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.524      ;
; 1.269 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.535      ;
; 1.275 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.075      ; 1.584      ;
; 1.288 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.555      ;
; 1.290 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.557      ;
; 1.291 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.558      ;
; 1.295 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.562      ;
; 1.319 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 1.586      ;
; 1.341 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.607      ;
; 1.388 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR        ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.654      ;
; 1.477 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.743      ;
; 1.487 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.011     ; 1.742      ;
; 1.488 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.011     ; 1.743      ;
; 1.491 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.011     ; 1.746      ;
; 1.491 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.011     ; 1.746      ;
; 1.492 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.011     ; 1.747      ;
; 1.492 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.011     ; 1.747      ;
; 1.580 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.846      ;
; 1.582 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR        ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 1.848      ;
; 1.643 ; NewLCD:inst3|LCD_Display:inst|state.RESET1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.010     ; 1.899      ;
; 1.739 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.010     ; 1.995      ;
; 1.746 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 2.013      ;
; 1.769 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.001      ; 2.036      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLK~'                                                                                                                                                                          ;
+-------+--------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.114 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; CLK~         ; CLK~        ; 1.000        ; 0.379      ; 1.301      ;
; 0.114 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; CLK~         ; CLK~        ; 1.000        ; 0.379      ; 1.301      ;
; 0.114 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 1.000        ; 0.379      ; 1.301      ;
; 0.114 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 1.000        ; 0.379      ; 1.301      ;
; 0.114 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 1.000        ; 0.379      ; 1.301      ;
+-------+--------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLK~'                                                                                                                                                                           ;
+-------+--------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.656 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; CLK~         ; CLK~        ; 0.000        ; 0.379      ; 1.301      ;
; 0.656 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; CLK~         ; CLK~        ; 0.000        ; 0.379      ; 1.301      ;
; 0.656 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 0.000        ; 0.379      ; 1.301      ;
; 0.656 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 0.000        ; 0.379      ; 1.301      ;
; 0.656 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 0.000        ; 0.379      ; 1.301      ;
+-------+--------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK~'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLK~  ; Rise       ; CLK~                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|Flag                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|Flag                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|count[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|count[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|count[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|count[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|count[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|count[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|count[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|count[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|count[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|count[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|delay                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|delay                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|state.CheckFlag                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|state.CheckFlag                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|state.CheckLoop                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|state.CheckLoop                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|state.Compare                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|state.Compare                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|state.GetA                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|state.GetA                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|state.GetB                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[0]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[0]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[1]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[1]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[2]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[2]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[3]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[3]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[4]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[4]|clk                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK50'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK50 ; Rise       ; CLK50                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; CLK50|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; CLK50|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; CLK50~clkctrl|inclk[0]                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; CLK50~clkctrl|inclk[0]                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; CLK50~clkctrl|outclk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; CLK50~clkctrl|outclk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_400HZ|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_400HZ|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[10]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[10]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[11]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[11]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[12]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[12]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[13]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[13]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[14]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[14]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[15]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[15]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[16]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[16]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[17]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[17]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[18]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[18]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[19]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[19]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[8]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[8]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[9]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[9]|clk                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; reset~    ; CLK50                                   ; 4.805 ; 4.805 ; Rise       ; CLK50                                   ;
; Launch    ; CLK~                                    ; 6.793 ; 6.793 ; Fall       ; CLK~                                    ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 5.025 ; 5.025 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; reset~    ; CLK50                                   ; -3.385 ; -3.385 ; Rise       ; CLK50                                   ;
; Launch    ; CLK~                                    ; -6.003 ; -6.003 ; Fall       ; CLK~                                    ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -4.795 ; -4.795 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Complete  ; CLK~                                    ; 8.732  ; 8.732  ; Fall       ; CLK~                                    ;
; Data[*]   ; CLK~                                    ; 11.274 ; 11.274 ; Fall       ; CLK~                                    ;
;  Data[0]  ; CLK~                                    ; 11.274 ; 11.274 ; Fall       ; CLK~                                    ;
;  Data[1]  ; CLK~                                    ; 10.272 ; 10.272 ; Fall       ; CLK~                                    ;
;  Data[2]  ; CLK~                                    ; 10.020 ; 10.020 ; Fall       ; CLK~                                    ;
;  Data[3]  ; CLK~                                    ; 10.902 ; 10.902 ; Fall       ; CLK~                                    ;
;  Data[4]  ; CLK~                                    ; 10.501 ; 10.501 ; Fall       ; CLK~                                    ;
;  Data[5]  ; CLK~                                    ; 10.553 ; 10.553 ; Fall       ; CLK~                                    ;
;  Data[6]  ; CLK~                                    ; 10.507 ; 10.507 ; Fall       ; CLK~                                    ;
;  Data[7]  ; CLK~                                    ; 10.830 ; 10.830 ; Fall       ; CLK~                                    ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 9.068  ; 9.068  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.820  ; 7.820  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.315  ; 7.315  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.111  ; 8.111  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.370  ; 8.370  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.130  ; 7.130  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 9.068  ; 9.068  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.903  ; 7.903  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.864  ; 7.864  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 6.848  ; 6.848  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.682  ; 8.682  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.220  ; 7.220  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Complete  ; CLK~                                    ; 8.732  ; 8.732  ; Fall       ; CLK~                                    ;
; Data[*]   ; CLK~                                    ; 10.020 ; 10.020 ; Fall       ; CLK~                                    ;
;  Data[0]  ; CLK~                                    ; 11.274 ; 11.274 ; Fall       ; CLK~                                    ;
;  Data[1]  ; CLK~                                    ; 10.272 ; 10.272 ; Fall       ; CLK~                                    ;
;  Data[2]  ; CLK~                                    ; 10.020 ; 10.020 ; Fall       ; CLK~                                    ;
;  Data[3]  ; CLK~                                    ; 10.902 ; 10.902 ; Fall       ; CLK~                                    ;
;  Data[4]  ; CLK~                                    ; 10.501 ; 10.501 ; Fall       ; CLK~                                    ;
;  Data[5]  ; CLK~                                    ; 10.553 ; 10.553 ; Fall       ; CLK~                                    ;
;  Data[6]  ; CLK~                                    ; 10.507 ; 10.507 ; Fall       ; CLK~                                    ;
;  Data[7]  ; CLK~                                    ; 10.830 ; 10.830 ; Fall       ; CLK~                                    ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.130  ; 7.130  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.820  ; 7.820  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.315  ; 7.315  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.111  ; 8.111  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.370  ; 8.370  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.130  ; 7.130  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 9.068  ; 9.068  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.903  ; 7.903  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.864  ; 7.864  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 6.848  ; 6.848  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.682  ; 8.682  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.220  ; 7.220  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                       ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.208 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.208 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.188 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.198 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.208 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.218 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                               ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.208 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.208 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.188 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.198 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.208 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.218 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                               ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.208     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.208     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.188     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.198     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.208     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.218     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                       ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.182     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.208     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.208     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.188     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.198     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.208     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.218     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -3.456 ; -50.563       ;
; CLK~                                    ; -1.673 ; -43.853       ;
; CLK50                                   ; -0.574 ; -9.270        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLK50                                   ; -1.592 ; -1.592        ;
; CLK~                                    ; 0.215  ; 0.000         ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.215  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK~  ; 0.498 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK~  ; 0.382 ; 0.000         ;
+-------+-------+---------------+


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLK~                                    ; -2.000 ; -134.222      ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -1.423 ; -53.230       ;
; CLK50                                   ; -1.380 ; -22.380       ;
+-----------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.456 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.611      ;
; -3.456 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.611      ;
; -3.456 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.611      ;
; -3.456 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.611      ;
; -3.456 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.611      ;
; -3.456 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.611      ;
; -3.452 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.607      ;
; -3.452 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.607      ;
; -3.452 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.607      ;
; -3.452 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.607      ;
; -3.452 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.607      ;
; -3.452 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.607      ;
; -3.448 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.603      ;
; -3.448 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.603      ;
; -3.448 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.603      ;
; -3.448 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.603      ;
; -3.448 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.603      ;
; -3.448 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.603      ;
; -3.444 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.586      ;
; -3.444 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.586      ;
; -3.444 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.586      ;
; -3.444 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.586      ;
; -3.444 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.586      ;
; -3.444 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.586      ;
; -3.443 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.585      ;
; -3.443 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.585      ;
; -3.443 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.585      ;
; -3.443 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.585      ;
; -3.443 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.585      ;
; -3.443 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.585      ;
; -3.442 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.584      ;
; -3.442 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.584      ;
; -3.442 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.584      ;
; -3.442 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.584      ;
; -3.442 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.584      ;
; -3.442 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.584      ;
; -3.442 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.584      ;
; -3.442 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.584      ;
; -3.442 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.584      ;
; -3.442 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.584      ;
; -3.442 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.584      ;
; -3.442 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.584      ;
; -3.440 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.582      ;
; -3.440 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.582      ;
; -3.440 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.582      ;
; -3.440 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.582      ;
; -3.440 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.582      ;
; -3.440 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.582      ;
; -3.439 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.581      ;
; -3.439 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.581      ;
; -3.439 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.581      ;
; -3.439 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.581      ;
; -3.439 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.581      ;
; -3.439 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]             ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.581      ;
; -3.431 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.586      ;
; -3.431 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.586      ;
; -3.431 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.586      ;
; -3.431 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.586      ;
; -3.431 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.586      ;
; -3.431 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.377     ; 3.586      ;
; -3.416 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME  ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.558      ;
; -3.416 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.558      ;
; -3.416 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME  ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.558      ;
; -3.416 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME  ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.558      ;
; -3.416 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME  ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.558      ;
; -3.416 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME  ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.558      ;
; -3.416 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME  ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.558      ;
; -3.416 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.558      ;
; -3.416 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.558      ;
; -3.416 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.558      ;
; -3.416 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.558      ;
; -3.416 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.558      ;
; -3.333 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.389     ; 3.476      ;
; -3.333 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.389     ; 3.476      ;
; -3.333 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.389     ; 3.476      ;
; -3.333 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.389     ; 3.476      ;
; -3.333 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.389     ; 3.476      ;
; -3.333 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.389     ; 3.476      ;
; -3.254 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg                     ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.396      ;
; -3.254 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.396      ;
; -3.254 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.396      ;
; -3.254 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.396      ;
; -3.254 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.396      ;
; -3.254 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]         ; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.500        ; -0.390     ; 3.396      ;
; -2.941 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.904      ;
; -2.941 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.904      ;
; -2.941 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.904      ;
; -2.941 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.904      ;
; -2.941 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.904      ;
; -2.937 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.900      ;
; -2.937 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.900      ;
; -2.937 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.900      ;
; -2.937 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.900      ;
; -2.937 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.900      ;
; -2.933 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.896      ;
; -2.933 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.896      ;
; -2.933 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.896      ;
; -2.933 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.896      ;
; -2.933 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]         ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.069     ; 3.896      ;
; -2.929 ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 1.000        ; -0.082     ; 3.879      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK~'                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.673 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[1]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.653      ;
; -1.673 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[1]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.653      ;
; -1.673 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[1]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.653      ;
; -1.673 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[1]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.653      ;
; -1.673 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[1]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.653      ;
; -1.673 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[1]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.653      ;
; -1.668 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[1]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.648      ;
; -1.668 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[1]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.648      ;
; -1.668 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[1]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.648      ;
; -1.668 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[1]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.648      ;
; -1.668 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[1]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.648      ;
; -1.668 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[1]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.648      ;
; -1.592 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[7]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.572      ;
; -1.592 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[7]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.572      ;
; -1.592 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[7]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.572      ;
; -1.592 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[7]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.572      ;
; -1.592 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[7]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.572      ;
; -1.592 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[7]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.572      ;
; -1.586 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[7]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.566      ;
; -1.586 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[7]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.566      ;
; -1.586 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[7]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.566      ;
; -1.586 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[7]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.566      ;
; -1.586 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[7]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.566      ;
; -1.586 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[7]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.566      ;
; -1.582 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[6]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.562      ;
; -1.582 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[6]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.562      ;
; -1.582 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[6]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.562      ;
; -1.582 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[6]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.562      ;
; -1.582 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[6]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.562      ;
; -1.582 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[6]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.562      ;
; -1.581 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[6]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.561      ;
; -1.581 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[6]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.561      ;
; -1.581 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[6]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.561      ;
; -1.581 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[6]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.561      ;
; -1.581 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[6]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.561      ;
; -1.581 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[6]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.561      ;
; -1.572 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[0]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.552      ;
; -1.572 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[0]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.552      ;
; -1.572 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[0]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.552      ;
; -1.572 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[0]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.552      ;
; -1.572 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[0]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.552      ;
; -1.572 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[0]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.552      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[0]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[3]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[5]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[0]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[0]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[0]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[0]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[0]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[3]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[3]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[3]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[3]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[3]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[5]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[5]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[5]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[5]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.571 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[5]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.551      ;
; -1.570 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[5]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.550      ;
; -1.570 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[5]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.550      ;
; -1.570 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[5]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.550      ;
; -1.570 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[5]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.550      ;
; -1.570 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[5]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.550      ;
; -1.570 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[5]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.550      ;
; -1.567 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[3]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.547      ;
; -1.567 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[3]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.547      ;
; -1.567 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[3]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.547      ;
; -1.567 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[3]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.547      ;
; -1.567 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[3]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.547      ;
; -1.567 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[3]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.547      ;
; -1.563 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[4]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.543      ;
; -1.563 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[4]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.543      ;
; -1.563 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[4]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.543      ;
; -1.563 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[4]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.543      ;
; -1.563 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[4]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.543      ;
; -1.563 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[4]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.543      ;
; -1.562 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataA[2]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.542      ;
; -1.562 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataA[2]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.542      ;
; -1.562 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataA[2]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.542      ;
; -1.562 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataA[2]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.542      ;
; -1.562 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataA[2]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.542      ;
; -1.562 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataA[2]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.542      ;
; -1.559 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[4]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.539      ;
; -1.559 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[4]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.539      ;
; -1.559 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[4]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.539      ;
; -1.559 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[4]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.539      ;
; -1.559 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[4]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.539      ;
; -1.559 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[4]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.539      ;
; -1.558 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ; BubbleSort:inst7|dataB[2]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.538      ;
; -1.558 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; BubbleSort:inst7|dataB[2]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.538      ;
; -1.558 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; BubbleSort:inst7|dataB[2]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.538      ;
; -1.558 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ; BubbleSort:inst7|dataB[2]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.538      ;
; -1.558 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; BubbleSort:inst7|dataB[2]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.538      ;
; -1.558 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; BubbleSort:inst7|dataB[2]                                                                                   ; CLK~         ; CLK~        ; 1.000        ; -0.052     ; 2.538      ;
; -1.460 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_memory_reg0 ; CLK~         ; CLK~        ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a1~porta_memory_reg0 ; CLK~         ; CLK~        ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a2~porta_memory_reg0 ; CLK~         ; CLK~        ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a3~porta_memory_reg0 ; CLK~         ; CLK~        ; 1.000        ; -0.017     ; 2.442      ;
+--------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK50'                                                                                                                                                            ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.574 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.607      ;
; -0.574 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.607      ;
; -0.574 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.607      ;
; -0.574 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.607      ;
; -0.574 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.607      ;
; -0.574 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.607      ;
; -0.574 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.607      ;
; -0.574 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.607      ;
; -0.574 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.607      ;
; -0.557 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.590      ;
; -0.557 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.590      ;
; -0.557 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.590      ;
; -0.557 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.590      ;
; -0.557 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.590      ;
; -0.557 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.590      ;
; -0.557 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.590      ;
; -0.557 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.590      ;
; -0.557 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.590      ;
; -0.550 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.582      ;
; -0.550 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.582      ;
; -0.550 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.582      ;
; -0.550 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.582      ;
; -0.550 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.582      ;
; -0.550 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.582      ;
; -0.550 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.582      ;
; -0.550 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.582      ;
; -0.550 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.582      ;
; -0.549 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.582      ;
; -0.549 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.582      ;
; -0.549 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.582      ;
; -0.549 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.582      ;
; -0.549 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.582      ;
; -0.549 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.582      ;
; -0.549 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.582      ;
; -0.549 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.582      ;
; -0.549 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.582      ;
; -0.515 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.548      ;
; -0.515 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.548      ;
; -0.515 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.548      ;
; -0.515 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.548      ;
; -0.515 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.548      ;
; -0.515 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.548      ;
; -0.515 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.548      ;
; -0.515 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.548      ;
; -0.515 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.548      ;
; -0.501 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.534      ;
; -0.501 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.534      ;
; -0.501 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.534      ;
; -0.501 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.534      ;
; -0.501 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.534      ;
; -0.501 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.534      ;
; -0.501 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.534      ;
; -0.501 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.534      ;
; -0.501 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.534      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.529      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.529      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.529      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.529      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.529      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.529      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.529      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.529      ;
; -0.497 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.529      ;
; -0.477 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.509      ;
; -0.477 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.509      ;
; -0.477 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.509      ;
; -0.477 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.509      ;
; -0.477 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.509      ;
; -0.477 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.509      ;
; -0.477 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.509      ;
; -0.477 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.509      ;
; -0.477 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.509      ;
; -0.439 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.471      ;
; -0.439 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.471      ;
; -0.439 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.471      ;
; -0.439 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.471      ;
; -0.439 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.471      ;
; -0.439 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.471      ;
; -0.439 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.471      ;
; -0.439 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.471      ;
; -0.439 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.471      ;
; -0.436 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.469      ;
; -0.436 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.469      ;
; -0.436 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.469      ;
; -0.436 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.469      ;
; -0.436 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.469      ;
; -0.436 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.469      ;
; -0.436 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.469      ;
; -0.436 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.469      ;
; -0.436 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.469      ;
; -0.434 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.467      ;
; -0.434 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.467      ;
; -0.434 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.467      ;
; -0.434 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.467      ;
; -0.434 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.467      ;
; -0.434 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.467      ;
; -0.434 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.467      ;
; -0.434 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.467      ;
; -0.434 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50        ; CLK50       ; 1.000        ; 0.001      ; 1.467      ;
; -0.426 ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK50        ; CLK50       ; 1.000        ; 0.000      ; 1.458      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK50'                                                                                                                                                                                        ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.592 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50       ; 0.000        ; 1.666      ; 0.367      ;
; -1.092 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50       ; -0.500       ; 1.666      ; 0.367      ;
; 0.242  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.394      ;
; 0.359  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.511      ;
; 0.364  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.519      ;
; 0.376  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.530      ;
; 0.436  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.588      ;
; 0.436  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.588      ;
; 0.440  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.592      ;
; 0.448  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.600      ;
; 0.497  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.649      ;
; 0.502  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.655      ;
; 0.507  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.659      ;
; 0.516  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.670      ;
; 0.532  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.684      ;
; 0.537  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.689      ;
; 0.537  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.689      ;
; 0.538  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.690      ;
; 0.551  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.704      ;
; 0.552  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.705      ;
; 0.567  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.719      ;
; 0.572  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.724      ;
; 0.572  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.724      ;
; 0.574  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.726      ;
; 0.574  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.726      ;
; 0.584  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.737      ;
; 0.586  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.738      ;
; 0.587  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.739      ;
; 0.587  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.739      ;
; 0.588  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.740      ;
; 0.588  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.740      ;
; 0.588  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.740      ;
; 0.599  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.751      ;
; 0.601  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.753      ;
; 0.602  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.754      ;
; 0.607  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.759      ;
; 0.607  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.759      ;
; 0.609  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.761      ;
; 0.612  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.764      ;
; 0.619  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.772      ;
; 0.621  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.773      ;
; 0.622  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.774      ;
; 0.622  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.774      ;
; 0.623  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.775      ;
; 0.623  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.775      ;
; 0.624  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.777      ;
; 0.634  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.786      ;
; 0.636  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.788      ;
; 0.637  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.789      ;
; 0.642  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.794      ;
; 0.644  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.796      ;
; 0.647  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.799      ;
; 0.647  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.799      ;
; 0.654  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.807      ;
; 0.656  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.808      ;
; 0.657  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.809      ;
; 0.658  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.810      ;
; 0.658  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.810      ;
; 0.659  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.812      ;
; 0.659  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.812      ;
; 0.669  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.821      ;
; 0.671  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.823      ;
; 0.672  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.824      ;
; 0.677  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.829      ;
; 0.677  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.829      ;
; 0.679  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.831      ;
; 0.682  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.834      ;
; 0.689  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.842      ;
; 0.691  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.843      ;
; 0.692  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.844      ;
; 0.694  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.847      ;
; 0.694  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.847      ;
; 0.706  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.859      ;
; 0.706  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.858      ;
; 0.709  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.861      ;
; 0.709  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK50                                   ; CLK50       ; 0.000        ; 0.001      ; 0.862      ;
; 0.711  ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ; CLK50                                   ; CLK50       ; 0.000        ; 0.000      ; 0.863      ;
+--------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK~'                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|state.Compare                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|state.GetB                                                                                  ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|state.GetA                                                                                  ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|delay                                                                                       ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; BubbleSort:inst7|Flag                                                                 ; BubbleSort:inst7|Flag                                                                                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; BubbleSort:inst7|state.WriteB                                                         ; BubbleSort:inst7|state.SendAddrA_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.389      ;
; 0.240 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|delay                                                                                       ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; BubbleSort:inst7|state.SendAddrA_w                                                    ; BubbleSort:inst7|state.WriteA                                                                                ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.395      ;
; 0.360 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|state.GetB                                                                                  ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; BubbleSort:inst7|count[4]                                                             ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|state.GetA                                                                                  ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.514      ;
; 0.368 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|delay                                                                                       ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; BubbleSort:inst7|state.CheckLoop                                                      ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; BubbleSort:inst7|state.CheckLoop                                                      ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.526      ;
; 0.380 ; BubbleSort:inst7|count[0]                                                             ; BubbleSort:inst7|count[0]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; BubbleSort:inst7|count[2]                                                             ; BubbleSort:inst7|count[2]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; BubbleSort:inst7|count[3]                                                             ; BubbleSort:inst7|count[3]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.532      ;
; 0.384 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|Flag                                                                                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.536      ;
; 0.389 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|state.CheckLoop                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.541      ;
; 0.396 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|state.SendAddrB_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.548      ;
; 0.435 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|state.Compare                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.034      ;
; 0.448 ; BubbleSort:inst7|state.Waiting                                                        ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0]                        ; CLK~         ; CLK~        ; 0.000        ; 0.202      ; 0.802      ;
; 0.448 ; BubbleSort:inst7|state.Waiting                                                        ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1]                        ; CLK~         ; CLK~        ; 0.000        ; 0.202      ; 0.802      ;
; 0.448 ; BubbleSort:inst7|state.Waiting                                                        ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2]                        ; CLK~         ; CLK~        ; 0.000        ; 0.202      ; 0.802      ;
; 0.448 ; BubbleSort:inst7|state.Waiting                                                        ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3]                        ; CLK~         ; CLK~        ; 0.000        ; 0.202      ; 0.802      ;
; 0.448 ; BubbleSort:inst7|state.Waiting                                                        ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4]                        ; CLK~         ; CLK~        ; 0.000        ; 0.202      ; 0.802      ;
; 0.453 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.605      ;
; 0.455 ; BubbleSort:inst7|count[1]                                                             ; BubbleSort:inst7|count[1]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.607      ;
; 0.500 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.652      ;
; 0.511 ; BubbleSort:inst7|state.WriteA                                                         ; BubbleSort:inst7|state.CheckLoop                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.110      ;
; 0.514 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.666      ;
; 0.520 ; BubbleSort:inst7|count[3]                                                             ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; BubbleSort:inst7|count[2]                                                             ; BubbleSort:inst7|count[3]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; BubbleSort:inst7|count[0]                                                             ; BubbleSort:inst7|count[1]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.672      ;
; 0.524 ; BubbleSort:inst7|dataB[2]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK~         ; CLK~        ; 0.000        ; 0.051      ; 0.713      ;
; 0.526 ; BubbleSort:inst7|dataB[4]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK~         ; CLK~        ; 0.000        ; 0.051      ; 0.715      ;
; 0.528 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|state.Compare                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.127      ;
; 0.528 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.127      ;
; 0.529 ; BubbleSort:inst7|dataB[6]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK~         ; CLK~        ; 0.000        ; 0.051      ; 0.718      ;
; 0.529 ; BubbleSort:inst7|dataB[3]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK~         ; CLK~        ; 0.000        ; 0.051      ; 0.718      ;
; 0.530 ; BubbleSort:inst7|dataB[7]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK~         ; CLK~        ; 0.000        ; 0.051      ; 0.719      ;
; 0.533 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.132      ;
; 0.534 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|state.SendAddrB_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.133      ;
; 0.535 ; BubbleSort:inst7|state.Waiting                                                        ; BubbleSort:inst7|Flag                                                                                        ; CLK~         ; CLK~        ; 0.000        ; 0.212      ; 0.899      ;
; 0.535 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; BubbleSort:inst7|dataB[1]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK~         ; CLK~        ; 0.000        ; 0.051      ; 0.725      ;
; 0.536 ; BubbleSort:inst7|dataB[0]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK~         ; CLK~        ; 0.000        ; 0.051      ; 0.725      ;
; 0.539 ; BubbleSort:inst7|state.Waiting                                                        ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK~         ; CLK~        ; 0.000        ; 0.233      ; 0.910      ;
; 0.549 ; BubbleSort:inst7|dataA[7]                                                             ; BubbleSort:inst7|state.CheckLoop                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.031      ; 0.732      ;
; 0.549 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; BubbleSort:inst7|dataA[7]                                                             ; BubbleSort:inst7|state.SendAddrB_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.031      ; 0.733      ;
; 0.551 ; BubbleSort:inst7|dataA[7]                                                             ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.031      ; 0.734      ;
; 0.555 ; BubbleSort:inst7|count[0]                                                             ; BubbleSort:inst7|count[2]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; BubbleSort:inst7|count[2]                                                             ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|Flag                                                                                        ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.154      ;
; 0.564 ; BubbleSort:inst7|dataA[3]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK~         ; CLK~        ; 0.000        ; 0.051      ; 0.753      ;
; 0.568 ; BubbleSort:inst7|dataB[5]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK~         ; CLK~        ; 0.000        ; 0.051      ; 0.757      ;
; 0.570 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.722      ;
; 0.573 ; BubbleSort:inst7|dataA[1]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK~         ; CLK~        ; 0.000        ; 0.051      ; 0.762      ;
; 0.584 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.736      ;
; 0.590 ; BubbleSort:inst7|count[0]                                                             ; BubbleSort:inst7|count[3]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.742      ;
; 0.595 ; BubbleSort:inst7|state.Waiting                                                        ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.212      ; 0.959      ;
; 0.595 ; BubbleSort:inst7|count[1]                                                             ; BubbleSort:inst7|count[2]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.747      ;
; 0.596 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|Flag                                                                                        ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.195      ;
; 0.601 ; BubbleSort:inst7|state.Waiting                                                        ; lpm_ff:inst5|dffs[4]                                                                                         ; CLK~         ; CLK~        ; 0.000        ; 0.147      ; 0.900      ;
; 0.601 ; BubbleSort:inst7|delay                                                                ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.427      ; 1.180      ;
; 0.605 ; BubbleSort:inst7|dataA[5]                                                             ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK~         ; CLK~        ; 0.000        ; 0.051      ; 0.794      ;
; 0.605 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4]                        ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.757      ;
; 0.615 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.214      ;
; 0.620 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK~         ; CLK~        ; 0.000        ; 0.031      ; 0.789      ;
; 0.620 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.219      ;
; 0.621 ; BubbleSort:inst7|state.GetB                                                           ; BubbleSort:inst7|state.SendAddrB_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.220      ;
; 0.625 ; BubbleSort:inst7|count[0]                                                             ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.777      ;
; 0.630 ; BubbleSort:inst7|dataA[7]                                                             ; BubbleSort:inst7|state.Compare                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.031      ; 0.813      ;
; 0.630 ; BubbleSort:inst7|dataA[7]                                                             ; BubbleSort:inst7|Flag                                                                                        ; CLK~         ; CLK~        ; 0.000        ; 0.031      ; 0.813      ;
; 0.630 ; BubbleSort:inst7|count[1]                                                             ; BubbleSort:inst7|count[3]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.782      ;
; 0.634 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|state.Compare                                                                               ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.233      ;
; 0.634 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.233      ;
; 0.639 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.238      ;
; 0.640 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|state.SendAddrB_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.447      ; 1.239      ;
; 0.643 ; BubbleSort:inst7|state.CheckFlag                                                      ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.795      ;
; 0.644 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.427      ; 1.223      ;
; 0.653 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|state.SendAddrA_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.805      ;
; 0.655 ; BubbleSort:inst7|dataB[7]                                                             ; BubbleSort:inst7|state.CheckLoop                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.031      ; 0.838      ;
; 0.656 ; BubbleSort:inst7|dataB[7]                                                             ; BubbleSort:inst7|state.SendAddrB_w                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.031      ; 0.839      ;
; 0.657 ; BubbleSort:inst7|state.GetA                                                           ; BubbleSort:inst7|state.SendAddrB_r                                                                           ; CLK~         ; CLK~        ; 0.000        ; 0.235      ; 1.044      ;
; 0.657 ; BubbleSort:inst7|dataB[7]                                                             ; BubbleSort:inst7|state.CheckFlag                                                                             ; CLK~         ; CLK~        ; 0.000        ; 0.031      ; 0.840      ;
; 0.662 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK~         ; CLK~        ; 0.000        ; 0.031      ; 0.831      ;
; 0.665 ; BubbleSort:inst7|state.Compare                                                        ; BubbleSort:inst7|state.Waiting                                                                               ; CLK~         ; CLK~        ; 0.000        ; -0.212     ; 0.605      ;
; 0.665 ; BubbleSort:inst7|count[1]                                                             ; BubbleSort:inst7|count[4]                                                                                    ; CLK~         ; CLK~        ; 0.000        ; 0.000      ; 0.817      ;
; 0.668 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK~         ; CLK~        ; 0.000        ; 0.031      ; 0.837      ;
; 0.668 ; BubbleSort:inst7|state.Waiting                                                        ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK~         ; CLK~        ; 0.000        ; 0.233      ; 1.039      ;
+-------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                                                                                    ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2         ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2        ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3        ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET      ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF   ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON    ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET      ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME   ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|LCD_RS                     ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|LCD_E                      ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET      ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.390      ;
; 0.241 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON    ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.393      ;
; 0.248 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR        ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.400      ;
; 0.286 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2        ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.438      ;
; 0.288 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.440      ;
; 0.293 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.445      ;
; 0.296 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.448      ;
; 0.299 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.451      ;
; 0.307 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.459      ;
; 0.307 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.459      ;
; 0.308 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.460      ;
; 0.308 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.460      ;
; 0.309 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.461      ;
; 0.311 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.463      ;
; 0.317 ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3        ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET      ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.469      ;
; 0.321 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF   ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.473      ;
; 0.327 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON           ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.479      ;
; 0.353 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.505      ;
; 0.361 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2         ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; NewLCD:inst3|LCD_Display:inst|state.RESET1               ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET             ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; NewLCD:inst3|LCD_Display:inst|state.RESET3               ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF          ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.522      ;
; 0.413 ; NewLCD:inst3|LCD_Display:inst|state.RESET2               ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.565      ;
; 0.415 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.567      ;
; 0.417 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.569      ;
; 0.418 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.570      ;
; 0.423 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.575      ;
; 0.423 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.575      ;
; 0.424 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.576      ;
; 0.451 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.603      ;
; 0.453 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.605      ;
; 0.455 ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String  ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.013      ; 0.620      ;
; 0.467 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.619      ;
; 0.470 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.622      ;
; 0.483 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.635      ;
; 0.484 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.636      ;
; 0.484 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.636      ;
; 0.485 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.637      ;
; 0.489 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.013     ; 0.628      ;
; 0.492 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.013     ; 0.631      ;
; 0.495 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.013     ; 0.634      ;
; 0.499 ; NewLCD:inst3|LCD_Display:inst|state.LINE2                ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME   ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.013      ; 0.665      ;
; 0.518 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.082      ; 0.738      ;
; 0.525 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.677      ;
; 0.527 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.082      ; 0.747      ;
; 0.536 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.082      ; 0.756      ;
; 0.538 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.690      ;
; 0.543 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.695      ;
; 0.544 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.082      ; 0.764      ;
; 0.548 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.700      ;
; 0.550 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.702      ;
; 0.557 ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]              ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.082      ; 0.777      ;
; 0.562 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.714      ;
; 0.564 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.716      ;
; 0.574 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.726      ;
; 0.578 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.730      ;
; 0.581 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]          ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.733      ;
; 0.586 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.738      ;
; 0.587 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.739      ;
; 0.589 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.741      ;
; 0.593 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.745      ;
; 0.604 ; NewLCD:inst3|LCD_Display:inst|state.HOLD                 ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.756      ;
; 0.609 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR        ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.761      ;
; 0.652 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.804      ;
; 0.681 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.013     ; 0.820      ;
; 0.682 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.013     ; 0.821      ;
; 0.684 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.013     ; 0.823      ;
; 0.684 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.013     ; 0.823      ;
; 0.685 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.013     ; 0.824      ;
; 0.686 ; NewLCD:inst3|LCD_Display:inst|state.Print_String         ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.013     ; 0.825      ;
; 0.736 ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR        ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.888      ;
; 0.737 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.889      ;
; 0.783 ; NewLCD:inst3|LCD_Display:inst|state.RESET1               ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.013     ; 0.922      ;
; 0.793 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.945      ;
; 0.797 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; 0.000      ; 0.949      ;
; 0.799 ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E           ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0.000        ; -0.013     ; 0.938      ;
+-------+----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLK~'                                                                                                                                                                          ;
+-------+--------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.498 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; CLK~         ; CLK~        ; 1.000        ; 0.202      ; 0.736      ;
; 0.498 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; CLK~         ; CLK~        ; 1.000        ; 0.202      ; 0.736      ;
; 0.498 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 1.000        ; 0.202      ; 0.736      ;
; 0.498 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 1.000        ; 0.202      ; 0.736      ;
; 0.498 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 1.000        ; 0.202      ; 0.736      ;
+-------+--------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLK~'                                                                                                                                                                           ;
+-------+--------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[0] ; CLK~         ; CLK~        ; 0.000        ; 0.202      ; 0.736      ;
; 0.382 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[1] ; CLK~         ; CLK~        ; 0.000        ; 0.202      ; 0.736      ;
; 0.382 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[2] ; CLK~         ; CLK~        ; 0.000        ; 0.202      ; 0.736      ;
; 0.382 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[3] ; CLK~         ; CLK~        ; 0.000        ; 0.202      ; 0.736      ;
; 0.382 ; BubbleSort:inst7|state.Waiting ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_7ni:auto_generated|safe_q[4] ; CLK~         ; CLK~        ; 0.000        ; 0.202      ; 0.736      ;
+-------+--------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK~'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK~  ; Fall       ; RAM32x8:inst1|altsyncram:altsyncram_component|altsyncram_8qc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLK~  ; Rise       ; CLK~                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|Flag                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|Flag                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|count[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|count[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|count[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|count[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|count[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|count[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|count[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|count[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|count[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|count[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataA[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[0]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[1]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[2]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[3]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[4]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[5]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[6]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|dataB[7]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|delay                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|delay                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|state.CheckFlag                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|state.CheckFlag                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|state.CheckLoop                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|state.CheckLoop                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|state.Compare                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|state.Compare                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|state.GetA                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK~  ; Fall       ; BubbleSort:inst7|state.GetA                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK~  ; Fall       ; BubbleSort:inst7|state.GetB                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NewLCD:inst3|LCD_Display:inst|CLK_400HZ'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|CHAR_COUNT[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_E                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RS                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|LCD_RW_INT                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_CLEAR                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_OFF                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.DISPLAY_ON                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.FUNC_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.LINE2                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.MODE_SET                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.Print_String                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET2                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RESET3                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|next_command.RETURN_HOME                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_OFF                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DISPLAY_ON                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.DROP_LCD_E                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.FUNC_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.HOLD                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.LINE2                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.MODE_SET                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.Print_String                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET1                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET2                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RESET3                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; NewLCD:inst3|LCD_Display:inst|state.RETURN_HOME                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[0]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[0]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[1]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[1]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[2]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[2]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[3]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[3]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[4]|clk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; Rise       ; inst3|inst|CHAR_COUNT[4]|clk                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK50'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK50 ; Rise       ; CLK50                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK50 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_COUNT_400HZ[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; CLK50|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; CLK50|combout                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; CLK50~clkctrl|inclk[0]                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; CLK50~clkctrl|inclk[0]                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; CLK50~clkctrl|outclk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; CLK50~clkctrl|outclk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_400HZ|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_400HZ|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[10]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[10]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[11]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[11]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[12]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[12]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[13]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[13]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[14]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[14]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[15]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[15]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[16]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[16]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[17]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[17]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[18]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[18]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[19]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[19]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[8]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[8]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[9]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK50 ; Rise       ; inst3|inst|CLK_COUNT_400HZ[9]|clk                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; reset~    ; CLK50                                   ; 2.509 ; 2.509 ; Rise       ; CLK50                                   ;
; Launch    ; CLK~                                    ; 3.714 ; 3.714 ; Fall       ; CLK~                                    ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 2.834 ; 2.834 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; reset~    ; CLK50                                   ; -1.880 ; -1.880 ; Rise       ; CLK50                                   ;
; Launch    ; CLK~                                    ; -3.314 ; -3.314 ; Fall       ; CLK~                                    ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -2.714 ; -2.714 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Complete  ; CLK~                                    ; 4.566 ; 4.566 ; Fall       ; CLK~                                    ;
; Data[*]   ; CLK~                                    ; 6.336 ; 6.336 ; Fall       ; CLK~                                    ;
;  Data[0]  ; CLK~                                    ; 6.336 ; 6.336 ; Fall       ; CLK~                                    ;
;  Data[1]  ; CLK~                                    ; 5.767 ; 5.767 ; Fall       ; CLK~                                    ;
;  Data[2]  ; CLK~                                    ; 5.680 ; 5.680 ; Fall       ; CLK~                                    ;
;  Data[3]  ; CLK~                                    ; 6.098 ; 6.098 ; Fall       ; CLK~                                    ;
;  Data[4]  ; CLK~                                    ; 5.856 ; 5.856 ; Fall       ; CLK~                                    ;
;  Data[5]  ; CLK~                                    ; 5.901 ; 5.901 ; Fall       ; CLK~                                    ;
;  Data[6]  ; CLK~                                    ; 5.860 ; 5.860 ; Fall       ; CLK~                                    ;
;  Data[7]  ; CLK~                                    ; 6.022 ; 6.022 ; Fall       ; CLK~                                    ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.933 ; 4.933 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.198 ; 4.198 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.990 ; 3.990 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.400 ; 4.400 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.450 ; 4.450 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.924 ; 3.924 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.933 ; 4.933 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.249 ; 4.249 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.235 ; 4.235 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.791 ; 3.791 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.579 ; 4.579 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.932 ; 3.932 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Complete  ; CLK~                                    ; 4.566 ; 4.566 ; Fall       ; CLK~                                    ;
; Data[*]   ; CLK~                                    ; 5.680 ; 5.680 ; Fall       ; CLK~                                    ;
;  Data[0]  ; CLK~                                    ; 6.336 ; 6.336 ; Fall       ; CLK~                                    ;
;  Data[1]  ; CLK~                                    ; 5.767 ; 5.767 ; Fall       ; CLK~                                    ;
;  Data[2]  ; CLK~                                    ; 5.680 ; 5.680 ; Fall       ; CLK~                                    ;
;  Data[3]  ; CLK~                                    ; 6.098 ; 6.098 ; Fall       ; CLK~                                    ;
;  Data[4]  ; CLK~                                    ; 5.856 ; 5.856 ; Fall       ; CLK~                                    ;
;  Data[5]  ; CLK~                                    ; 5.901 ; 5.901 ; Fall       ; CLK~                                    ;
;  Data[6]  ; CLK~                                    ; 5.860 ; 5.860 ; Fall       ; CLK~                                    ;
;  Data[7]  ; CLK~                                    ; 6.022 ; 6.022 ; Fall       ; CLK~                                    ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.924 ; 3.924 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.198 ; 4.198 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.990 ; 3.990 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.400 ; 4.400 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.450 ; 4.450 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.924 ; 3.924 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.933 ; 4.933 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.249 ; 4.249 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.235 ; 4.235 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.791 ; 3.791 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.579 ; 4.579 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.932 ; 3.932 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                       ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.889 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.889 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.889 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.912 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.912 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.892 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.902 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.912 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.920 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                               ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.889 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.889 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.889 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.912 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.912 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.892 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.902 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.912 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.920 ;      ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                               ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.889     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.889     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.889     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.912     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.912     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.892     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.902     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.912     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.920     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                       ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.889     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.889     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.889     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.912     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.912     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.892     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.902     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.912     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.920     ;           ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-----------+-----------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                         ; -7.326   ; -2.549 ; 0.114    ; 0.382   ; -2.000              ;
;  CLK50                                   ; -2.391   ; -2.549 ; N/A      ; N/A     ; -1.380              ;
;  CLK~                                    ; -3.492   ; 0.215  ; 0.114    ; 0.382   ; -2.000              ;
;  NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -7.326   ; 0.215  ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS                          ; -286.582 ; -2.549 ; 0.0      ; 0.0     ; -209.832            ;
;  CLK50                                   ; -44.117  ; -2.549 ; N/A      ; N/A     ; -22.380             ;
;  CLK~                                    ; -124.994 ; 0.000  ; 0.000    ; 0.000   ; -134.222            ;
;  NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -117.471 ; 0.000  ; N/A      ; N/A     ; -53.230             ;
+------------------------------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; reset~    ; CLK50                                   ; 4.805 ; 4.805 ; Rise       ; CLK50                                   ;
; Launch    ; CLK~                                    ; 6.793 ; 6.793 ; Fall       ; CLK~                                    ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 5.025 ; 5.025 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; reset~    ; CLK50                                   ; -1.880 ; -1.880 ; Rise       ; CLK50                                   ;
; Launch    ; CLK~                                    ; -3.314 ; -3.314 ; Fall       ; CLK~                                    ;
; reset~    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; -2.714 ; -2.714 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Complete  ; CLK~                                    ; 8.732  ; 8.732  ; Fall       ; CLK~                                    ;
; Data[*]   ; CLK~                                    ; 11.274 ; 11.274 ; Fall       ; CLK~                                    ;
;  Data[0]  ; CLK~                                    ; 11.274 ; 11.274 ; Fall       ; CLK~                                    ;
;  Data[1]  ; CLK~                                    ; 10.272 ; 10.272 ; Fall       ; CLK~                                    ;
;  Data[2]  ; CLK~                                    ; 10.020 ; 10.020 ; Fall       ; CLK~                                    ;
;  Data[3]  ; CLK~                                    ; 10.902 ; 10.902 ; Fall       ; CLK~                                    ;
;  Data[4]  ; CLK~                                    ; 10.501 ; 10.501 ; Fall       ; CLK~                                    ;
;  Data[5]  ; CLK~                                    ; 10.553 ; 10.553 ; Fall       ; CLK~                                    ;
;  Data[6]  ; CLK~                                    ; 10.507 ; 10.507 ; Fall       ; CLK~                                    ;
;  Data[7]  ; CLK~                                    ; 10.830 ; 10.830 ; Fall       ; CLK~                                    ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 9.068  ; 9.068  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.820  ; 7.820  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.315  ; 7.315  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.111  ; 8.111  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.370  ; 8.370  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.130  ; 7.130  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 9.068  ; 9.068  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.903  ; 7.903  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.864  ; 7.864  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 6.848  ; 6.848  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 8.682  ; 8.682  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 7.220  ; 7.220  ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Complete  ; CLK~                                    ; 4.566 ; 4.566 ; Fall       ; CLK~                                    ;
; Data[*]   ; CLK~                                    ; 5.680 ; 5.680 ; Fall       ; CLK~                                    ;
;  Data[0]  ; CLK~                                    ; 6.336 ; 6.336 ; Fall       ; CLK~                                    ;
;  Data[1]  ; CLK~                                    ; 5.767 ; 5.767 ; Fall       ; CLK~                                    ;
;  Data[2]  ; CLK~                                    ; 5.680 ; 5.680 ; Fall       ; CLK~                                    ;
;  Data[3]  ; CLK~                                    ; 6.098 ; 6.098 ; Fall       ; CLK~                                    ;
;  Data[4]  ; CLK~                                    ; 5.856 ; 5.856 ; Fall       ; CLK~                                    ;
;  Data[5]  ; CLK~                                    ; 5.901 ; 5.901 ; Fall       ; CLK~                                    ;
;  Data[6]  ; CLK~                                    ; 5.860 ; 5.860 ; Fall       ; CLK~                                    ;
;  Data[7]  ; CLK~                                    ; 6.022 ; 6.022 ; Fall       ; CLK~                                    ;
; DBUS[*]   ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.924 ; 3.924 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[0]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.198 ; 4.198 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[1]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.990 ; 3.990 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[2]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.400 ; 4.400 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[3]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.450 ; 4.450 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[4]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.924 ; 3.924 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[5]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.933 ; 4.933 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[6]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.249 ; 4.249 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
;  DBUS[7]  ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.235 ; 4.235 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_E     ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.791 ; 3.791 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RS    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 4.579 ; 4.579 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
; LCD_RW    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 3.932 ; 3.932 ; Rise       ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ;
+-----------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLK50                                   ; CLK50                                   ; 588      ; 0        ; 0        ; 0        ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50                                   ; 1        ; 1        ; 0        ; 0        ;
; CLK~                                    ; CLK~                                    ; 0        ; 0        ; 0        ; 629      ;
; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0        ; 640      ; 0        ; 0        ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 2867     ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLK50                                   ; CLK50                                   ; 588      ; 0        ; 0        ; 0        ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; CLK50                                   ; 1        ; 1        ; 0        ; 0        ;
; CLK~                                    ; CLK~                                    ; 0        ; 0        ; 0        ; 629      ;
; CLK~                                    ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 0        ; 640      ; 0        ; 0        ;
; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; NewLCD:inst3|LCD_Display:inst|CLK_400HZ ; 2867     ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK~       ; CLK~     ; 0        ; 0        ; 0        ; 5        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK~       ; CLK~     ; 0        ; 0        ; 0        ; 5        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 84    ; 84   ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 68    ; 68   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 20 12:08:26 2022
Info: Command: quartus_sta Question1 -c Question1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Question1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK~ CLK~
    Info (332105): create_clock -period 1.000 -name CLK50 CLK50
    Info (332105): create_clock -period 1.000 -name NewLCD:inst3|LCD_Display:inst|CLK_400HZ NewLCD:inst3|LCD_Display:inst|CLK_400HZ
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.326
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.326      -117.471 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
    Info (332119):    -3.492      -124.994 CLK~ 
    Info (332119):    -2.391       -44.117 CLK50 
Info (332146): Worst-case hold slack is -2.549
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.549        -2.549 CLK50 
    Info (332119):     0.391         0.000 CLK~ 
    Info (332119):     0.391         0.000 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
Info (332146): Worst-case recovery slack is 0.114
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.114         0.000 CLK~ 
Info (332146): Worst-case removal slack is 0.656
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.656         0.000 CLK~ 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -134.222 CLK~ 
    Info (332119):    -1.423       -53.230 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
    Info (332119):    -1.380       -22.380 CLK50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.456
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.456       -50.563 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
    Info (332119):    -1.673       -43.853 CLK~ 
    Info (332119):    -0.574        -9.270 CLK50 
Info (332146): Worst-case hold slack is -1.592
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.592        -1.592 CLK50 
    Info (332119):     0.215         0.000 CLK~ 
    Info (332119):     0.215         0.000 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
Info (332146): Worst-case recovery slack is 0.498
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.498         0.000 CLK~ 
Info (332146): Worst-case removal slack is 0.382
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.382         0.000 CLK~ 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -134.222 CLK~ 
    Info (332119):    -1.423       -53.230 NewLCD:inst3|LCD_Display:inst|CLK_400HZ 
    Info (332119):    -1.380       -22.380 CLK50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4547 megabytes
    Info: Processing ended: Fri May 20 12:08:28 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


