// Seed: 3264252418
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_6 = {1, -1, -1'b0, 1'b0};
  logic id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply1 id_3
);
  wire id_5;
  assign id_0 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    output wire id_2
);
  wor id_4 = -1;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  logic id_5, id_6;
endmodule
