From d1541fbdb5ba084f28f57635a9c7dd11930410cc Mon Sep 17 00:00:00 2001
From: Zhenhua Luo <zhenhua.luo@freescale.com>
Date: Fri, 16 Aug 2013 01:10:12 -0500
Subject: [PATCH 1/1] add pvr values for freescale 64-bit cores

Signed-off-by: Zhenhua Luo <zhenhua.luo@freescale.com>
---
 src/cpu/cpu_map.xml |   31 +++++++++++++++++++++++++++++++
 1 file changed, 31 insertions(+)

diff --git a/src/cpu/cpu_map.xml b/src/cpu/cpu_map.xml
index 6d51283..c3f4b20 100644
--- a/src/cpu/cpu_map.xml
+++ b/src/cpu/cpu_map.xml
@@ -603,5 +603,36 @@
       <vendor name='IBM'/>
       <pvr value='0x003f0203'/>
     </model>
+
+    <!-- FSL-based CPU models -->
+    <model name='POWERPC_e5500_v10'>
+      <vendor name='FSL'/>
+      <pvr value='0x80240010'/>
+    </model>
+
+    <model name='POWERPC_e5500_v11'>
+      <vendor name='FSL'/>
+      <pvr value='0x80240011'/>
+    </model>
+
+    <model name='POWERPC_e5500_v12'>
+      <vendor name='FSL'/>
+      <pvr value='0x80240012'/>
+    </model>
+
+    <model name='POWERPC_e5500_v1020'>
+      <vendor name='FSL'/>
+      <pvr value='0x80241020'/>
+    </model>
+
+    <model name='POWERPC_e6500_v10'>
+      <vendor name='FSL'/>
+      <pvr value='0x80400010'/>
+    </model>
+
+    <model name='POWERPC_e6500_v20'>
+      <vendor name='FSL'/>
+      <pvr value='0x80400020'/>
+    </model>
   </arch>
 </cpus>
-- 
1.7.9.7

