// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/04/2024 15:10:04"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for QuestaSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test (
	clk,
	rst,
	mode_button,
	enable_display,
	enable_cnt,
	enable_pulse_1s);
input 	clk;
input 	rst;
input 	mode_button;
output 	[5:0] enable_display;
output 	[5:0] enable_cnt;
output 	enable_pulse_1s;

// Design Ports Information
// enable_display[0]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_display[1]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_display[2]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_display[3]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_display[4]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_display[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_cnt[0]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_cnt[1]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_cnt[2]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_cnt[3]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_cnt[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_cnt[5]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_pulse_1s	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode_button	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \mode_button~input_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \enable_display[0]~output_o ;
wire \enable_display[1]~output_o ;
wire \enable_display[2]~output_o ;
wire \enable_display[3]~output_o ;
wire \enable_display[4]~output_o ;
wire \enable_display[5]~output_o ;
wire \enable_cnt[0]~output_o ;
wire \enable_cnt[1]~output_o ;
wire \enable_cnt[2]~output_o ;
wire \enable_cnt[3]~output_o ;
wire \enable_cnt[4]~output_o ;
wire \enable_cnt[5]~output_o ;
wire \enable_pulse_1s~output_o ;
wire \fsm_mode|Mux0~0_combout ;
wire \rst~input_o ;
wire \fsm_mode|state[0]~1_combout ;
wire \fsm_mode|state[0]~2_combout ;
wire \fsm_mode|Mux1~0_combout ;
wire \fsm_mode|state[2]~0_combout ;
wire \fsm_mode|Mux2~0_combout ;
wire \fsm_mode|Mux2~1_combout ;
wire \fsm_state_handler|Equal0~0_combout ;
wire \fsm_state_handler|enable_display[5]~0_combout ;
wire \fsm_state_handler|comb~1_combout ;
wire \fsm_state_handler|comb~0_combout ;
wire \fsm_state_handler|comb~2_combout ;
wire \fsm_state_handler|comb~3_combout ;
wire \fsm_state_handler|Equal0~1_combout ;
wire \fsm_state_handler|comb~4_combout ;
wire \fsm_state_handler|enable_pulse_1s~combout ;
wire [3:0] \fsm_mode|state ;
wire [5:0] \fsm_state_handler|enable_display ;
wire [5:0] \fsm_state_handler|enable_cnt ;


// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \mode_button~input (
	.i(mode_button),
	.ibar(gnd),
	.o(\mode_button~input_o ));
// synopsys translate_off
defparam \mode_button~input .bus_hold = "false";
defparam \mode_button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \enable_display[0]~output (
	.i(\fsm_state_handler|enable_display [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_display[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_display[0]~output .bus_hold = "false";
defparam \enable_display[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \enable_display[1]~output (
	.i(\fsm_state_handler|enable_display [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_display[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_display[1]~output .bus_hold = "false";
defparam \enable_display[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \enable_display[2]~output (
	.i(\fsm_state_handler|enable_display [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_display[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_display[2]~output .bus_hold = "false";
defparam \enable_display[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \enable_display[3]~output (
	.i(\fsm_state_handler|enable_display [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_display[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_display[3]~output .bus_hold = "false";
defparam \enable_display[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \enable_display[4]~output (
	.i(\fsm_state_handler|enable_display [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_display[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_display[4]~output .bus_hold = "false";
defparam \enable_display[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \enable_display[5]~output (
	.i(\fsm_state_handler|enable_display [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_display[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_display[5]~output .bus_hold = "false";
defparam \enable_display[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \enable_cnt[0]~output (
	.i(\fsm_state_handler|enable_cnt [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_cnt[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_cnt[0]~output .bus_hold = "false";
defparam \enable_cnt[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \enable_cnt[1]~output (
	.i(\fsm_state_handler|enable_cnt [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_cnt[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_cnt[1]~output .bus_hold = "false";
defparam \enable_cnt[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \enable_cnt[2]~output (
	.i(\fsm_state_handler|enable_cnt [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_cnt[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_cnt[2]~output .bus_hold = "false";
defparam \enable_cnt[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \enable_cnt[3]~output (
	.i(\fsm_state_handler|enable_cnt [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_cnt[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_cnt[3]~output .bus_hold = "false";
defparam \enable_cnt[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \enable_cnt[4]~output (
	.i(\fsm_state_handler|enable_cnt [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_cnt[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_cnt[4]~output .bus_hold = "false";
defparam \enable_cnt[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \enable_cnt[5]~output (
	.i(\fsm_state_handler|enable_cnt [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_cnt[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_cnt[5]~output .bus_hold = "false";
defparam \enable_cnt[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \enable_pulse_1s~output (
	.i(\fsm_state_handler|enable_pulse_1s~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable_pulse_1s~output_o ),
	.obar());
// synopsys translate_off
defparam \enable_pulse_1s~output .bus_hold = "false";
defparam \enable_pulse_1s~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N20
cycloneive_lcell_comb \fsm_mode|Mux0~0 (
// Equation(s):
// \fsm_mode|Mux0~0_combout  = (\fsm_mode|Mux2~0_combout  & (!\fsm_mode|state [1])) # (!\fsm_mode|Mux2~0_combout  & ((\fsm_mode|state [3])))

	.dataa(gnd),
	.datab(\fsm_mode|state [1]),
	.datac(\fsm_mode|state [3]),
	.datad(\fsm_mode|Mux2~0_combout ),
	.cin(gnd),
	.combout(\fsm_mode|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_mode|Mux0~0 .lut_mask = 16'h33F0;
defparam \fsm_mode|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X96_Y1_N21
dffeas \fsm_mode|state[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fsm_mode|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm_mode|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm_mode|state[3] .is_wysiwyg = "true";
defparam \fsm_mode|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N16
cycloneive_lcell_comb \fsm_mode|state[0]~1 (
// Equation(s):
// \fsm_mode|state[0]~1_combout  = (\mode_button~input_o  & (!\fsm_mode|state [2] & (\fsm_mode|state [1] $ (!\fsm_mode|state [3]))))

	.dataa(\mode_button~input_o ),
	.datab(\fsm_mode|state [2]),
	.datac(\fsm_mode|state [1]),
	.datad(\fsm_mode|state [3]),
	.cin(gnd),
	.combout(\fsm_mode|state[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_mode|state[0]~1 .lut_mask = 16'h2002;
defparam \fsm_mode|state[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N6
cycloneive_lcell_comb \fsm_mode|state[0]~2 (
// Equation(s):
// \fsm_mode|state[0]~2_combout  = \fsm_mode|state [0] $ (\fsm_mode|state[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsm_mode|state [0]),
	.datad(\fsm_mode|state[0]~1_combout ),
	.cin(gnd),
	.combout(\fsm_mode|state[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_mode|state[0]~2 .lut_mask = 16'h0FF0;
defparam \fsm_mode|state[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y1_N7
dffeas \fsm_mode|state[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fsm_mode|state[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm_mode|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm_mode|state[0] .is_wysiwyg = "true";
defparam \fsm_mode|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N18
cycloneive_lcell_comb \fsm_mode|Mux1~0 (
// Equation(s):
// \fsm_mode|Mux1~0_combout  = (\mode_button~input_o  & (\fsm_mode|state [3] & (\fsm_mode|state [1] & \fsm_mode|state [0])))

	.dataa(\mode_button~input_o ),
	.datab(\fsm_mode|state [3]),
	.datac(\fsm_mode|state [1]),
	.datad(\fsm_mode|state [0]),
	.cin(gnd),
	.combout(\fsm_mode|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_mode|Mux1~0 .lut_mask = 16'h8000;
defparam \fsm_mode|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N4
cycloneive_lcell_comb \fsm_mode|state[2]~0 (
// Equation(s):
// \fsm_mode|state[2]~0_combout  = (\fsm_mode|state [2]) # (\fsm_mode|Mux1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsm_mode|state [2]),
	.datad(\fsm_mode|Mux1~0_combout ),
	.cin(gnd),
	.combout(\fsm_mode|state[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_mode|state[2]~0 .lut_mask = 16'hFFF0;
defparam \fsm_mode|state[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y1_N5
dffeas \fsm_mode|state[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fsm_mode|state[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm_mode|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm_mode|state[2] .is_wysiwyg = "true";
defparam \fsm_mode|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N12
cycloneive_lcell_comb \fsm_mode|Mux2~0 (
// Equation(s):
// \fsm_mode|Mux2~0_combout  = (\mode_button~input_o  & (!\fsm_mode|state [2] & \fsm_mode|state [0]))

	.dataa(\mode_button~input_o ),
	.datab(gnd),
	.datac(\fsm_mode|state [2]),
	.datad(\fsm_mode|state [0]),
	.cin(gnd),
	.combout(\fsm_mode|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_mode|Mux2~0 .lut_mask = 16'h0A00;
defparam \fsm_mode|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N14
cycloneive_lcell_comb \fsm_mode|Mux2~1 (
// Equation(s):
// \fsm_mode|Mux2~1_combout  = (\fsm_mode|Mux2~0_combout  & (!\fsm_mode|state [3])) # (!\fsm_mode|Mux2~0_combout  & ((\fsm_mode|state [1])))

	.dataa(\fsm_mode|state [3]),
	.datab(gnd),
	.datac(\fsm_mode|state [1]),
	.datad(\fsm_mode|Mux2~0_combout ),
	.cin(gnd),
	.combout(\fsm_mode|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_mode|Mux2~1 .lut_mask = 16'h55F0;
defparam \fsm_mode|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y1_N15
dffeas \fsm_mode|state[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fsm_mode|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm_mode|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fsm_mode|state[1] .is_wysiwyg = "true";
defparam \fsm_mode|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N8
cycloneive_lcell_comb \fsm_state_handler|Equal0~0 (
// Equation(s):
// \fsm_state_handler|Equal0~0_combout  = (!\fsm_mode|state [3] & (!\fsm_mode|state [1] & !\fsm_mode|state [2]))

	.dataa(\fsm_mode|state [3]),
	.datab(gnd),
	.datac(\fsm_mode|state [1]),
	.datad(\fsm_mode|state [2]),
	.cin(gnd),
	.combout(\fsm_state_handler|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|Equal0~0 .lut_mask = 16'h0005;
defparam \fsm_state_handler|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N26
cycloneive_lcell_comb \fsm_state_handler|enable_display[5]~0 (
// Equation(s):
// \fsm_state_handler|enable_display[5]~0_combout  = (\fsm_mode|state [3] & (\fsm_mode|state [1] & !\fsm_mode|state [2]))

	.dataa(\fsm_mode|state [3]),
	.datab(gnd),
	.datac(\fsm_mode|state [1]),
	.datad(\fsm_mode|state [2]),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_display[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_display[5]~0 .lut_mask = 16'h00A0;
defparam \fsm_state_handler|enable_display[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y1_N28
cycloneive_lcell_comb \fsm_state_handler|enable_display[0] (
// Equation(s):
// \fsm_state_handler|enable_display [0] = (!\fsm_state_handler|enable_display[5]~0_combout  & ((\fsm_state_handler|Equal0~0_combout ) # (\fsm_state_handler|enable_display [0])))

	.dataa(\fsm_state_handler|Equal0~0_combout ),
	.datab(gnd),
	.datac(\fsm_state_handler|enable_display[5]~0_combout ),
	.datad(\fsm_state_handler|enable_display [0]),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_display [0]),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_display[0] .lut_mask = 16'h0F0A;
defparam \fsm_state_handler|enable_display[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N2
cycloneive_lcell_comb \fsm_state_handler|comb~1 (
// Equation(s):
// \fsm_state_handler|comb~1_combout  = (\fsm_mode|state [0]) # ((\fsm_mode|state [2]) # (\fsm_mode|state [3] $ (\fsm_mode|state [1])))

	.dataa(\fsm_mode|state [3]),
	.datab(\fsm_mode|state [0]),
	.datac(\fsm_mode|state [1]),
	.datad(\fsm_mode|state [2]),
	.cin(gnd),
	.combout(\fsm_state_handler|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|comb~1 .lut_mask = 16'hFFDE;
defparam \fsm_state_handler|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N28
cycloneive_lcell_comb \fsm_state_handler|comb~0 (
// Equation(s):
// \fsm_state_handler|comb~0_combout  = ((\fsm_mode|state [2]) # (\fsm_mode|state [3] $ (\fsm_mode|state [1]))) # (!\fsm_mode|state [0])

	.dataa(\fsm_mode|state [3]),
	.datab(\fsm_mode|state [0]),
	.datac(\fsm_mode|state [1]),
	.datad(\fsm_mode|state [2]),
	.cin(gnd),
	.combout(\fsm_state_handler|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|comb~0 .lut_mask = 16'hFF7B;
defparam \fsm_state_handler|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y1_N28
cycloneive_lcell_comb \fsm_state_handler|enable_display[1] (
// Equation(s):
// \fsm_state_handler|enable_display [1] = (\fsm_state_handler|comb~0_combout  & ((\fsm_state_handler|enable_display [1]) # (!\fsm_state_handler|comb~1_combout )))

	.dataa(\fsm_state_handler|comb~1_combout ),
	.datab(\fsm_state_handler|comb~0_combout ),
	.datac(gnd),
	.datad(\fsm_state_handler|enable_display [1]),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_display [1]),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_display[1] .lut_mask = 16'hCC44;
defparam \fsm_state_handler|enable_display[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N24
cycloneive_lcell_comb \fsm_state_handler|comb~2 (
// Equation(s):
// \fsm_state_handler|comb~2_combout  = (\fsm_mode|state [2]) # ((\fsm_mode|state [3] & ((\fsm_mode|state [0]) # (!\fsm_mode|state [1]))) # (!\fsm_mode|state [3] & ((\fsm_mode|state [1]) # (!\fsm_mode|state [0]))))

	.dataa(\fsm_mode|state [3]),
	.datab(\fsm_mode|state [0]),
	.datac(\fsm_mode|state [1]),
	.datad(\fsm_mode|state [2]),
	.cin(gnd),
	.combout(\fsm_state_handler|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|comb~2 .lut_mask = 16'hFFDB;
defparam \fsm_state_handler|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N30
cycloneive_lcell_comb \fsm_state_handler|comb~3 (
// Equation(s):
// \fsm_state_handler|comb~3_combout  = (\fsm_mode|state [2]) # ((\fsm_mode|state [3] & ((!\fsm_mode|state [1]) # (!\fsm_mode|state [0]))) # (!\fsm_mode|state [3] & ((\fsm_mode|state [0]) # (\fsm_mode|state [1]))))

	.dataa(\fsm_mode|state [3]),
	.datab(\fsm_mode|state [0]),
	.datac(\fsm_mode|state [1]),
	.datad(\fsm_mode|state [2]),
	.cin(gnd),
	.combout(\fsm_state_handler|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|comb~3 .lut_mask = 16'hFF7E;
defparam \fsm_state_handler|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y1_N28
cycloneive_lcell_comb \fsm_state_handler|enable_display[2] (
// Equation(s):
// \fsm_state_handler|enable_display [2] = (\fsm_state_handler|comb~2_combout  & ((\fsm_state_handler|enable_display [2]) # (!\fsm_state_handler|comb~3_combout )))

	.dataa(gnd),
	.datab(\fsm_state_handler|comb~2_combout ),
	.datac(\fsm_state_handler|comb~3_combout ),
	.datad(\fsm_state_handler|enable_display [2]),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_display [2]),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_display[2] .lut_mask = 16'hCC0C;
defparam \fsm_state_handler|enable_display[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N22
cycloneive_lcell_comb \fsm_state_handler|Equal0~1 (
// Equation(s):
// \fsm_state_handler|Equal0~1_combout  = (!\fsm_mode|state [3] & (!\fsm_mode|state [0] & (!\fsm_mode|state [1] & !\fsm_mode|state [2])))

	.dataa(\fsm_mode|state [3]),
	.datab(\fsm_mode|state [0]),
	.datac(\fsm_mode|state [1]),
	.datad(\fsm_mode|state [2]),
	.cin(gnd),
	.combout(\fsm_state_handler|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|Equal0~1 .lut_mask = 16'h0001;
defparam \fsm_state_handler|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N0
cycloneive_lcell_comb \fsm_state_handler|comb~4 (
// Equation(s):
// \fsm_state_handler|comb~4_combout  = (!\fsm_mode|state [2] & ((\fsm_mode|state [3] & ((\fsm_mode|state [1]))) # (!\fsm_mode|state [3] & (\fsm_mode|state [0] & !\fsm_mode|state [1]))))

	.dataa(\fsm_mode|state [3]),
	.datab(\fsm_mode|state [0]),
	.datac(\fsm_mode|state [1]),
	.datad(\fsm_mode|state [2]),
	.cin(gnd),
	.combout(\fsm_state_handler|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|comb~4 .lut_mask = 16'h00A4;
defparam \fsm_state_handler|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y1_N28
cycloneive_lcell_comb \fsm_state_handler|enable_display[3] (
// Equation(s):
// \fsm_state_handler|enable_display [3] = (!\fsm_state_handler|comb~4_combout  & ((\fsm_state_handler|Equal0~1_combout ) # (\fsm_state_handler|enable_display [3])))

	.dataa(gnd),
	.datab(\fsm_state_handler|Equal0~1_combout ),
	.datac(\fsm_state_handler|comb~4_combout ),
	.datad(\fsm_state_handler|enable_display [3]),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_display [3]),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_display[3] .lut_mask = 16'h0F0C;
defparam \fsm_state_handler|enable_display[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y1_N2
cycloneive_lcell_comb \fsm_state_handler|enable_display[4] (
// Equation(s):
// \fsm_state_handler|enable_display [4] = (!\fsm_state_handler|comb~4_combout  & ((\fsm_state_handler|Equal0~1_combout ) # (\fsm_state_handler|enable_display [4])))

	.dataa(gnd),
	.datab(\fsm_state_handler|Equal0~1_combout ),
	.datac(\fsm_state_handler|comb~4_combout ),
	.datad(\fsm_state_handler|enable_display [4]),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_display [4]),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_display[4] .lut_mask = 16'h0F0C;
defparam \fsm_state_handler|enable_display[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y1_N12
cycloneive_lcell_comb \fsm_state_handler|enable_display[5] (
// Equation(s):
// \fsm_state_handler|enable_display [5] = (!\fsm_state_handler|comb~4_combout  & ((\fsm_state_handler|Equal0~1_combout ) # (\fsm_state_handler|enable_display [5])))

	.dataa(gnd),
	.datab(\fsm_state_handler|Equal0~1_combout ),
	.datac(\fsm_state_handler|comb~4_combout ),
	.datad(\fsm_state_handler|enable_display [5]),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_display [5]),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_display[5] .lut_mask = 16'h0F0C;
defparam \fsm_state_handler|enable_display[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y1_N10
cycloneive_lcell_comb \fsm_state_handler|enable_cnt[0] (
// Equation(s):
// \fsm_state_handler|enable_cnt [0] = (!\fsm_state_handler|enable_display[5]~0_combout  & ((\fsm_state_handler|Equal0~0_combout ) # (\fsm_state_handler|enable_cnt [0])))

	.dataa(\fsm_state_handler|Equal0~0_combout ),
	.datab(gnd),
	.datac(\fsm_state_handler|enable_display[5]~0_combout ),
	.datad(\fsm_state_handler|enable_cnt [0]),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_cnt [0]),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_cnt[0] .lut_mask = 16'h0F0A;
defparam \fsm_state_handler|enable_cnt[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N10
cycloneive_lcell_comb \fsm_state_handler|enable_cnt[1] (
// Equation(s):
// \fsm_state_handler|enable_cnt [1] = (\fsm_state_handler|comb~0_combout  & ((\fsm_state_handler|enable_cnt [1]) # (!\fsm_state_handler|comb~1_combout )))

	.dataa(\fsm_state_handler|comb~1_combout ),
	.datab(\fsm_state_handler|comb~0_combout ),
	.datac(gnd),
	.datad(\fsm_state_handler|enable_cnt [1]),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_cnt [1]),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_cnt[1] .lut_mask = 16'hCC44;
defparam \fsm_state_handler|enable_cnt[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y1_N10
cycloneive_lcell_comb \fsm_state_handler|enable_cnt[2] (
// Equation(s):
// \fsm_state_handler|enable_cnt [2] = (\fsm_state_handler|comb~2_combout  & ((\fsm_state_handler|enable_cnt [2]) # (!\fsm_state_handler|comb~3_combout )))

	.dataa(gnd),
	.datab(\fsm_state_handler|comb~2_combout ),
	.datac(\fsm_state_handler|comb~3_combout ),
	.datad(\fsm_state_handler|enable_cnt [2]),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_cnt [2]),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_cnt[2] .lut_mask = 16'hCC0C;
defparam \fsm_state_handler|enable_cnt[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y1_N0
cycloneive_lcell_comb \fsm_state_handler|enable_cnt[3] (
// Equation(s):
// \fsm_state_handler|enable_cnt [3] = (!\fsm_state_handler|comb~4_combout  & ((\fsm_state_handler|Equal0~1_combout ) # (\fsm_state_handler|enable_cnt [3])))

	.dataa(\fsm_state_handler|comb~4_combout ),
	.datab(gnd),
	.datac(\fsm_state_handler|Equal0~1_combout ),
	.datad(\fsm_state_handler|enable_cnt [3]),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_cnt [3]),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_cnt[3] .lut_mask = 16'h5550;
defparam \fsm_state_handler|enable_cnt[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y1_N10
cycloneive_lcell_comb \fsm_state_handler|enable_cnt[4] (
// Equation(s):
// \fsm_state_handler|enable_cnt [4] = (!\fsm_state_handler|comb~4_combout  & ((\fsm_state_handler|Equal0~1_combout ) # (\fsm_state_handler|enable_cnt [4])))

	.dataa(gnd),
	.datab(\fsm_state_handler|Equal0~1_combout ),
	.datac(\fsm_state_handler|comb~4_combout ),
	.datad(\fsm_state_handler|enable_cnt [4]),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_cnt [4]),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_cnt[4] .lut_mask = 16'h0F0C;
defparam \fsm_state_handler|enable_cnt[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y1_N10
cycloneive_lcell_comb \fsm_state_handler|enable_cnt[5] (
// Equation(s):
// \fsm_state_handler|enable_cnt [5] = (!\fsm_state_handler|comb~4_combout  & ((\fsm_state_handler|Equal0~1_combout ) # (\fsm_state_handler|enable_cnt [5])))

	.dataa(\fsm_state_handler|comb~4_combout ),
	.datab(gnd),
	.datac(\fsm_state_handler|Equal0~1_combout ),
	.datad(\fsm_state_handler|enable_cnt [5]),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_cnt [5]),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_cnt[5] .lut_mask = 16'h5550;
defparam \fsm_state_handler|enable_cnt[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y1_N28
cycloneive_lcell_comb \fsm_state_handler|enable_pulse_1s (
// Equation(s):
// \fsm_state_handler|enable_pulse_1s~combout  = (!\fsm_state_handler|comb~4_combout  & ((\fsm_state_handler|Equal0~1_combout ) # (\fsm_state_handler|enable_pulse_1s~combout )))

	.dataa(\fsm_state_handler|comb~4_combout ),
	.datab(gnd),
	.datac(\fsm_state_handler|Equal0~1_combout ),
	.datad(\fsm_state_handler|enable_pulse_1s~combout ),
	.cin(gnd),
	.combout(\fsm_state_handler|enable_pulse_1s~combout ),
	.cout());
// synopsys translate_off
defparam \fsm_state_handler|enable_pulse_1s .lut_mask = 16'h5550;
defparam \fsm_state_handler|enable_pulse_1s .sum_lutc_input = "datac";
// synopsys translate_on

assign enable_display[0] = \enable_display[0]~output_o ;

assign enable_display[1] = \enable_display[1]~output_o ;

assign enable_display[2] = \enable_display[2]~output_o ;

assign enable_display[3] = \enable_display[3]~output_o ;

assign enable_display[4] = \enable_display[4]~output_o ;

assign enable_display[5] = \enable_display[5]~output_o ;

assign enable_cnt[0] = \enable_cnt[0]~output_o ;

assign enable_cnt[1] = \enable_cnt[1]~output_o ;

assign enable_cnt[2] = \enable_cnt[2]~output_o ;

assign enable_cnt[3] = \enable_cnt[3]~output_o ;

assign enable_cnt[4] = \enable_cnt[4]~output_o ;

assign enable_cnt[5] = \enable_cnt[5]~output_o ;

assign enable_pulse_1s = \enable_pulse_1s~output_o ;

endmodule
