Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 19 16:34:51 2025
| Host         : DefconeONE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file C:/Users/Thies/xillinx/BScThesis/results/DESX_encrypt_timing.rpt -quiet
| Design       : desx_encrypt_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  4           
TIMING-16  Warning   Large setup violation         128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.489    -1346.678                    128                13045        0.049        0.000                      0                13045        8.750        0.000                       0                  4698  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -11.489    -1346.678                    128                12917        0.049        0.000                      0                12917        8.750        0.000                       0                  4698  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.748        0.000                      0                  128        0.487        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          128  Failing Endpoints,  Worst Slack      -11.489ns,  Total Violation    -1346.678ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.489ns  (required time - arrival time)
  Source:                 desx_encrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            desx_encrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.921ns  (logic 4.610ns (14.909%)  route 26.311ns (85.091%))
  Logic Levels:           33  (LUT3=5 LUT4=6 LUT5=4 LUT6=18)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  desx_encrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    desx_encrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  desx_encrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        1.825     3.119    desx_encrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X4Y19          FDRE                                         r  desx_encrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     3.637 r  desx_encrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[68]/Q
                         net (fo=15, routed)          0.604     4.241    desx_encrypt_bd_i/desx_encrypt_0/s_axis_tdata[68]
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.124     4.365 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[51]_INST_0_i_49/O
                         net (fo=4, routed)           1.291     5.656    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[0].round_instance/inp[3]
    SLICE_X8Y22          LUT6 (Prop_lut6_I2_O)        0.124     5.780 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[3]_INST_0_i_9/O
                         net (fo=5, routed)           0.705     6.485    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[0].round_instance/substituted[1]
    SLICE_X4Y21          LUT4 (Prop_lut4_I3_O)        0.124     6.609 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[26]_INST_0_i_50/O
                         net (fo=4, routed)           1.326     7.935    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[1].round_instance/inp[23]
    SLICE_X8Y25          LUT6 (Prop_lut6_I4_O)        0.124     8.059 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[8]_INST_0_i_9/O
                         net (fo=3, routed)           0.531     8.590    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[1].round_instance/substituted[12]
    SLICE_X11Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.714 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[57]_INST_0_i_54/O
                         net (fo=4, routed)           0.798     9.512    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[2].round_instance/inp[38]
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.636 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[57]_INST_0_i_28/O
                         net (fo=3, routed)           0.758    10.394    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[2].round_instance/substituted[24]
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.124    10.518 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[50]_INST_0_i_57/O
                         net (fo=4, routed)           0.816    11.334    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[3].round_instance/inp[0]
    SLICE_X3Y28          LUT6 (Prop_lut6_I4_O)        0.124    11.458 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[48]_INST_0_i_10/O
                         net (fo=2, routed)           0.897    12.355    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[3].round_instance/substituted[3]
    SLICE_X12Y29         LUT5 (Prop_lut5_I4_O)        0.124    12.479 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[53]_INST_0_i_23/O
                         net (fo=4, routed)           0.845    13.324    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[4].round_instance/inp[45]
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124    13.448 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[39]_INST_0_i_4/O
                         net (fo=9, routed)           0.795    14.243    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[4].round_instance/substituted[28]
    SLICE_X13Y23         LUT3 (Prop_lut3_I2_O)        0.124    14.367 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[36]_INST_0_i_21/O
                         net (fo=4, routed)           0.694    15.061    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[5].round_instance/inp[7]
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.185 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[14]_INST_0_i_4/O
                         net (fo=5, routed)           0.562    15.747    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[5].round_instance/substituted[6]
    SLICE_X12Y22         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[51]_INST_0_i_30/O
                         net (fo=4, routed)           1.030    16.901    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[6].round_instance/inp[2]
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124    17.025 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[3]_INST_0_i_6/O
                         net (fo=7, routed)           0.635    17.660    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[6].round_instance/substituted[1]
    SLICE_X10Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.784 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[26]_INST_0_i_32/O
                         net (fo=4, routed)           1.007    18.791    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[7].round_instance/inp[23]
    SLICE_X17Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.915 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[6]_INST_0_i_6/O
                         net (fo=7, routed)           0.622    19.536    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[7].round_instance/substituted[15]
    SLICE_X17Y21         LUT4 (Prop_lut4_I3_O)        0.124    19.660 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[51]_INST_0_i_35/O
                         net (fo=4, routed)           0.895    20.556    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[8].round_instance/inp[1]
    SLICE_X16Y22         LUT6 (Prop_lut6_I0_O)        0.124    20.680 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[49]_INST_0_i_7/O
                         net (fo=3, routed)           0.460    21.140    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[8].round_instance/substituted[3]
    SLICE_X21Y22         LUT5 (Prop_lut5_I4_O)        0.124    21.264 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[52]_INST_0_i_37/O
                         net (fo=4, routed)           0.982    22.246    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[9].round_instance/inp[45]
    SLICE_X23Y26         LUT6 (Prop_lut6_I2_O)        0.124    22.370 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[16]_INST_0_i_7/O
                         net (fo=3, routed)           0.792    23.162    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[9].round_instance/substituted[29]
    SLICE_X26Y26         LUT5 (Prop_lut5_I4_O)        0.124    23.286 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[57]_INST_0_i_43/O
                         net (fo=4, routed)           1.019    24.305    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[10].round_instance/inp[39]
    SLICE_X27Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.429 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[55]_INST_0_i_8/O
                         net (fo=2, routed)           0.572    25.000    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[10].round_instance/substituted[27]
    SLICE_X29Y23         LUT6 (Prop_lut6_I5_O)        0.124    25.124 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[36]_INST_0_i_43/O
                         net (fo=4, routed)           0.984    26.108    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[11].round_instance/inp[9]
    SLICE_X29Y24         LUT6 (Prop_lut6_I2_O)        0.124    26.232 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[10]_INST_0_i_8/O
                         net (fo=2, routed)           0.608    26.840    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[11].round_instance/substituted[7]
    SLICE_X29Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.964 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[63]_INST_0_i_5/O
                         net (fo=4, routed)           1.006    27.970    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[12].round_instance/inp[26]
    SLICE_X29Y30         LUT6 (Prop_lut6_I1_O)        0.124    28.094 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[23]_INST_0_i_1/O
                         net (fo=3, routed)           0.374    28.468    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[12].round_instance/substituted[19]
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.124    28.592 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[50]_INST_0_i_6/O
                         net (fo=4, routed)           1.178    29.769    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[13].round_instance/inp[3]
    SLICE_X30Y35         LUT6 (Prop_lut6_I2_O)        0.124    29.893 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[48]_INST_0_i_1/O
                         net (fo=2, routed)           0.325    30.218    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[13].round_instance/substituted[3]
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.124    30.342 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[53]_INST_0_i_17/O
                         net (fo=4, routed)           1.022    31.364    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[14].round_instance/inp[45]
    SLICE_X31Y35         LUT6 (Prop_lut6_I2_O)        0.124    31.488 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[39]_INST_0_i_3/O
                         net (fo=3, routed)           0.701    32.189    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[14].round_instance/substituted[28]
    SLICE_X32Y35         LUT4 (Prop_lut4_I3_O)        0.124    32.313 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[50]_INST_0_i_20/O
                         net (fo=4, routed)           0.829    33.142    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[15].round_instance/inp[5]
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124    33.266 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[2]_INST_0_i_3/O
                         net (fo=2, routed)           0.320    33.586    desx_encrypt_bd_i/desx_encrypt_0/inst/desx_encrypt_instance/u0[15].round_instance/substituted[1]
    SLICE_X34Y33         LUT4 (Prop_lut4_I3_O)        0.124    33.710 r  desx_encrypt_bd_i/desx_encrypt_0/m_axis_tdata[2]_INST_0/O
                         net (fo=1, routed)           0.331    34.040    desx_encrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[2]
    SLICE_X35Y32         FDRE                                         r  desx_encrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  desx_encrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    desx_encrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  desx_encrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        1.488    22.667    desx_encrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X35Y32         FDRE                                         r  desx_encrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[2]/C
                         clock pessimism              0.230    22.897    
                         clock uncertainty           -0.302    22.595    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)       -0.043    22.552    desx_encrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.552    
                         arrival time                         -34.041    
  -------------------------------------------------------------------
                         slack                                -11.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.244ns (45.896%)  route 0.288ns (54.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  desx_encrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    desx_encrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  desx_encrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        0.574     0.910    <hidden>
    SLICE_X26Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  <hidden>
                         net (fo=1, routed)           0.288     1.345    <hidden>
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.096     1.441 r  <hidden>
                         net (fo=1, routed)           0.000     1.441    <hidden>
    SLICE_X26Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  desx_encrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    desx_encrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  desx_encrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        0.930     1.296    <hidden>
    SLICE_X26Y100        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { desx_encrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6   desx_encrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  desx_encrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  desx_encrypt_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.748ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.718ns (20.074%)  route 2.859ns (79.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  desx_encrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    desx_encrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  desx_encrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        1.679     2.973    <hidden>
    SLICE_X31Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  <hidden>
                         net (fo=3, routed)           1.350     4.742    <hidden>
    SLICE_X32Y75         LUT3 (Prop_lut3_I2_O)        0.299     5.041 f  <hidden>
                         net (fo=32, routed)          1.508     6.550    <hidden>
    SLICE_X30Y77         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  desx_encrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    desx_encrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  desx_encrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        1.511    22.690    <hidden>
    SLICE_X30Y77         FDCE                                         r  <hidden>
                         clock pessimism              0.229    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X30Y77         FDCE (Recov_fdce_C_CLR)     -0.319    22.298    <hidden>
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 15.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.386%)  route 0.243ns (56.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  desx_encrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    desx_encrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  desx_encrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        0.545     0.881    <hidden>
    SLICE_X33Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141     1.022 f  <hidden>
                         net (fo=2, routed)           0.063     1.085    <hidden>
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.130 f  <hidden>
                         net (fo=32, routed)          0.180     1.309    <hidden>
    SLICE_X32Y75         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  desx_encrypt_bd_i/zynqcore/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    desx_encrypt_bd_i/zynqcore/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  desx_encrypt_bd_i/zynqcore/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4700, routed)        0.809     1.175    <hidden>
    SLICE_X32Y75         FDPE                                         r  <hidden>
                         clock pessimism             -0.281     0.894    
    SLICE_X32Y75         FDPE (Remov_fdpe_C_PRE)     -0.071     0.823    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.487    





