# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../bitx4_synchronus.srcs/sources_1/new/bitx4_asynchronus.v" \
"../../../../bitx4_synchronus.srcs/sim_1/new/bitx4_synchronus_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
