

================================================================
== Vivado HLS Report for 'max_pool_16_16_s'
================================================================
* Date:           Sun Oct 29 21:11:01 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn_reshape.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.588 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050| 20.500 us | 20.500 us |  2050|  2050|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_MP_M_LOOP_MP_X_LOOP_MP_Y  |     2048|     2048|         3|          2|          1|  1024|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    186|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    171|    -|
|Register         |        -|      -|     119|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     119|    357|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln114_fu_426_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln97_fu_200_p2         |     +    |      0|  0|  13|           1|          11|
    |add_ln99_fu_348_p2         |     +    |      0|  0|  15|           1|           8|
    |m_fu_206_p2                |     +    |      0|  0|  15|           1|           5|
    |x_fu_244_p2                |     +    |      0|  0|  13|           1|           4|
    |y_fu_437_p2                |     +    |      0|  0|  13|           1|           4|
    |and_ln110_fu_238_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln101_fu_232_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln97_fu_194_p2        |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln99_fu_212_p2        |   icmp   |      0|  0|  11|           8|           7|
    |or_ln110_10_fu_270_p2      |    or    |      0|  0|   4|           4|           1|
    |or_ln110_5_fu_188_p2       |    or    |      0|  0|   4|           4|           1|
    |or_ln110_6_fu_409_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln110_7_fu_462_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln110_8_fu_468_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln110_9_fu_250_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln110_fu_331_p2         |    or    |      0|  0|   4|           4|           1|
    |select_ln110_10_fu_364_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln110_11_fu_286_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln110_12_fu_294_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln110_13_fu_315_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln110_14_fu_323_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln110_8_fu_354_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln110_9_fu_256_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln110_fu_218_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln99_fu_442_p3      |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln110_fu_226_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 186|          64|          98|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten21_phi_fu_130_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_153_p4    |   9|          2|    8|         16|
    |ap_phi_mux_m_0_phi_fu_141_p4               |   9|          2|    5|         10|
    |ap_phi_mux_x_0_phi_fu_164_p4               |   9|          2|    4|          8|
    |ap_phi_mux_y_0_phi_fu_175_p4               |   9|          2|    4|          8|
    |indvar_flatten21_reg_126                   |   9|          2|   11|         22|
    |indvar_flatten_reg_149                     |   9|          2|    8|         16|
    |input_r_address0                           |  15|          3|    8|         24|
    |input_r_address1                           |  15|          3|    8|         24|
    |m_0_reg_137                                |   9|          2|    5|         10|
    |output_r_address0                          |  15|          3|    6|         18|
    |x_0_reg_160                                |   9|          2|    4|          8|
    |y_0_reg_171                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 171|         36|   88|        201|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln97_reg_487          |  11|   0|   11|          0|
    |add_ln99_reg_550          |   8|   0|    8|          0|
    |and_ln110_reg_508         |   1|   0|    1|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |icmp_ln97_reg_483         |   1|   0|    1|          0|
    |icmp_ln99_reg_497         |   1|   0|    1|          0|
    |indvar_flatten21_reg_126  |  11|   0|   11|          0|
    |indvar_flatten_reg_149    |   8|   0|    8|          0|
    |m_0_reg_137               |   5|   0|    5|          0|
    |m_reg_492                 |   5|   0|    5|          0|
    |or_ln110_6_reg_582        |   1|   0|    1|          0|
    |or_ln110_reg_540          |   3|   0|    4|          1|
    |output_addr_reg_587       |   6|   0|    6|          0|
    |select_ln110_10_reg_567   |   4|   0|    4|          0|
    |select_ln110_14_reg_534   |   3|   0|    4|          1|
    |select_ln110_8_reg_555    |   5|   0|    5|          0|
    |select_ln110_9_reg_518    |   4|   0|    4|          0|
    |select_ln110_reg_503      |   4|   0|    4|          0|
    |select_ln99_reg_597       |   8|   0|    8|          0|
    |trunc_ln110_reg_524       |   3|   0|    3|          0|
    |x_0_reg_160               |   4|   0|    4|          0|
    |x_reg_513                 |   4|   0|    4|          0|
    |y_0_reg_171               |   4|   0|    4|          0|
    |y_reg_592                 |   4|   0|    4|          0|
    |zext_ln110_reg_560        |   5|   0|    6|          1|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 119|   0|  122|          3|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|input_r_address0   | out |    8|  ap_memory |      input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |      input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |      input_r     |     array    |
|input_r_address1   | out |    8|  ap_memory |      input_r     |     array    |
|input_r_ce1        | out |    1|  ap_memory |      input_r     |     array    |
|input_r_q1         |  in |   16|  ap_memory |      input_r     |     array    |
|output_r_address0  | out |    6|  ap_memory |     output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r     |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r     |     array    |
|output_r_q0        |  in |   16|  ap_memory |     output_r     |     array    |
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:97]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.58>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i11 [ 0, %0 ], [ %add_ln97, %LOOP_MP_Y ]" [./layer.h:97]   --->   Operation 7 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ 0, %0 ], [ %select_ln110_8, %LOOP_MP_Y ]" [./layer.h:110]   --->   Operation 8 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln99, %LOOP_MP_Y ]" [./layer.h:99]   --->   Operation 9 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %0 ], [ %select_ln110_10, %LOOP_MP_Y ]" [./layer.h:110]   --->   Operation 10 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%y_0 = phi i4 [ 0, %0 ], [ %y, %LOOP_MP_Y ]"   --->   Operation 11 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln110 = shl i4 %x_0, 1" [./layer.h:110]   --->   Operation 12 'shl' 'shl_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%or_ln110_5 = or i4 %shl_ln110, 1" [./layer.h:110]   --->   Operation 13 'or' 'or_ln110_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.88ns)   --->   "%icmp_ln97 = icmp eq i11 %indvar_flatten21, -1024" [./layer.h:97]   --->   Operation 14 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.63ns)   --->   "%add_ln97 = add i11 1, %indvar_flatten21" [./layer.h:97]   --->   Operation 15 'add' 'add_ln97' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %2, label %LOOP_MP_Y" [./layer.h:97]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%m = add i5 1, %m_0" [./layer.h:97]   --->   Operation 17 'add' 'm' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.55ns)   --->   "%icmp_ln99 = icmp eq i8 %indvar_flatten, 64" [./layer.h:99]   --->   Operation 18 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.02ns)   --->   "%select_ln110 = select i1 %icmp_ln99, i4 0, i4 %x_0" [./layer.h:110]   --->   Operation 19 'select' 'select_ln110' <Predicate = (!icmp_ln97)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%xor_ln110 = xor i1 %icmp_ln99, true" [./layer.h:110]   --->   Operation 20 'xor' 'xor_ln110' <Predicate = (!icmp_ln97)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.30ns)   --->   "%icmp_ln101 = icmp eq i4 %y_0, -8" [./layer.h:101]   --->   Operation 21 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln97)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln110 = and i1 %icmp_ln101, %xor_ln110" [./layer.h:110]   --->   Operation 22 'and' 'and_ln110' <Predicate = (!icmp_ln97)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%x = add i4 1, %select_ln110" [./layer.h:99]   --->   Operation 23 'add' 'x' <Predicate = (!icmp_ln97)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln110_9)   --->   "%or_ln110_9 = or i1 %and_ln110, %icmp_ln99" [./layer.h:110]   --->   Operation 24 'or' 'or_ln110_9' <Predicate = (!icmp_ln97)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln110_9 = select i1 %or_ln110_9, i4 0, i4 %y_0" [./layer.h:110]   --->   Operation 25 'select' 'select_ln110_9' <Predicate = (!icmp_ln97)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln110_3 = shl i4 %x, 1" [./layer.h:110]   --->   Operation 26 'shl' 'shl_ln110_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln110_14)   --->   "%or_ln110_10 = or i4 %shl_ln110_3, 1" [./layer.h:110]   --->   Operation 27 'or' 'or_ln110_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i4 %select_ln110_9 to i3" [./layer.h:110]   --->   Operation 28 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln110_4 = shl i4 %select_ln110_9, 1" [./layer.h:110]   --->   Operation 29 'shl' 'shl_ln110_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln110_12)   --->   "%select_ln110_11 = select i1 %icmp_ln99, i4 0, i4 %shl_ln110" [./layer.h:110]   --->   Operation 30 'select' 'select_ln110_11' <Predicate = (!icmp_ln97)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln110_12 = select i1 %and_ln110, i4 %shl_ln110_3, i4 %select_ln110_11" [./layer.h:110]   --->   Operation 31 'select' 'select_ln110_12' <Predicate = (!icmp_ln97)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i56.i3.i1.i4(i56 0, i3 %trunc_ln110, i1 false, i4 %select_ln110_12)" [./layer.h:110]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [256 x i16]* %input_r, i64 0, i64 %tmp_s" [./layer.h:110]   --->   Operation 33 'getelementptr' 'input_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln110_14)   --->   "%select_ln110_13 = select i1 %icmp_ln99, i4 1, i4 %or_ln110_5" [./layer.h:110]   --->   Operation 34 'select' 'select_ln110_13' <Predicate = (!icmp_ln97)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln110_14 = select i1 %and_ln110, i4 %or_ln110_10, i4 %select_ln110_13" [./layer.h:110]   --->   Operation 35 'select' 'select_ln110_14' <Predicate = (!icmp_ln97)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [./layer.h:110]   --->   Operation 36 'load' 'input_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln110 = or i4 %shl_ln110_4, 1" [./layer.h:110]   --->   Operation 37 'or' 'or_ln110' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4(i56 0, i4 %or_ln110, i4 %select_ln110_12)" [./layer.h:110]   --->   Operation 38 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [256 x i16]* %input_r, i64 0, i64 %tmp_10" [./layer.h:110]   --->   Operation 39 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [./layer.h:110]   --->   Operation 40 'load' 'input_load_4' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_2 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln99 = add i8 1, %indvar_flatten" [./layer.h:99]   --->   Operation 41 'add' 'add_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.14>
ST_3 : Operation 42 [1/1] (1.21ns)   --->   "%select_ln110_8 = select i1 %icmp_ln99, i5 %m, i5 %m_0" [./layer.h:110]   --->   Operation 42 'select' 'select_ln110_8' <Predicate = (!icmp_ln97)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i5 %select_ln110_8 to i6" [./layer.h:110]   --->   Operation 43 'zext' 'zext_ln110' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.02ns)   --->   "%select_ln110_10 = select i1 %and_ln110, i4 %x, i4 %select_ln110" [./layer.h:110]   --->   Operation 44 'select' 'select_ln110_10' <Predicate = (!icmp_ln97)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i4 %select_ln110_10 to i8" [./layer.h:110]   --->   Operation 45 'zext' 'zext_ln110_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i3.i1.i4(i56 0, i3 %trunc_ln110, i1 false, i4 %select_ln110_14)" [./layer.h:110]   --->   Operation 46 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [256 x i16]* %input_r, i64 0, i64 %tmp_9" [./layer.h:110]   --->   Operation 47 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [./layer.h:110]   --->   Operation 48 'load' 'input_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_6)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i6(i16 %input_load, i6 %zext_ln110)" [./layer.h:110]   --->   Operation 49 'bitselect' 'tmp' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4(i56 0, i4 %or_ln110, i4 %select_ln110_14)" [./layer.h:110]   --->   Operation 50 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [256 x i16]* %input_r, i64 0, i64 %tmp_11" [./layer.h:110]   --->   Operation 51 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [./layer.h:110]   --->   Operation 52 'load' 'input_load_4' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_6)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i6(i16 %input_load_4, i6 %zext_ln110)" [./layer.h:110]   --->   Operation 53 'bitselect' 'tmp_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [./layer.h:110]   --->   Operation 54 'load' 'input_load_5' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [./layer.h:110]   --->   Operation 55 'load' 'input_load_6' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_3 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln110_6 = or i1 %tmp_12, %tmp" [./layer.h:110]   --->   Operation 56 'or' 'or_ln110_6' <Predicate = (!icmp_ln97)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln110_9, i3 0)" [./layer.h:114]   --->   Operation 57 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i7 %tmp_15 to i8" [./layer.h:114]   --->   Operation 58 'zext' 'zext_ln114' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.87ns)   --->   "%add_ln114 = add i8 %zext_ln114, %zext_ln110_2" [./layer.h:114]   --->   Operation 59 'add' 'add_ln114' <Predicate = (!icmp_ln97)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i8 %add_ln114 to i64" [./layer.h:114]   --->   Operation 60 'zext' 'zext_ln114_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %zext_ln114_2" [./layer.h:114]   --->   Operation 61 'getelementptr' 'output_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [./layer.h:114]   --->   Operation 62 'load' 'output_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_3 : Operation 63 [1/1] (1.73ns)   --->   "%y = add i4 1, %select_ln110_9" [./layer.h:101]   --->   Operation 63 'add' 'y' <Predicate = (!icmp_ln97)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.24ns)   --->   "%select_ln99 = select i1 %icmp_ln99, i8 1, i8 %add_ln99" [./layer.h:99]   --->   Operation 64 'select' 'select_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.48>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @LOOP_MP_M_LOOP_MP_X_LOOP_MP_Y_str)"   --->   Operation 65 'specloopname' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @LOOP_MP_X_LOOP_MP_Y_str)"   --->   Operation 67 'specloopname' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [./layer.h:101]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str14)" [./layer.h:101]   --->   Operation 69 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [./layer.h:102]   --->   Operation 70 'specpipeline' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [./layer.h:110]   --->   Operation 71 'load' 'input_load_5' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_8)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i6(i16 %input_load_5, i6 %zext_ln110)" [./layer.h:110]   --->   Operation 72 'bitselect' 'tmp_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [./layer.h:110]   --->   Operation 73 'load' 'input_load_6' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_8)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i6(i16 %input_load_6, i6 %zext_ln110)" [./layer.h:110]   --->   Operation 74 'bitselect' 'tmp_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_8)   --->   "%or_ln110_7 = or i1 %tmp_13, %tmp_14" [./layer.h:110]   --->   Operation 75 'or' 'or_ln110_7' <Predicate = (!icmp_ln97)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln110_8 = or i1 %or_ln110_7, %or_ln110_6" [./layer.h:110]   --->   Operation 76 'or' 'or_ln110_8' <Predicate = (!icmp_ln97)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [./layer.h:114]   --->   Operation 77 'load' 'output_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_16 = call i16 @_ssdm_op_BitSet.i16.i16.i6.i1(i16 %output_load, i6 %zext_ln110, i1 %or_ln110_8)" [./layer.h:114]   --->   Operation 78 'bitset' 'tmp_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.25ns)   --->   "store i16 %tmp_16, i16* %output_addr, align 2" [./layer.h:114]   --->   Operation 79 'store' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 256> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp_3)" [./layer.h:115]   --->   Operation 80 'specregionend' 'empty_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 81 'br' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [./layer.h:118]   --->   Operation 82 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln97            (br               ) [ 011110]
indvar_flatten21   (phi              ) [ 001000]
m_0                (phi              ) [ 001100]
indvar_flatten     (phi              ) [ 001000]
x_0                (phi              ) [ 001000]
y_0                (phi              ) [ 001000]
shl_ln110          (shl              ) [ 000000]
or_ln110_5         (or               ) [ 000000]
icmp_ln97          (icmp             ) [ 001110]
add_ln97           (add              ) [ 011110]
br_ln97            (br               ) [ 000000]
m                  (add              ) [ 000100]
icmp_ln99          (icmp             ) [ 000100]
select_ln110       (select           ) [ 000100]
xor_ln110          (xor              ) [ 000000]
icmp_ln101         (icmp             ) [ 000000]
and_ln110          (and              ) [ 000100]
x                  (add              ) [ 000100]
or_ln110_9         (or               ) [ 000000]
select_ln110_9     (select           ) [ 000100]
shl_ln110_3        (shl              ) [ 000000]
or_ln110_10        (or               ) [ 000000]
trunc_ln110        (trunc            ) [ 000100]
shl_ln110_4        (shl              ) [ 000000]
select_ln110_11    (select           ) [ 000000]
select_ln110_12    (select           ) [ 000000]
tmp_s              (bitconcatenate   ) [ 000000]
input_addr         (getelementptr    ) [ 000100]
select_ln110_13    (select           ) [ 000000]
select_ln110_14    (select           ) [ 000100]
or_ln110           (or               ) [ 000100]
tmp_10             (bitconcatenate   ) [ 000000]
input_addr_4       (getelementptr    ) [ 000100]
add_ln99           (add              ) [ 000100]
select_ln110_8     (select           ) [ 011010]
zext_ln110         (zext             ) [ 001010]
select_ln110_10    (select           ) [ 011010]
zext_ln110_2       (zext             ) [ 000000]
tmp_9              (bitconcatenate   ) [ 000000]
input_addr_5       (getelementptr    ) [ 001010]
input_load         (load             ) [ 000000]
tmp                (bitselect        ) [ 000000]
tmp_11             (bitconcatenate   ) [ 000000]
input_addr_6       (getelementptr    ) [ 001010]
input_load_4       (load             ) [ 000000]
tmp_12             (bitselect        ) [ 000000]
or_ln110_6         (or               ) [ 001010]
tmp_15             (bitconcatenate   ) [ 000000]
zext_ln114         (zext             ) [ 000000]
add_ln114          (add              ) [ 000000]
zext_ln114_2       (zext             ) [ 000000]
output_addr        (getelementptr    ) [ 001010]
y                  (add              ) [ 011010]
select_ln99        (select           ) [ 011010]
specloopname_ln0   (specloopname     ) [ 000000]
empty              (speclooptripcount) [ 000000]
specloopname_ln0   (specloopname     ) [ 000000]
specloopname_ln101 (specloopname     ) [ 000000]
tmp_3              (specregionbegin  ) [ 000000]
specpipeline_ln102 (specpipeline     ) [ 000000]
input_load_5       (load             ) [ 000000]
tmp_13             (bitselect        ) [ 000000]
input_load_6       (load             ) [ 000000]
tmp_14             (bitselect        ) [ 000000]
or_ln110_7         (or               ) [ 000000]
or_ln110_8         (or               ) [ 000000]
output_load        (load             ) [ 000000]
tmp_16             (bitset           ) [ 000000]
store_ln114        (store            ) [ 000000]
empty_13           (specregionend    ) [ 000000]
br_ln0             (br               ) [ 011110]
ret_ln118          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i56.i3.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i56.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_MP_M_LOOP_MP_X_LOOP_MP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_MP_X_LOOP_MP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i16.i16.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="input_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="64" slack="0"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="16" slack="0"/>
<pin id="95" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 input_load_4/2 input_load_5/3 input_load_6/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="input_addr_4_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="64" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="input_addr_5_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="64" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_addr_6_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="64" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="output_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/3 store_ln114/4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="indvar_flatten21_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="1"/>
<pin id="128" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten21_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="m_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="m_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="5" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="indvar_flatten_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvar_flatten_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="8" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="x_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="x_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="4" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="y_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="y_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="4" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="shl_ln110_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln110/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="or_ln110_5_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_5/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln97_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln97_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="11" slack="0"/>
<pin id="203" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="m_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln99_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="select_ln110_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln110_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln101_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="and_ln110_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="x_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="or_ln110_9_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_9/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln110_9_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_9/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln110_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln110_3/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="or_ln110_10_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_10/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln110_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="shl_ln110_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln110_4/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln110_11_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_11/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln110_12_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="0" index="2" bw="4" slack="0"/>
<pin id="298" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_12/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="3" slack="0"/>
<pin id="306" dir="0" index="3" bw="1" slack="0"/>
<pin id="307" dir="0" index="4" bw="4" slack="0"/>
<pin id="308" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln110_13_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="0" index="2" bw="4" slack="0"/>
<pin id="319" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_13/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln110_14_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="0" index="2" bw="4" slack="0"/>
<pin id="327" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_14/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="or_ln110_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_10_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="4" slack="0"/>
<pin id="341" dir="0" index="3" bw="4" slack="0"/>
<pin id="342" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln99_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln110_8_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="5" slack="1"/>
<pin id="357" dir="0" index="2" bw="5" slack="1"/>
<pin id="358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_8/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln110_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln110_10_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="4" slack="1"/>
<pin id="367" dir="0" index="2" bw="4" slack="1"/>
<pin id="368" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_10/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln110_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_2/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_9_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="3" slack="1"/>
<pin id="377" dir="0" index="3" bw="1" slack="0"/>
<pin id="378" dir="0" index="4" bw="4" slack="1"/>
<pin id="379" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_11_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="4" slack="1"/>
<pin id="396" dir="0" index="3" bw="4" slack="1"/>
<pin id="397" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_12_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="16" slack="0"/>
<pin id="404" dir="0" index="2" bw="5" slack="0"/>
<pin id="405" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="or_ln110_6_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_6/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_15_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="1"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln114_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln114_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln114_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_2/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="y_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="4" slack="1"/>
<pin id="440" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln99_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="0" index="2" bw="8" slack="1"/>
<pin id="446" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln99/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_13_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="1"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_14_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="16" slack="0"/>
<pin id="458" dir="0" index="2" bw="5" slack="1"/>
<pin id="459" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="or_ln110_7_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_7/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln110_8_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="1"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_8/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_16_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="0" index="1" bw="16" slack="0"/>
<pin id="476" dir="0" index="2" bw="5" slack="1"/>
<pin id="477" dir="0" index="3" bw="1" slack="0"/>
<pin id="478" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln97_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln97 "/>
</bind>
</comp>

<comp id="487" class="1005" name="add_ln97_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="11" slack="0"/>
<pin id="489" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="492" class="1005" name="m_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="1"/>
<pin id="494" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="497" class="1005" name="icmp_ln99_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="503" class="1005" name="select_ln110_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="1"/>
<pin id="505" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln110 "/>
</bind>
</comp>

<comp id="508" class="1005" name="and_ln110_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln110 "/>
</bind>
</comp>

<comp id="513" class="1005" name="x_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="1"/>
<pin id="515" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="518" class="1005" name="select_ln110_9_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="1"/>
<pin id="520" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln110_9 "/>
</bind>
</comp>

<comp id="524" class="1005" name="trunc_ln110_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="1"/>
<pin id="526" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln110 "/>
</bind>
</comp>

<comp id="529" class="1005" name="input_addr_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="1"/>
<pin id="531" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="534" class="1005" name="select_ln110_14_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="1"/>
<pin id="536" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln110_14 "/>
</bind>
</comp>

<comp id="540" class="1005" name="or_ln110_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="1"/>
<pin id="542" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="or_ln110 "/>
</bind>
</comp>

<comp id="545" class="1005" name="input_addr_4_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="1"/>
<pin id="547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="550" class="1005" name="add_ln99_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="1"/>
<pin id="552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln99 "/>
</bind>
</comp>

<comp id="555" class="1005" name="select_ln110_8_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="1"/>
<pin id="557" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln110_8 "/>
</bind>
</comp>

<comp id="560" class="1005" name="zext_ln110_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="1"/>
<pin id="562" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="567" class="1005" name="select_ln110_10_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="1"/>
<pin id="569" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln110_10 "/>
</bind>
</comp>

<comp id="572" class="1005" name="input_addr_5_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="1"/>
<pin id="574" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="577" class="1005" name="input_addr_6_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="1"/>
<pin id="579" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="582" class="1005" name="or_ln110_6_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln110_6 "/>
</bind>
</comp>

<comp id="587" class="1005" name="output_addr_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="1"/>
<pin id="589" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="592" class="1005" name="y_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="1"/>
<pin id="594" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="597" class="1005" name="select_ln99_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="1"/>
<pin id="599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln99 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="97" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="112"><net_src comp="104" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="164" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="130" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="130" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="141" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="153" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="164" pin="4"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="212" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="175" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="226" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="218" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="238" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="212" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="10" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="175" pin="4"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="244" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="12" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="256" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="256" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="212" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="10" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="182" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="238" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="264" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="286" pin="3"/><net_sink comp="294" pin=2"/></net>

<net id="309"><net_src comp="26" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="276" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="313"><net_src comp="294" pin="3"/><net_sink comp="302" pin=4"/></net>

<net id="314"><net_src comp="302" pin="5"/><net_sink comp="72" pin=2"/></net>

<net id="320"><net_src comp="212" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="188" pin="2"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="238" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="270" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="315" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="280" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="28" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="331" pin="2"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="294" pin="3"/><net_sink comp="337" pin=3"/></net>

<net id="347"><net_src comp="337" pin="4"/><net_sink comp="85" pin=2"/></net>

<net id="352"><net_src comp="36" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="153" pin="4"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="137" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="354" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="372"><net_src comp="364" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="26" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="28" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="383"><net_src comp="373" pin="5"/><net_sink comp="97" pin=2"/></net>

<net id="389"><net_src comp="38" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="79" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="360" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="392" pin="4"/><net_sink comp="104" pin=2"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="79" pin="7"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="360" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="384" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="40" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="42" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="415" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="369" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="441"><net_src comp="12" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="36" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="38" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="79" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="38" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="79" pin="7"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="448" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="455" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="68" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="120" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="468" pin="2"/><net_sink comp="473" pin=3"/></net>

<net id="482"><net_src comp="473" pin="4"/><net_sink comp="120" pin=1"/></net>

<net id="486"><net_src comp="194" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="200" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="495"><net_src comp="206" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="500"><net_src comp="212" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="506"><net_src comp="218" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="511"><net_src comp="238" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="516"><net_src comp="244" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="521"><net_src comp="256" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="527"><net_src comp="276" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="532"><net_src comp="72" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="537"><net_src comp="323" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="373" pin=4"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="392" pin=3"/></net>

<net id="543"><net_src comp="331" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="548"><net_src comp="85" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="553"><net_src comp="348" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="558"><net_src comp="354" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="563"><net_src comp="360" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="570"><net_src comp="364" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="575"><net_src comp="97" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="580"><net_src comp="104" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="585"><net_src comp="409" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="590"><net_src comp="113" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="595"><net_src comp="437" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="600"><net_src comp="442" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="153" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 }
 - Input state : 
	Port: max_pool<16, 16> : input_r | {2 3 4 }
	Port: max_pool<16, 16> : output_r | {3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln110 : 1
		or_ln110_5 : 1
		icmp_ln97 : 1
		add_ln97 : 1
		br_ln97 : 2
		m : 1
		icmp_ln99 : 1
		select_ln110 : 2
		xor_ln110 : 2
		icmp_ln101 : 1
		and_ln110 : 2
		x : 3
		or_ln110_9 : 2
		select_ln110_9 : 2
		shl_ln110_3 : 4
		or_ln110_10 : 4
		trunc_ln110 : 3
		shl_ln110_4 : 3
		select_ln110_11 : 1
		select_ln110_12 : 4
		tmp_s : 4
		input_addr : 5
		select_ln110_13 : 1
		select_ln110_14 : 4
		input_load : 6
		or_ln110 : 3
		tmp_10 : 3
		input_addr_4 : 4
		input_load_4 : 5
		add_ln99 : 1
	State 3
		zext_ln110 : 1
		zext_ln110_2 : 1
		input_addr_5 : 1
		tmp : 2
		input_addr_6 : 1
		tmp_12 : 2
		input_load_5 : 2
		input_load_6 : 2
		or_ln110_6 : 3
		zext_ln114 : 1
		add_ln114 : 2
		zext_ln114_2 : 3
		output_addr : 4
		output_load : 5
	State 4
		tmp_13 : 1
		tmp_14 : 1
		or_ln110_7 : 2
		or_ln110_8 : 2
		tmp_16 : 2
		store_ln114 : 3
		empty_13 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln97_fu_200    |    0    |    13   |
|          |        m_fu_206        |    0    |    15   |
|    add   |        x_fu_244        |    0    |    13   |
|          |     add_ln99_fu_348    |    0    |    15   |
|          |    add_ln114_fu_426    |    0    |    15   |
|          |        y_fu_437        |    0    |    13   |
|----------|------------------------|---------|---------|
|          |   select_ln110_fu_218  |    0    |    4    |
|          |  select_ln110_9_fu_256 |    0    |    4    |
|          | select_ln110_11_fu_286 |    0    |    4    |
|          | select_ln110_12_fu_294 |    0    |    4    |
|  select  | select_ln110_13_fu_315 |    0    |    4    |
|          | select_ln110_14_fu_323 |    0    |    4    |
|          |  select_ln110_8_fu_354 |    0    |    5    |
|          | select_ln110_10_fu_364 |    0    |    4    |
|          |   select_ln99_fu_442   |    0    |    8    |
|----------|------------------------|---------|---------|
|          |    icmp_ln97_fu_194    |    0    |    13   |
|   icmp   |    icmp_ln99_fu_212    |    0    |    11   |
|          |    icmp_ln101_fu_232   |    0    |    9    |
|----------|------------------------|---------|---------|
|          |    or_ln110_5_fu_188   |    0    |    0    |
|          |    or_ln110_9_fu_250   |    0    |    2    |
|          |   or_ln110_10_fu_270   |    0    |    0    |
|    or    |     or_ln110_fu_331    |    0    |    0    |
|          |    or_ln110_6_fu_409   |    0    |    2    |
|          |    or_ln110_7_fu_462   |    0    |    2    |
|          |    or_ln110_8_fu_468   |    0    |    2    |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln110_fu_226    |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |    and_ln110_fu_238    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    shl_ln110_fu_182    |    0    |    0    |
|    shl   |   shl_ln110_3_fu_264   |    0    |    0    |
|          |   shl_ln110_4_fu_280   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln110_fu_276   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_s_fu_302      |    0    |    0    |
|          |      tmp_10_fu_337     |    0    |    0    |
|bitconcatenate|      tmp_9_fu_373      |    0    |    0    |
|          |      tmp_11_fu_392     |    0    |    0    |
|          |      tmp_15_fu_415     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln110_fu_360   |    0    |    0    |
|   zext   |   zext_ln110_2_fu_369  |    0    |    0    |
|          |    zext_ln114_fu_422   |    0    |    0    |
|          |   zext_ln114_2_fu_432  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       tmp_fu_384       |    0    |    0    |
| bitselect|      tmp_12_fu_401     |    0    |    0    |
|          |      tmp_13_fu_448     |    0    |    0    |
|          |      tmp_14_fu_455     |    0    |    0    |
|----------|------------------------|---------|---------|
|  bitset  |      tmp_16_fu_473     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   170   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln97_reg_487    |   11   |
|    add_ln99_reg_550    |    8   |
|    and_ln110_reg_508   |    1   |
|    icmp_ln97_reg_483   |    1   |
|    icmp_ln99_reg_497   |    1   |
|indvar_flatten21_reg_126|   11   |
| indvar_flatten_reg_149 |    8   |
|  input_addr_4_reg_545  |    8   |
|  input_addr_5_reg_572  |    8   |
|  input_addr_6_reg_577  |    8   |
|   input_addr_reg_529   |    8   |
|       m_0_reg_137      |    5   |
|        m_reg_492       |    5   |
|   or_ln110_6_reg_582   |    1   |
|    or_ln110_reg_540    |    4   |
|   output_addr_reg_587  |    6   |
| select_ln110_10_reg_567|    4   |
| select_ln110_14_reg_534|    4   |
| select_ln110_8_reg_555 |    5   |
| select_ln110_9_reg_518 |    4   |
|  select_ln110_reg_503  |    4   |
|   select_ln99_reg_597  |    8   |
|   trunc_ln110_reg_524  |    3   |
|       x_0_reg_160      |    4   |
|        x_reg_513       |    4   |
|       y_0_reg_171      |    4   |
|        y_reg_592       |    4   |
|   zext_ln110_reg_560   |    6   |
+------------------------+--------+
|          Total         |   148  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_79 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_120 |  p0  |   2  |   6  |   12   ||    9    |
|    m_0_reg_137    |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   54   ||  7.259  ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   170  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   60   |
|  Register |    -   |   148  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   148  |   230  |
+-----------+--------+--------+--------+
