$date
	Wed Oct 23 00:48:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DM_tb $end
$var wire 32 ! MemData_out_s [31:0] $end
$var reg 1 " MemRead_s $end
$var reg 1 # MemWrite_s $end
$var reg 32 $ Write_data_s [31:0] $end
$var reg 1 % clk_s $end
$var reg 32 & read_address_s [31:0] $end
$var reg 1 ' reset_s $end
$var reg 32 ( write_address_s [31:0] $end
$scope module CompToTest $end
$var wire 1 " MemRead $end
$var wire 1 # MemWrite $end
$var wire 32 ) Write_data [31:0] $end
$var wire 1 % clk $end
$var wire 32 * read_address [31:0] $end
$var wire 1 ' reset $end
$var wire 32 + write_address [31:0] $end
$var wire 32 , MemData_out [31:0] $end
$var integer 32 - k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx -
bx ,
bx +
bx *
bx )
bx (
0'
bx &
0%
bx $
x#
x"
bx !
$end
#10
1%
#20
0%
#30
1'
1%
#40
0%
#50
b10000000000000000 -
1%
#60
0%
#70
b0 !
b0 ,
b11111111111111111111111111111111 $
b11111111111111111111111111111111 )
b11111111111111111111111111111111 &
b11111111111111111111111111111111 *
b11 (
b11 +
1#
0"
0'
b10000000000000000 -
1%
#80
0%
#90
1"
0#
1%
#100
0%
#110
1%
#120
0%
#130
1%
#140
0%
#150
1%
#160
0%
#170
1%
#180
0%
#190
1%
#200
0%
#210
1%
#220
0%
#230
1%
#240
0%
#250
1%
#260
0%
#270
1%
#280
0%
#290
1%
#300
0%
#310
1%
#320
0%
#330
1%
#340
0%
#350
1%
#360
0%
#370
1%
#380
0%
#390
1%
#400
0%
#410
1%
#420
0%
#430
1%
#440
0%
#450
1%
#460
0%
#470
1%
#480
0%
#490
1%
#500
0%
#510
1%
#520
0%
#530
1%
#540
0%
#550
1%
#560
0%
#570
1%
#580
0%
#590
1%
#600
0%
#610
1%
