// Seed: 1199194105
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output uwire id_9,
    input wor id_10,
    output wor id_11
);
  assign id_11 = 1 == 1 - id_6;
  tri1 id_13;
  assign id_13 = id_4;
  reg id_14;
  assign id_0 = id_3;
  initial begin : LABEL_0
    id_14 <= 1;
  end
endmodule
module module_1 (
    output supply1 id_0
    , id_6,
    output supply1 id_1,
    input  supply1 id_2,
    input  uwire   id_3,
    input  supply0 id_4
    , id_7
);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_2,
      id_3,
      id_0,
      id_4,
      id_4,
      id_2,
      id_1,
      id_3,
      id_1
  );
  assign modCall_1.type_16 = 0;
  wire id_8;
  tri1 id_9 = 1;
endmodule
