INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado2020/vitisnew2020/projects/project_4/project_4.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
