Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar  7 15:48:56 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.939        0.000                      0                  244        0.231        0.000                      0                  244        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.939        0.000                      0                  244        0.231        0.000                      0                  244        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/FSM_sequential_M_testCase_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.828ns (21.623%)  route 3.001ns (78.377%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.559     5.143    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y56         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.461    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.585 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_6/O
                         net (fo=3, routed)           1.122     7.706    buttoncond_gen_0[3].buttoncond/M_last_q_i_6_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.830 r  buttoncond_gen_0[3].buttoncond/FSM_sequential_M_testCase_q[3]_i_3/O
                         net (fo=1, routed)           0.455     8.285    shifterTest/FSM_sequential_M_testCase_q_reg[0]_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  shifterTest/FSM_sequential_M_testCase_q[3]_i_1/O
                         net (fo=4, routed)           0.563     8.972    shifterTest/FSM_sequential_M_testCase_q[3]_i_1_n_0
    SLICE_X52Y59         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    14.844    shifterTest/CLK
    SLICE_X52Y59         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[0]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X52Y59         FDRE (Setup_fdre_C_CE)      -0.169    14.912    shifterTest/FSM_sequential_M_testCase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/FSM_sequential_M_testCase_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.828ns (21.623%)  route 3.001ns (78.377%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.559     5.143    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y56         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.461    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.585 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_6/O
                         net (fo=3, routed)           1.122     7.706    buttoncond_gen_0[3].buttoncond/M_last_q_i_6_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.830 r  buttoncond_gen_0[3].buttoncond/FSM_sequential_M_testCase_q[3]_i_3/O
                         net (fo=1, routed)           0.455     8.285    shifterTest/FSM_sequential_M_testCase_q_reg[0]_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  shifterTest/FSM_sequential_M_testCase_q[3]_i_1/O
                         net (fo=4, routed)           0.563     8.972    shifterTest/FSM_sequential_M_testCase_q[3]_i_1_n_0
    SLICE_X52Y59         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    14.844    shifterTest/CLK
    SLICE_X52Y59         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[3]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X52Y59         FDRE (Setup_fdre_C_CE)      -0.169    14.912    shifterTest/FSM_sequential_M_testCase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.704ns (19.333%)  route 2.937ns (80.667%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.559     5.143    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y56         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.461    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_6/O
                         net (fo=3, routed)           1.136     7.720    buttoncond_gen_0[3].buttoncond/M_last_q_i_6_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.844 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.940     8.784    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X53Y55         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.846    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y55         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X53Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.878    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.704ns (19.333%)  route 2.937ns (80.667%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.559     5.143    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y56         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.461    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_6/O
                         net (fo=3, routed)           1.136     7.720    buttoncond_gen_0[3].buttoncond/M_last_q_i_6_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.844 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.940     8.784    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X53Y55         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.846    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y55         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X53Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.878    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.704ns (19.333%)  route 2.937ns (80.667%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.559     5.143    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y56         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.461    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_6/O
                         net (fo=3, routed)           1.136     7.720    buttoncond_gen_0[3].buttoncond/M_last_q_i_6_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.844 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.940     8.784    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X53Y55         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.846    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y55         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X53Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.878    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.704ns (19.333%)  route 2.937ns (80.667%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.559     5.143    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y56         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.461    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_6/O
                         net (fo=3, routed)           1.136     7.720    buttoncond_gen_0[3].buttoncond/M_last_q_i_6_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.844 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.940     8.784    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X53Y55         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.442    14.846    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y55         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X53Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.878    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/FSM_sequential_M_testCase_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.828ns (23.068%)  route 2.761ns (76.932%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.559     5.143    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y56         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.461    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.585 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_6/O
                         net (fo=3, routed)           1.122     7.706    buttoncond_gen_0[3].buttoncond/M_last_q_i_6_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.830 r  buttoncond_gen_0[3].buttoncond/FSM_sequential_M_testCase_q[3]_i_3/O
                         net (fo=1, routed)           0.455     8.285    shifterTest/FSM_sequential_M_testCase_q_reg[0]_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  shifterTest/FSM_sequential_M_testCase_q[3]_i_1/O
                         net (fo=4, routed)           0.323     8.732    shifterTest/FSM_sequential_M_testCase_q[3]_i_1_n_0
    SLICE_X52Y58         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.441    14.845    shifterTest/CLK
    SLICE_X52Y58         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[1]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X52Y58         FDRE (Setup_fdre_C_CE)      -0.169    14.913    shifterTest/FSM_sequential_M_testCase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/FSM_sequential_M_testCase_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.828ns (23.068%)  route 2.761ns (76.932%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.559     5.143    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y56         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.461    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.585 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_6/O
                         net (fo=3, routed)           1.122     7.706    buttoncond_gen_0[3].buttoncond/M_last_q_i_6_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.830 r  buttoncond_gen_0[3].buttoncond/FSM_sequential_M_testCase_q[3]_i_3/O
                         net (fo=1, routed)           0.455     8.285    shifterTest/FSM_sequential_M_testCase_q_reg[0]_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  shifterTest/FSM_sequential_M_testCase_q[3]_i_1/O
                         net (fo=4, routed)           0.323     8.732    shifterTest/FSM_sequential_M_testCase_q[3]_i_1_n_0
    SLICE_X52Y58         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.441    14.845    shifterTest/CLK
    SLICE_X52Y58         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[2]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X52Y58         FDRE (Setup_fdre_C_CE)      -0.169    14.913    shifterTest/FSM_sequential_M_testCase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.704ns (19.868%)  route 2.839ns (80.132%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.559     5.143    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y56         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.461    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_6/O
                         net (fo=3, routed)           1.136     7.720    buttoncond_gen_0[3].buttoncond/M_last_q_i_6_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.844 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.842     8.686    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X53Y57         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.441    14.845    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y57         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X53Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.877    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.704ns (19.868%)  route 2.839ns (80.132%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.559     5.143    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y56         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.862     6.461    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_6/O
                         net (fo=3, routed)           1.136     7.720    buttoncond_gen_0[3].buttoncond/M_last_q_i_6_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.844 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.842     8.686    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X53Y57         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.441    14.845    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y57         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X53Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.877    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  6.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.531%)  route 0.142ns (46.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.564     1.508    reset_cond/CLK
    SLICE_X50Y54         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDSE (Prop_fdse_C_Q)         0.164     1.672 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.142     1.814    reset_cond/M_stage_d[2]
    SLICE_X50Y56         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.834     2.024    reset_cond/CLK
    SLICE_X50Y56         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X50Y56         FDSE (Hold_fdse_C_D)         0.059     1.583    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 shifterTest/M_checkoff_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/M_checkoff_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.507    shifterTest/CLK
    SLICE_X54Y58         FDRE                                         r  shifterTest/M_checkoff_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  shifterTest/M_checkoff_reg_q_reg[0]/Q
                         net (fo=2, routed)           0.163     1.834    shifterTest/M_checkoff_reg_q[0]
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.043     1.877 r  shifterTest/M_checkoff_reg_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.877    shifterTest/M_checkoff_reg_q[0]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  shifterTest/M_checkoff_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     2.023    shifterTest/CLK
    SLICE_X54Y58         FDRE                                         r  shifterTest/M_checkoff_reg_q_reg[0]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.133     1.640    shifterTest/M_checkoff_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 shifterTest/edge_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/FSM_sequential_M_testCase_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.200%)  route 0.177ns (45.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.507    shifterTest/edge_detector/CLK
    SLICE_X52Y57         FDRE                                         r  shifterTest/edge_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  shifterTest/edge_detector/M_last_q_reg/Q
                         net (fo=5, routed)           0.177     1.847    shifterTest/edge_detector/M_last_q_reg_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.892 r  shifterTest/edge_detector/FSM_sequential_M_testCase_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    shifterTest/M_testCase_d__0[1]
    SLICE_X52Y58         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     2.023    shifterTest/CLK
    SLICE_X52Y58         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[1]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y58         FDRE (Hold_fdre_C_D)         0.120     1.643    shifterTest/FSM_sequential_M_testCase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 shifterTest/edge_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/FSM_sequential_M_testCase_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.644%)  route 0.181ns (46.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.507    shifterTest/edge_detector/CLK
    SLICE_X52Y57         FDRE                                         r  shifterTest/edge_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  shifterTest/edge_detector/M_last_q_reg/Q
                         net (fo=5, routed)           0.181     1.851    shifterTest/edge_detector/M_last_q_reg_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.896 r  shifterTest/edge_detector/FSM_sequential_M_testCase_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    shifterTest/M_testCase_d__0[2]
    SLICE_X52Y58         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     2.023    shifterTest/CLK
    SLICE_X52Y58         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[2]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y58         FDRE (Hold_fdre_C_D)         0.121     1.644    shifterTest/FSM_sequential_M_testCase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 shifterTest/edge_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/FSM_sequential_M_testCase_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.595%)  route 0.181ns (46.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.507    shifterTest/edge_detector/CLK
    SLICE_X52Y57         FDRE                                         r  shifterTest/edge_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  shifterTest/edge_detector/M_last_q_reg/Q
                         net (fo=5, routed)           0.181     1.852    shifterTest/edge_detector/M_last_q_reg_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.897 r  shifterTest/edge_detector/FSM_sequential_M_testCase_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    shifterTest/edge_detector_n_4
    SLICE_X52Y59         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     2.023    shifterTest/CLK
    SLICE_X52Y59         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[0]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.120     1.643    shifterTest/FSM_sequential_M_testCase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 shifterTest/edge_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/FSM_sequential_M_testCase_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.051%)  route 0.185ns (46.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.507    shifterTest/edge_detector/CLK
    SLICE_X52Y57         FDRE                                         r  shifterTest/edge_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  shifterTest/edge_detector/M_last_q_reg/Q
                         net (fo=5, routed)           0.185     1.856    shifterTest/edge_detector/M_last_q_reg_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.901 r  shifterTest/edge_detector/FSM_sequential_M_testCase_q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.901    shifterTest/M_testCase_d__0[3]
    SLICE_X52Y59         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     2.023    shifterTest/CLK
    SLICE_X52Y59         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[3]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.121     1.644    shifterTest/FSM_sequential_M_testCase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.564     1.508    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X51Y55         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.766    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X51Y55         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.834     2.024    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X51Y55         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.105     1.613    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.507    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y58         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.766    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.874    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X53Y58         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     2.023    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X53Y58         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X53Y58         FDRE (Hold_fdre_C_D)         0.105     1.612    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.564     1.508    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X51Y56         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.769    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X51Y56         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.834     2.024    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X51Y56         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.105     1.613    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.564     1.508    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X51Y53         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
    SLICE_X51Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.877    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X51Y53         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.834     2.024    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X51Y53         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X51Y53         FDRE (Hold_fdre_C_D)         0.105     1.613    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y53   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y55   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y55   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y57   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y57   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y62   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y62   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y53   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y55   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y55   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y57   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y62   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y62   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y59   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y59   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y59   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y59   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   shifterTest/FSM_sequential_M_testCase_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y59   shifterTest/FSM_sequential_M_testCase_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y61   shifterTest/M_checkoff_reg_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y61   shifterTest/M_checkoff_reg_q_reg[11]/C



