git clone --depth 1 --no-tags https://github.com/Nedal-haltam/2-stage-pipeline-Risc-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781592692
git clone --depth 1 --no-tags https://github.com/fayizferosh/KWS-ha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784146077
git clone --depth 1 --no-tags https://github.com/NargesHaeri/Computer-Architecture-Course-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779677202
git clone --depth 1 --no-tags https://github.com/Abhirecket/Restoring-Division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778743174
git clone --depth 1 --no-tags https://github.com/Svanidze1/Mux-code-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782841388
git clone --depth 1 --no-tags https://github.com/Svanidze1/Counter-code-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782841797
git clone --depth 1 --no-tags https://github.com/jtmcx/verilog-monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783444858
git clone --depth 1 --no-tags https://github.com/EPTansuo/vcs_verdi_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783737735
git clone --depth 1 --no-tags https://github.com/ABHIMR1502/Digital-SoC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778356680
git clone --depth 1 --no-tags https://github.com/udayaKavinda/Single-Cycle-CPU-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783230618
git clone --depth 1 --no-tags https://github.com/sanchuanhehe/MIPSproject_nexys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783593994
git clone --depth 1 --no-tags https://github.com/glacc/untitled_verilog_microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785557477
git clone --depth 1 --no-tags https://github.com/Lin-Yu-Ming/Image-Demosaicing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777857587
git clone --depth 1 --no-tags https://github.com/Svanidze1/Model-of-ROM-code-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782842894
git clone --depth 1 --no-tags https://github.com/gustavo95/DOC_PP1_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778845670
git clone --depth 1 --no-tags https://github.com/Lin-Yu-Ming/Median-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780002908
git clone --depth 1 --no-tags https://github.com/Svanidze1/3-bit-counter-code-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782842555
git clone --depth 1 --no-tags https://github.com/Svanidze1/Decoder-code-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780469094
git clone --depth 1 --no-tags https://github.com/MahdiMch/Pipelined-RISC-V-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777445193
git clone --depth 1 --no-tags https://github.com/Lin-Yu-Ming/Atrous-Convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777846787
git clone --depth 1 --no-tags https://github.com/Svanidze1/Encoder-code-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780469850
git clone --depth 1 --no-tags https://github.com/JHAO-YU-WEI/All-Digital-Phase-Locked-Loop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780116222
git clone --depth 1 --no-tags https://github.com/tuandat2206/NoC_Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777194315
git clone --depth 1 --no-tags https://github.com/sdyzjx/fpga-stm32-spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778433356
git clone --depth 1 --no-tags https://github.com/marceldobehere/goofy-cpu-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780654202
git clone --depth 1 --no-tags https://github.com/vardhan3003/LCD_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777618265
git clone --depth 1 --no-tags https://github.com/AzlierSCP/RISC-processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779837468
git clone --depth 1 --no-tags https://github.com/Lin-Yu-Ming/AES-128-Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777823867
git clone --depth 1 --no-tags https://github.com/ICscholar/H264_decoder-verilog-Cpp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780208492
git clone --depth 1 --no-tags https://github.com/paychorn/Bitmap-Pattern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777167508
git clone --depth 1 --no-tags https://github.com/Svanidze1/-Clock-divider-code-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782843474
git clone --depth 1 --no-tags https://github.com/Svanidze1/Full-subtractor-code-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780471892
git clone --depth 1 --no-tags https://github.com/vossi1/v8502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785584668
git clone --depth 1 --no-tags https://github.com/ShahdAli88/Pipelined-RISC-Processor-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781173788
git clone --depth 1 --no-tags https://github.com/khalilbrikTN/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778950731
git clone --depth 1 --no-tags https://github.com/Abhirecket/Clock_gating_cell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777306384
git clone --depth 1 --no-tags https://github.com/ramdasjagtap/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777345888
git clone --depth 1 --no-tags https://github.com/Logic-Bai/fpga_i2c_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777170161
git clone --depth 1 --no-tags https://github.com/Abhirecket/Performance_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781917941
git clone --depth 1 --no-tags https://github.com/rejunity/asic-keyword-spotting-sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785890299
git clone --depth 1 --no-tags https://github.com/MohammadJarrar1201726/ComputerArchetictureProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777194162
git clone --depth 1 --no-tags https://github.com/Svanidze1/Half-subtractor-code-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780471139
git clone --depth 1 --no-tags https://github.com/Svanidze1/Half-adder-code-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780468319
git clone --depth 1 --no-tags https://github.com/Abhirecket/Perfect_Square.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779738226
git clone --depth 1 --no-tags https://github.com/Saisurya11/BCD_TO_7SEGMENT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777275505
git clone --depth 1 --no-tags https://github.com/ISMY-NOT/FPGA-based-Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779971855
git clone --depth 1 --no-tags https://github.com/EricLiu1602/ECE350-midisynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777932782
git clone --depth 1 --no-tags https://github.com/cxcx9491/HDLbits_Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779029685
git clone --depth 1 --no-tags https://github.com/kamalesh-alien/VLSI-Exp1_Fulladder.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777056933
git clone --depth 1 --no-tags https://github.com/nilzilla03/CS_F342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777596691
git clone --depth 1 --no-tags https://github.com/DenisaxF/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778672011
git clone --depth 1 --no-tags https://github.com/stupidbikini/4_road_responder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779191463
git clone --depth 1 --no-tags https://github.com/EnderturtleOrz/5-Stage-Pipelined-CPU-MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778171811
git clone --depth 1 --no-tags https://github.com/ArminChiu/2023-fall-DC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778159167
git clone --depth 1 --no-tags https://github.com/maryaam23/-COMPUTER-ARCHITECTURE-Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777973744
git clone --depth 1 --no-tags https://github.com/ComputerarchitectureCPU/CPU_NPL_40Insts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777949055
git clone --depth 1 --no-tags https://github.com/yasinxyz/odbem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779596863
git clone --depth 1 --no-tags https://github.com/Dukeelian/Dual-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779725190
git clone --depth 1 --no-tags https://github.com/00xu/da_drive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779932357
git clone --depth 1 --no-tags https://github.com/danielgomes29/ENGG52.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780652957
git clone --depth 1 --no-tags https://github.com/shun6-6/AURORA8B10B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780843625
git clone --depth 1 --no-tags https://github.com/Chiragumretiya24/Half-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780842604
git clone --depth 1 --no-tags https://github.com/Saisurya11/Saisurya11-hamming_code_genrator_7bit_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780949773
git clone --depth 1 --no-tags https://github.com/MCR748/circular-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781914484
git clone --depth 1 --no-tags https://github.com/YiminGao0113/SIMD_Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781130846
git clone --depth 1 --no-tags https://github.com/enginewares/test_efabless_caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781392664
git clone --depth 1 --no-tags https://github.com/Samrat-03/TAP-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781298855
git clone --depth 1 --no-tags https://github.com/amomic/asm_verilog_networking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781998196
git clone --depth 1 --no-tags https://github.com/Lucaz97/RNG3_tt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779320407
git clone --depth 1 --no-tags https://github.com/bolbotinaflavia/Proiect-CISL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782206506
git clone --depth 1 --no-tags https://github.com/pragati21code/PWM-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782996945
git clone --depth 1 --no-tags https://github.com/kucukfatih/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782575908
git clone --depth 1 --no-tags https://github.com/HaiNhatTran/ALU_32BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782585506
git clone --depth 1 --no-tags https://github.com/j30393/nthu_hardware_security_pa1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779353348
git clone --depth 1 --no-tags https://github.com/lynn140428/test0409.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784125459
git clone --depth 1 --no-tags https://github.com/Kareem-Yahia/CRC-RTL-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784204366
git clone --depth 1 --no-tags https://github.com/VeriMaverick/Digital_IC_Verification_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784495885
git clone --depth 1 --no-tags https://github.com/mboola/EC_p2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777470422
git clone --depth 1 --no-tags https://github.com/borito1907/csm152a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784904617
git clone --depth 1 --no-tags https://github.com/ce-itcr/AudioSIMD-FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777987139
git clone --depth 1 --no-tags https://github.com/AsadiAhmad/ALU-8Bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784902197
git clone --depth 1 --no-tags https://github.com/swasthikm/RTL-Design-for-Parallel-MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784976333
git clone --depth 1 --no-tags https://github.com/swasthikm/RTL-Design-for-Digit-Recognition-Hardware-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784978924
git clone --depth 1 --no-tags https://github.com/JamesTimothyMeech/tt06-programmable-thing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784691393
git clone --depth 1 --no-tags https://github.com/bwyrwol/JOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785146381
git clone --depth 1 --no-tags https://github.com/BatuCem/tt06-mnslab-bldc-0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784118955
git clone --depth 1 --no-tags https://github.com/hsmukesh/vlsi-lab-experiment-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785557613
git clone --depth 1 --no-tags https://github.com/kdp1965/tt06-um-lisa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783029269
git clone --depth 1 --no-tags https://github.com/shun6-6/Ten_gig_eth_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785517994
git clone --depth 1 --no-tags https://github.com/S-Gallardo/Memory_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785928344
git clone --depth 1 --no-tags https://github.com/mobahanhan/ETHz-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/786021352
git clone --depth 1 --no-tags https://github.com/splinedrive/KianV-RV32IMA-RISC-V-uLinux-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782854615
git clone --depth 1 --no-tags https://github.com/BHa2R00/lsrt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/786038314
git clone --depth 1 --no-tags https://github.com/PhillipRambo/verilog-models-adc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777212796
git clone --depth 1 --no-tags https://github.com/shaos/tt06-analog-shaos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777110253
git clone --depth 1 --no-tags https://github.com/iljabek/general-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777194633
