[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/VarType/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 71
LIB: work
FILE: ${SURELOG_DIR}/tests/VarType/dut.sv
n<> u<70> t<Top_level_rule> c<1> l<1:1> el<6:1>
  n<> u<1> t<Null_rule> p<70> s<69> l<1:1>
  n<> u<69> t<Source_text> p<70> c<68> l<1:1> el<5:10>
    n<> u<68> t<Description> p<69> c<67> l<1:1> el<5:10>
      n<> u<67> t<Module_declaration> p<68> c<6> l<1:1> el<5:10>
        n<> u<6> t<Module_nonansi_header> p<67> c<2> s<23> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:11> el<1:11>
          n<> u<5> t<Port_list> p<6> l<1:11> el<1:13>
        n<> u<23> t<Module_item> p<67> c<22> s<40> l<2:1> el<2:15>
          n<> u<22> t<Non_port_module_item> p<23> c<21> l<2:1> el<2:15>
            n<> u<21> t<Module_or_generate_item> p<22> c<20> l<2:1> el<2:15>
              n<> u<20> t<Module_common_item> p<21> c<19> l<2:1> el<2:15>
                n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<2:1> el<2:15>
                  n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:1> el<2:15>
                    n<> u<17> t<Data_declaration> p<18> c<16> l<2:1> el<2:15>
                      n<> u<16> t<Variable_declaration> p<17> c<8> l<2:1> el<2:15>
                        n<> u<8> t<Data_type> p<16> c<7> s<15> l<2:1> el<2:5>
                          n<> u<7> t<NonIntType_Real> p<8> l<2:1> el<2:5>
                        n<> u<15> t<Variable_decl_assignment_list> p<16> c<14> l<2:6> el<2:14>
                          n<> u<14> t<Variable_decl_assignment> p<15> c<9> l<2:6> el<2:14>
                            n<a> u<9> t<STRING_CONST> p<14> s<13> l<2:6> el<2:7>
                            n<> u<13> t<Expression> p<14> c<12> l<2:10> el<2:14>
                              n<> u<12> t<Primary> p<13> c<11> l<2:10> el<2:14>
                                n<> u<11> t<Primary_literal> p<12> c<10> l<2:10> el<2:14>
                                  n<4.76> u<10> t<REAL_CONST> p<11> l<2:10> el<2:14>
        n<> u<40> t<Module_item> p<67> c<39> s<65> l<3:1> el<3:15>
          n<> u<39> t<Non_port_module_item> p<40> c<38> l<3:1> el<3:15>
            n<> u<38> t<Module_or_generate_item> p<39> c<37> l<3:1> el<3:15>
              n<> u<37> t<Module_common_item> p<38> c<36> l<3:1> el<3:15>
                n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<3:1> el<3:15>
                  n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<3:1> el<3:15>
                    n<> u<34> t<Data_declaration> p<35> c<33> l<3:1> el<3:15>
                      n<> u<33> t<Variable_declaration> p<34> c<25> l<3:1> el<3:15>
                        n<> u<25> t<Data_type> p<33> c<24> s<32> l<3:1> el<3:5>
                          n<> u<24> t<NonIntType_Real> p<25> l<3:1> el<3:5>
                        n<> u<32> t<Variable_decl_assignment_list> p<33> c<31> l<3:6> el<3:14>
                          n<> u<31> t<Variable_decl_assignment> p<32> c<26> l<3:6> el<3:14>
                            n<b> u<26> t<STRING_CONST> p<31> s<30> l<3:6> el<3:7>
                            n<> u<30> t<Expression> p<31> c<29> l<3:10> el<3:14>
                              n<> u<29> t<Primary> p<30> c<28> l<3:10> el<3:14>
                                n<> u<28> t<Primary_literal> p<29> c<27> l<3:10> el<3:14>
                                  n<0.74> u<27> t<REAL_CONST> p<28> l<3:10> el<3:14>
        n<> u<65> t<Module_item> p<67> c<64> s<66> l<4:1> el<4:17>
          n<> u<64> t<Non_port_module_item> p<65> c<63> l<4:1> el<4:17>
            n<> u<63> t<Module_or_generate_item> p<64> c<62> l<4:1> el<4:17>
              n<> u<62> t<Module_common_item> p<63> c<61> l<4:1> el<4:17>
                n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<4:1> el<4:17>
                  n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<4:1> el<4:17>
                    n<> u<59> t<Data_declaration> p<60> c<41> l<4:1> el<4:17>
                      n<> u<41> t<Var_type> p<59> s<58> l<4:1> el<4:4>
                      n<> u<58> t<Variable_impl_declaration> p<59> c<54> l<4:5> el<4:17>
                        n<> u<54> t<Data_type_or_implicit> p<58> c<53> s<57> l<4:5> el<4:14>
                          n<> u<53> t<Data_type> p<54> c<52> l<4:5> el<4:14>
                            n<> u<52> t<Type_reference> p<53> c<51> l<4:5> el<4:14>
                              n<> u<51> t<Expression> p<52> c<45> l<4:10> el<4:13>
                                n<> u<45> t<Expression> p<51> c<44> s<50> l<4:10> el<4:11>
                                  n<> u<44> t<Primary> p<45> c<43> l<4:10> el<4:11>
                                    n<> u<43> t<Primary_literal> p<44> c<42> l<4:10> el<4:11>
                                      n<a> u<42> t<STRING_CONST> p<43> l<4:10> el<4:11>
                                n<> u<50> t<BinOp_Plus> p<51> s<49> l<4:11> el<4:12>
                                n<> u<49> t<Expression> p<51> c<48> l<4:12> el<4:13>
                                  n<> u<48> t<Primary> p<49> c<47> l<4:12> el<4:13>
                                    n<> u<47> t<Primary_literal> p<48> c<46> l<4:12> el<4:13>
                                      n<b> u<46> t<STRING_CONST> p<47> l<4:12> el<4:13>
                        n<> u<57> t<Variable_decl_assignment_list> p<58> c<56> l<4:15> el<4:16>
                          n<> u<56> t<Variable_decl_assignment> p<57> c<55> l<4:15> el<4:16>
                            n<c> u<55> t<STRING_CONST> p<56> l<4:15> el<4:16>
        n<> u<66> t<ENDMODULE> p<67> l<5:1> el<5:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/VarType/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/VarType/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
Design                                                 1
Identifier                                             1
LogicNet                                               1
Module                                                 2
ModuleTypespec                                         1
Operation                                              1
RealTypespec                                           2
RealVar                                                2
RefObj                                                 2
RefTypespec                                            2
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/VarType/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/VarType/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/VarType/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/VarType/dut.sv, line:1:1, endln:5:10
    |vpiName:work@top
  |vpiVariables:
  \_RealVar: (work@top.a), line:2:6, endln:2:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/VarType/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:2:1, endln:2:5
      |vpiParent:
      \_RealVar: (work@top.a), line:2:6, endln:2:7
      |vpiFullName:work@top.a
      |vpiActual:
      \_RealTypespec: , line:2:1, endln:2:5
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiRandType:1
    |vpiVisibility:1
    |vpiExpr:
    \_Constant: , line:2:10, endln:2:14
      |vpiParent:
      \_RealVar: (work@top.a), line:2:6, endln:2:7
      |vpiDecompile:4.76
      |vpiSize:64
      |REAL:4.760000
      |vpiConstType:2
  |vpiVariables:
  \_RealVar: (work@top.b), line:3:6, endln:3:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/VarType/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:3:1, endln:3:5
      |vpiParent:
      \_RealVar: (work@top.b), line:3:6, endln:3:7
      |vpiFullName:work@top.b
      |vpiActual:
      \_RealTypespec: , line:2:1, endln:2:5
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiRandType:1
    |vpiVisibility:1
    |vpiExpr:
    \_Constant: , line:3:10, endln:3:14
      |vpiParent:
      \_RealVar: (work@top.b), line:3:6, endln:3:7
      |vpiDecompile:0.74
      |vpiSize:64
      |REAL:0.740000
      |vpiConstType:2
  |vpiTypedef:
  \_RealTypespec: , line:2:1, endln:2:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/VarType/dut.sv, line:1:1, endln:5:10
  |vpiImportTypespec:
  \_RealTypespec: , line:2:1, endln:2:5
  |vpiImportTypespec:
  \_RealVar: (work@top.a), line:2:6, endln:2:7
  |vpiImportTypespec:
  \_RealVar: (work@top.b), line:3:6, endln:3:7
  |vpiImportTypespec:
  \_LogicNet: (work@top.c), line:4:15, endln:4:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/VarType/dut.sv, line:1:1, endln:5:10
    |vpiName:c
    |vpiFullName:work@top.c
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.c), line:4:15, endln:4:16
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/VarType/dut.sv, line:1:1, endln:5:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
