\hypertarget{struct_rtc_mode2_alarm}{}\doxysection{Rtc\+Mode2\+Alarm Struct Reference}
\label{struct_rtc_mode2_alarm}\index{RtcMode2Alarm@{RtcMode2Alarm}}


\mbox{\hyperlink{struct_rtc_mode2_alarm}{Rtc\+Mode2\+Alarm}} hardware registers.  




{\ttfamily \#include $<$rtc.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_rtc_mode2_alarm_a641194c02d7cbea2bcc4d0d3d130ac2a}\label{struct_rtc_mode2_alarm_a641194c02d7cbea2bcc4d0d3d130ac2a}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e2___a_l_a_r_m___type}{RTC\+\_\+\+MODE2\+\_\+\+ALARM\+\_\+\+Type}} {\bfseries ALARM}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 32) MODE2\+\_\+\+ALARM Alarm n Value. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode2_alarm_a3e9f8006b7ca5afd9fc6c381e78de32b}\label{struct_rtc_mode2_alarm_a3e9f8006b7ca5afd9fc6c381e78de32b}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_r_t_c___m_o_d_e2___m_a_s_k___type}{RTC\+\_\+\+MODE2\+\_\+\+MASK\+\_\+\+Type}} {\bfseries MASK}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 8) MODE2\+\_\+\+ALARM Alarm n Mask. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_rtc_mode2_alarm_a46a75ba4bcf6c91ff4b927f63fc51af7}\label{struct_rtc_mode2_alarm_a46a75ba4bcf6c91ff4b927f63fc51af7}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x3\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\mbox{\hyperlink{struct_rtc_mode2_alarm}{Rtc\+Mode2\+Alarm}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2rtc_8h}{rtc.\+h}}\end{DoxyCompactItemize}
