// Seed: 2695495821
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input tri id_5,
    input wor id_6,
    output tri1 id_7,
    input wand id_8,
    input wor id_9,
    input wand id_10,
    input tri0 id_11,
    output wire id_12,
    input wor id_13,
    input wor id_14,
    input supply0 id_15,
    input wor id_16,
    output wor id_17,
    input supply0 id_18,
    input tri0 void id_19,
    output tri0 id_20,
    output wand id_21,
    input tri1 id_22,
    input wand id_23
    , id_26,
    input tri0 id_24
);
  wand id_27, id_28, id_29;
  assign id_29 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1
);
  wire id_3;
  module_0(
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule : id_4
