INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_crc24a_Pipeline_loop2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_crc24a_Pipeline_loop2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_mux_83_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_mux_83_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a_regslice_both
INFO: [VRFC 10-311] analyzing module crc24a_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.gen/sources_1/bd/design_1/ipshared/3e17/hdl/verilog/crc24a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc24a
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.ip_user_files/bd/design_1/ip/design_1_crc24a_0_0/sim/design_1_crc24a_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_crc24a_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.srcs/sources_1/imports/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-1_HLS/vivado_a9/vivado_a9.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
