#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed May  6 18:51:23 2020
# Process ID: 18772
# Current directory: B:/Projects/Vivado/project_lab_2/tmp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14464 B:\Projects\Vivado\project_lab_2\tmp\project_lab_2.xpr
# Log file: B:/Projects/Vivado/project_lab_2/tmp/vivado.log
# Journal file: B:/Projects/Vivado/project_lab_2/tmp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.xpr
INFO: [Project 1-313] Project file moved from 'B:/Projects/Vivado/project_lab_2' since last save.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/counter_8.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/counter_8.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/debouncer.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/debouncer.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/hub.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/hub.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/keys_debounce.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/keys_debounce.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/register_10.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/register_10.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/switch_event.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/switch_event.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/mainframe.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/mainframe.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/xdc/Nexys-A7-100T-Master.xdc'; using path 'B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/counter_8.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/counter_8.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/debouncer.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/debouncer.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/hub.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/hub.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/keys_debounce.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/keys_debounce.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/register_10.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/register_10.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/switch_event.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/switch_event.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/rtl/mainframe.v'; using path 'B:/Projects/Vivado/project_lab_2/rtl/mainframe.v' instead.
WARNING: [Project 1-312] File not found as 'B:/Projects/Vivado/project_lab_2/tmp/xdc/Nexys-A7-100T-Master.xdc'; using path 'B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado_2019.2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 880.637 ; gain = 200.816
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mainframe
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1394.805 ; gain = 226.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mainframe' [B:/Projects/Vivado/project_lab_2/rtl/mainframe.v:24]
INFO: [Synth 8-6157] synthesizing module 'hub' [B:/Projects/Vivado/project_lab_2/rtl/hub.v:24]
INFO: [Synth 8-6157] synthesizing module 'keys_debounce' [B:/Projects/Vivado/project_lab_2/rtl/keys_debounce.v:24]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [B:/Projects/Vivado/project_lab_2/rtl/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [B:/Projects/Vivado/project_lab_2/rtl/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'keys_debounce' (2#1) [B:/Projects/Vivado/project_lab_2/rtl/keys_debounce.v:24]
INFO: [Synth 8-6157] synthesizing module 'register_10' [B:/Projects/Vivado/project_lab_2/rtl/register_10.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_10' (3#1) [B:/Projects/Vivado/project_lab_2/rtl/register_10.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [B:/Projects/Vivado/project_lab_2/rtl/counter_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (4#1) [B:/Projects/Vivado/project_lab_2/rtl/counter_8.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_event' [B:/Projects/Vivado/project_lab_2/rtl/switch_event.v:23]
	Parameter EV_CONST bound to: 4'b0010 
INFO: [Synth 8-6155] done synthesizing module 'switch_event' (5#1) [B:/Projects/Vivado/project_lab_2/rtl/switch_event.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hub' (6#1) [B:/Projects/Vivado/project_lab_2/rtl/hub.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mainframe' (7#1) [B:/Projects/Vivado/project_lab_2/rtl/mainframe.v:24]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[9]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[8]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[7]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[6]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[5]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[4]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[3]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[2]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[1]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[0]
WARNING: [Synth 8-3331] design switch_event has unconnected port CLK50MHZ
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1477.523 ; gain = 309.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1494.355 ; gain = 326.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1494.355 ; gain = 326.199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1494.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1561.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1589.930 ; gain = 421.773
18 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1589.930 ; gain = 661.504
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 {B:/Projects/Vivado/project_lab_2/tb/test_hex_tb.v B:/Projects/Vivado/project_lab_2/tb/test_clk_tb.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_clk_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_clk_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/hub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hub
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/keys_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keys_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/mainframe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainframe
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/register_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_10
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/switch_event.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_event
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/tb/test_clk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
"xelab -wto c39ee0288d174e26afeb2dbc6303aca4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_clk_tb_behav xil_defaultlib.test_clk_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado_2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c39ee0288d174e26afeb2dbc6303aca4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_clk_tb_behav xil_defaultlib.test_clk_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.keys_debounce
Compiling module xil_defaultlib.register_10
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.switch_event
Compiling module xil_defaultlib.hub
Compiling module xil_defaultlib.mainframe
Compiling module xil_defaultlib.test_clk_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_clk_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim/xsim.dir/test_clk_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim/xsim.dir/test_clk_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May  6 19:03:20 2020. For additional details about this file, please refer to the WebTalk help file at D:/Programs/Vivado_2019.2/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May  6 19:03:20 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1589.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_clk_tb_behav -key {Behavioral:sim_1:Functional:test_clk_tb} -tclbatch {test_clk_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_clk_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_clk_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1600.914 ; gain = 10.984
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1609.879 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_clk_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_clk_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
"xelab -wto c39ee0288d174e26afeb2dbc6303aca4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_clk_tb_behav xil_defaultlib.test_clk_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado_2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c39ee0288d174e26afeb2dbc6303aca4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_clk_tb_behav xil_defaultlib.test_clk_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_clk_tb_behav -key {Behavioral:sim_1:Functional:test_clk_tb} -tclbatch {test_clk_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_clk_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_clk_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1609.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_clk_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_clk_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/hub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hub
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/keys_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keys_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/mainframe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainframe
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/register_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_10
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/switch_event.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_event
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/tb/test_clk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk_tb
ERROR: [VRFC 10-4982] syntax error near ')' [B:/Projects/Vivado/project_lab_2/tb/test_clk_tb.v:66]
ERROR: [VRFC 10-2865] module 'test_clk_tb' ignored due to previous errors [B:/Projects/Vivado/project_lab_2/tb/test_clk_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_clk_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_clk_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/counter_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/hub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hub
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/keys_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keys_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/mainframe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainframe
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/register_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_10
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/rtl/switch_event.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_event
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/Projects/Vivado/project_lab_2/tb/test_clk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
"xelab -wto c39ee0288d174e26afeb2dbc6303aca4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_clk_tb_behav xil_defaultlib.test_clk_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado_2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c39ee0288d174e26afeb2dbc6303aca4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_clk_tb_behav xil_defaultlib.test_clk_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.keys_debounce
Compiling module xil_defaultlib.register_10
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.switch_event
Compiling module xil_defaultlib.hub
Compiling module xil_defaultlib.mainframe
Compiling module xil_defaultlib.test_clk_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_clk_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_clk_tb_behav -key {Behavioral:sim_1:Functional:test_clk_tb} -tclbatch {test_clk_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_clk_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_clk_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1623.512 ; gain = 0.000
run 2 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_clk_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_clk_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.sim/sim_1/behav/xsim'
"xelab -wto c39ee0288d174e26afeb2dbc6303aca4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_clk_tb_behav xil_defaultlib.test_clk_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado_2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c39ee0288d174e26afeb2dbc6303aca4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_clk_tb_behav xil_defaultlib.test_clk_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1627.824 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:\Projects\Vivado\project_lab_2\tb\test_clk_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:\Projects\Vivado\project_lab_2\rtl\keys_debounce.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:\Projects\Vivado\project_lab_2\rtl\mainframe.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:\Projects\Vivado\project_lab_2\tb\test_clk_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:\Projects\Vivado\project_lab_2\rtl\keys_debounce.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [B:\Projects\Vivado\project_lab_2\rtl\mainframe.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_run synth_2 -flow {Vivado Synthesis 2019} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100tcsg324-1
current_run [get_runs synth_2]
set_property part xc7a35tcpg236-1 [current_project]
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mainframe
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1690.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mainframe' [B:/Projects/Vivado/project_lab_2/rtl/mainframe.v:24]
INFO: [Synth 8-6157] synthesizing module 'hub' [B:/Projects/Vivado/project_lab_2/rtl/hub.v:24]
INFO: [Synth 8-6157] synthesizing module 'keys_debounce' [B:/Projects/Vivado/project_lab_2/rtl/keys_debounce.v:24]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [B:/Projects/Vivado/project_lab_2/rtl/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [B:/Projects/Vivado/project_lab_2/rtl/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'keys_debounce' (2#1) [B:/Projects/Vivado/project_lab_2/rtl/keys_debounce.v:24]
INFO: [Synth 8-6157] synthesizing module 'register_10' [B:/Projects/Vivado/project_lab_2/rtl/register_10.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_10' (3#1) [B:/Projects/Vivado/project_lab_2/rtl/register_10.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [B:/Projects/Vivado/project_lab_2/rtl/counter_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (4#1) [B:/Projects/Vivado/project_lab_2/rtl/counter_8.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_event' [B:/Projects/Vivado/project_lab_2/rtl/switch_event.v:23]
	Parameter EV_CONST bound to: 4'b0010 
INFO: [Synth 8-6155] done synthesizing module 'switch_event' (5#1) [B:/Projects/Vivado/project_lab_2/rtl/switch_event.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hub' (6#1) [B:/Projects/Vivado/project_lab_2/rtl/hub.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mainframe' (7#1) [B:/Projects/Vivado/project_lab_2/rtl/mainframe.v:24]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[9]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[8]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[7]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[6]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[5]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[4]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[3]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[2]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[1]
WARNING: [Synth 8-3331] design switch_event has unconnected port sw[0]
WARNING: [Synth 8-3331] design switch_event has unconnected port CLK50MHZ
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1690.535 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1690.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1690.535 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1690.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'E3' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'J15' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:12]
CRITICAL WARNING: [Common 17-69] Command failed: 'L16' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: 'M13' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:14]
CRITICAL WARNING: [Common 17-69] Command failed: 'R15' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: 'R17' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:16]
CRITICAL WARNING: [Common 17-69] Command failed: 'R13' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: 'T8' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:20]
CRITICAL WARNING: [Common 17-69] Command failed: 'K15' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:31]
CRITICAL WARNING: [Common 17-69] Command failed: 'J13' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:32]
CRITICAL WARNING: [Common 17-69] Command failed: 'N14' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:33]
CRITICAL WARNING: [Common 17-69] Command failed: 'T15' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:39]
CRITICAL WARNING: [Common 17-69] Command failed: 'T10' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:56]
CRITICAL WARNING: [Common 17-69] Command failed: 'R10' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:57]
CRITICAL WARNING: [Common 17-69] Command failed: 'K16' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:58]
CRITICAL WARNING: [Common 17-69] Command failed: 'K13' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:59]
CRITICAL WARNING: [Common 17-69] Command failed: 'P15' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:60]
CRITICAL WARNING: [Common 17-69] Command failed: 'T11' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:61]
CRITICAL WARNING: [Common 17-69] Command failed: 'T9' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:66]
CRITICAL WARNING: [Common 17-69] Command failed: 'J14' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:67]
CRITICAL WARNING: [Common 17-69] Command failed: 'P14' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:68]
CRITICAL WARNING: [Common 17-69] Command failed: 'T14' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:69]
CRITICAL WARNING: [Common 17-69] Command failed: 'U13' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:71]
CRITICAL WARNING: [Common 17-69] Command failed: 'M17' is not a valid site or package pin name. [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc:78]
Finished Parsing XDC File [B:/Projects/Vivado/project_lab_2/xdc/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1756.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1756.566 ; gain = 66.031
18 Infos, 11 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1756.566 ; gain = 66.031
launch_runs synth_2 -jobs 4
[Wed May  6 19:48:01 2020] Launched synth_2...
Run output will be captured here: B:/Projects/Vivado/project_lab_2/tmp/project_lab_2.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  6 19:49:14 2020...
