{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571180336148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571180336156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 16:58:56 2019 " "Processing started: Tue Oct 15 16:58:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571180336156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180336156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe " "Command: quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180336156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571180336831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571180336832 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \";\" video_controller.sv(46) " "Verilog HDL syntax error at video_controller.sv(46) near text: \"#\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1571180346055 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"0\";  expecting an identifier video_controller.sv(47) " "Verilog HDL syntax error at video_controller.sv(47) near text: \"0\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1571180346055 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "address video_controller.sv(49) " "Verilog HDL Declaration error at video_controller.sv(49): identifier \"address\" is already declared in the present scope" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 49 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1571180346055 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"0\";  expecting an identifier video_controller.sv(49) " "Verilog HDL syntax error at video_controller.sv(49) near text: \"0\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1571180346055 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "address video_controller.sv(51) " "Verilog HDL Declaration error at video_controller.sv(51): identifier \"address\" is already declared in the present scope" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 51 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1571180346055 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"0\";  expecting an identifier video_controller.sv(51) " "Verilog HDL syntax error at video_controller.sv(51) near text: \"0\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1571180346055 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "address video_controller.sv(55) " "Verilog HDL Declaration error at video_controller.sv(55): identifier \"address\" is already declared in the present scope" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 55 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1571180346056 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"0\";  expecting an identifier video_controller.sv(55) " "Verilog HDL syntax error at video_controller.sv(55) near text: \"0\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 55 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1571180346056 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "address video_controller.sv(57) " "Verilog HDL Declaration error at video_controller.sv(57): identifier \"address\" is already declared in the present scope" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 57 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1571180346056 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"0\";  expecting an identifier video_controller.sv(57) " "Verilog HDL syntax error at video_controller.sv(57) near text: \"0\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1571180346056 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "address video_controller.sv(59) " "Verilog HDL Declaration error at video_controller.sv(59): identifier \"address\" is already declared in the present scope" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 59 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1571180346056 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"0\";  expecting an identifier video_controller.sv(59) " "Verilog HDL syntax error at video_controller.sv(59) near text: \"0\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 59 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1571180346056 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "video_controller video_controller.sv(1) " "Ignored design unit \"video_controller\" at video_controller.sv(1) due to previous errors" {  } { { "video_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571180346056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file video_controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180346056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_video_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_video_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Video_Controller " "Found entity 1: testbench_Video_Controller" {  } { { "testbench_Video_Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_Video_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571180346060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180346060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_controller " "Found entity 1: sprite_controller" {  } { { "sprite_controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sprite_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571180346064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180346064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571180346068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180346068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/sram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571180346072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180346072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tictactoe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TicTacToe " "Found entity 1: TicTacToe" {  } { { "TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571180346075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180346075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "horizontal_counter.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/horizontal_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571180346079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180346079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "vertical_counter.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/vertical_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571180346082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180346082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_tictactoe.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_tictactoe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_TicTacToe " "Found entity 1: testbench_TicTacToe" {  } { { "testbench_TicTacToe.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_TicTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571180346086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180346086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_sprite_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_sprite_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Sprite_Controller " "Found entity 1: testbench_Sprite_Controller" {  } { { "testbench_Sprite_Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_Sprite_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571180346090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180346090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Sram " "Found entity 1: testbench_Sram" {  } { { "testbench_Sram.sv" "" { Text "C:/intelFPGA_lite/18.1/TicTacToe/testbench_Sram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571180346093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180346093 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571180346208 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 15 16:59:06 2019 " "Processing ended: Tue Oct 15 16:59:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571180346208 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571180346208 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571180346208 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180346208 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 1  " "Quartus Prime Full Compilation was unsuccessful. 15 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571180346900 ""}
