
---------- Begin Simulation Statistics ----------
final_tick                               678797762500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 278917                       # Simulator instruction rate (inst/s)
host_mem_usage                               14935000                       # Number of bytes of host memory used
host_op_rate                                   557276                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   290.88                       # Real time elapsed on the host
host_tick_rate                             2333579164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    81132245                       # Number of instructions simulated
sim_ops                                     162101817                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.678798                       # Number of seconds simulated
sim_ticks                                678797762500                       # Number of ticks simulated
system.cpu.BranchMispred                     11257442                       # Number of branch mispredictions
system.cpu.Branches                          11735097                       # Number of branches fetched
system.cpu.committedInsts                    81132245                       # Number of instructions committed
system.cpu.committedOps                     162101817                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000004                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 0.999996                       # Percentage of non-idle cycles
system.cpu.numCycles                       2715179818                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2715168586.042464                       # Number of busy cycles
system.cpu.num_cc_register_reads             58690321                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            46563465                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     11691567                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               91649528                       # Number of float alu accesses
system.cpu.num_fp_insts                      91649528                       # number of float instructions
system.cpu.num_fp_register_reads             91652672                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                5431                       # number of times the floating registers were written
system.cpu.num_func_calls                        5440                       # number of times a function call or return occured
system.cpu.num_idle_cycles               11231.957536                       # Number of idle cycles
system.cpu.num_int_alu_accesses             162268847                       # Number of integer alu accesses
system.cpu.num_int_insts                    162268847                       # number of integer instructions
system.cpu.num_int_register_reads           369766069                       # number of times the integer registers were read
system.cpu.num_int_register_writes           58799630                       # number of times the integer registers were written
system.cpu.num_load_insts                       66280                       # Number of load instructions
system.cpu.num_mem_refs                      91804934                       # number of memory refs
system.cpu.num_store_insts                   91738654                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  4885      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  70460825     43.42%     43.42% # Class of executed instruction
system.cpu.op_class::IntMult                     1093      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::IntDiv                      1666      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatAdd                     439      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::SimdAdd                      434      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdAlu                      978      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdCmp                       20      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1012      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1213      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdShift                    169      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::MemRead                    65041      0.04%     43.47% # Class of executed instruction
system.cpu.op_class::MemWrite                   95155      0.06%     43.53% # Class of executed instruction
system.cpu.op_class::FloatMemRead                1239      0.00%     43.53% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           91643499     56.47%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  162277700                       # Class of executed instruction
system.cpu.predictedBranches                   376803                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                    38                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests     11438390                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops     11434818                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests     22877804                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops      11434818                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11434025                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      22872742                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                11735097                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11691586                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          11257442                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               374506                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  373975                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.858213                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2718                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             370                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                110                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              260                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          290                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct       408055                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     11283531                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect       252751                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect         1326                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          313                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       180410                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong         3011                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong          638                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          193                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong     11252846                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         1289                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          496                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1        34056                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2        16654                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3       193312                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4         4132                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5         3987                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6         1912                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7         3068                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8          104                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9          373                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10          115                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12           11                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0        40478                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1        20983                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2       184085                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3         3779                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4         3571                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5         1482                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6         2966                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7          366                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8            5                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9           11                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                       66288                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    91738662                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           189                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        354498                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 678797762500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   116187113                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           167                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 678797762500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data        80190917                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total            80190917                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data       80190917                       # number of overall hits
system.cpu.l1d.overall_hits::total           80190917                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data      11438188                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total          11438188                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data     11438188                       # number of overall misses
system.cpu.l1d.overall_misses::total         11438188                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data 629639860250                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total 629639860250                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data 629639860250                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total 629639860250                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data     91629105                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total        91629105                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data     91629105                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total       91629105                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.124831                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.124831                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.124831                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.124831                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 55047.168332                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 55047.168332                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 55047.168332                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 55047.168332                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks       11435313                       # number of writebacks
system.cpu.l1d.writebacks::total             11435313                       # number of writebacks
system.cpu.l1d.demand_mshr_misses::.cpu.data     11438188                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total     11438188                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data     11438188                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total     11438188                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data 626780313250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total 626780313250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data 626780313250                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total 626780313250                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.124831                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.124831                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.124831                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.124831                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 54797.168332                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 54797.168332                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 54797.168332                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 54797.168332                       # average overall mshr miss latency
system.cpu.l1d.replacements                  11437676                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data          63532                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total              63532                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data         2705                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total             2705                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data    110427750                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total    110427750                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data        66237                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total          66237                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.040838                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.040838                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 40823.567468                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 40823.567468                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data         2705                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total         2705                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data    109751500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total    109751500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.040838                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.040838                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 40573.567468                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 40573.567468                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      80127385                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          80127385                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data     11435483                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total        11435483                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data 629529432500                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total 629529432500                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     91562868                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      91562868                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.124892                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.124892                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 55050.532846                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 55050.532846                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data     11435483                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total     11435483                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data 626670561750                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total 626670561750                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.124892                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.124892                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 54800.532846                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 54800.532846                       # average WriteReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 678797762500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.975002                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs               91625057                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs             11437676                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                 8.010811                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   511.975002                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.999951                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999951                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses            744471028                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses           744471028                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 678797762500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       116185846                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           116185846                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      116185846                       # number of overall hits
system.cpu.l1i.overall_hits::total          116185846                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          1226                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              1226                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         1226                       # number of overall misses
system.cpu.l1i.overall_misses::total             1226                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst     60905750                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total     60905750                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst     60905750                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total     60905750                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    116187072                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       116187072                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    116187072                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      116187072                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.000011                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.000011                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 49678.425775                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 49678.425775                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 49678.425775                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 49678.425775                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst         1226                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         1226                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         1226                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         1226                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst     60599250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total     60599250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst     60599250                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total     60599250                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 49428.425775                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 49428.425775                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 49428.425775                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 49428.425775                       # average overall mshr miss latency
system.cpu.l1i.replacements                       714                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      116185846                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          116185846                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         1226                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             1226                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst     60905750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total     60905750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    116187072                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      116187072                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.000011                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 49678.425775                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 49678.425775                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         1226                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         1226                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst     60599250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total     60599250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 49428.425775                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 49428.425775                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 678797762500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.975080                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs                  59190                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                  714                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs                82.899160                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.975080                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999951                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999951                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses            929497802                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses           929497802                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 678797762500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 678797762500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp             3931                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty     22869192                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict       11437897                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq        11435483                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp       11435483                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq         3931                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     34314052                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         3166                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total             34317218                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port   1463904064                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port        78464                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total            1463982528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                       22868699                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                731768256                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples        34308113                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.333298                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.471392                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0              22873295     66.67%     66.67% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1              11434818     33.33%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total          34308113                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 678797762500                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy        8578279250                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             1.3                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy       5719094000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            0.8                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy           613000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst              36                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             661                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 697                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             36                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            661                       # number of overall hits
system.l2cache.overall_hits::total                697                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1190                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data      11437527                       # number of demand (read+write) misses
system.l2cache.demand_misses::total          11438717                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1190                       # number of overall misses
system.l2cache.overall_misses::.cpu.data     11437527                       # number of overall misses
system.l2cache.overall_misses::total         11438717                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     59886250                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 621059401500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 621119287750                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     59886250                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 621059401500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 621119287750                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1226                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data     11438188                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total        11439414                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1226                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data     11438188                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total       11439414                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.970636                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999942                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999939                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.970636                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999942                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999939                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 50324.579832                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 54300.147357                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 54299.733768                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 50324.579832                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 54300.147357                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 54299.733768                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks       11433879                       # number of writebacks
system.l2cache.writebacks::total             11433879                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1190                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data     11437527                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total     11438717                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1190                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data     11437527                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total     11438717                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     59588750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 618200019750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 618259608500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     59588750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 618200019750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 618259608500                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.970636                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999942                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999939                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.970636                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999942                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999939                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 50074.579832                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 54050.147357                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 54049.733768                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 50074.579832                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 54050.147357                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 54049.733768                       # average overall mshr miss latency
system.l2cache.replacements                  22868699                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks     11435313                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total     11435313                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks     11435313                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total     11435313                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          144                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          144                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           94                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               94                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data     11435389                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total       11435389                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 620952561750                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 620952561750                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data     11435483                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total     11435483                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999992                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999992                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 54300.956596                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 54300.956596                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data     11435389                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total     11435389                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 618093714500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 618093714500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 54050.956596                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 54050.956596                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           36                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          567                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          603                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1190                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2138                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3328                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     59886250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    106839750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    166726000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1226                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         2705                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3931                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.970636                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.790388                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.846604                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 50324.579832                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 49971.819457                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 50097.956731                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1190                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2138                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3328                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     59588750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    106305250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    165894000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.970636                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.790388                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.846604                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 50074.579832                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 49721.819457                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49847.956731                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 678797762500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4095.073050                       # Cycle average of tags in use
system.l2cache.tags.total_refs               22868712                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs             22868699                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.000001                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   255.739468                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   947.886117                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2891.447465                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.062436                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.231418                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.705920                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999774                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3837                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            388917659                       # Number of tag accesses
system.l2cache.tags.data_accesses           388917659                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 678797762500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples  11433879.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1190.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples  11437527.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000249344000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds        714614                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds        714614                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             33736632                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState            10745919                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                     11438717                       # Number of read requests accepted
system.mem_ctrl.writeReqs                    11433879                       # Number of write requests accepted
system.mem_ctrl.readBursts                   11438717                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                  11433879                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       26.44                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6               11438717                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6              11433879                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                 11438717                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                  709056                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                  714610                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                  714611                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                  720142                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                  714620                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                  714614                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                  714614                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                  714614                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                  714617                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                  714623                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                  714623                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                  714624                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                  714621                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                  714613                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                  714613                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                  714613                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples       714614                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       16.006847                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      15.999366                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev       5.145663                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255         714613    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total         714614                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples       714614                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.000077                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000069                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.017979                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16            714596    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total         714614                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                732077888                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys             731768256                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                    1078.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                    1078.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   678794952750                       # Total gap between requests
system.mem_ctrl.avgGap                       29677.22                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst        76160                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data    732001728                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks    731768256                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 112198.366299122848                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 1078379700.758073806763                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 1078035751.480545043945                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         1190                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data     11437527                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks     11433879                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     29541250                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data 329402462500                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 16857410474000                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     24824.58                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     28800.15                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks   1474338.72                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst        76160                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data    732001728                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total      732077888                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst        76160                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total        76160                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks    731768256                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total    731768256                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         1190                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data     11437527                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total        11438717                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks     11433879                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total       11433879                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst        112198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data    1078379701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total        1078491899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst       112198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total       112198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks   1078035751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total       1078035751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks   1078035751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst       112198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data   1078379701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total       2156527651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts              11438717                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts             11433879                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0        714939                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1        715099                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2        715056                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3        715150                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4        715152                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5        714902                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6        714953                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7        714985                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8        714783                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9        714864                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10       714713                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11       714773                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12       714719                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13       714808                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14       714925                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15       714896                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0        714475                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1        714707                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2        714744                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3        714861                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4        714866                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5        714694                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6        714617                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7        714649                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8        714498                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9        714496                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10       714496                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11       714496                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12       714496                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13       714545                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14       714614                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15       714625                       # Per bank write bursts
system.mem_ctrl.dram.totQLat             114956060000                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat            57193585000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat        329432003750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 10049.73                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            28799.73                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits             10641801                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits            10634347                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             93.03                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            93.01                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples      1596448                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   916.939446                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   859.046294                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   232.748955                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127        16011      1.00%      1.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255        24817      1.55%      2.56% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383        14809      0.93%      3.49% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511       106891      6.70%     10.18% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639        35441      2.22%     12.40% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767        88224      5.53%     17.93% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895        16908      1.06%     18.99% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023        29277      1.83%     20.82% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151      1264070     79.18%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total      1596448                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead              732077888                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten           731768256                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              1078.491899                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW              1078.035751                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    16.85                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 8.43                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                8.42                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                93.02                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 678797762500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy       5720260980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy       3040390815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy     40842485040                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy    29845939860                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 53583700560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy 251015121420                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  49277185920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   433325084595                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    638.371410                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 122598203750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF  22666540000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 533533018750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy       5678377740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy       3018129345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy     40829954340                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy    29838908520                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 53583700560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy 239446191090                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  59019443040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   431414704635                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    635.557052                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 147965246500                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF  22666540000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 508165976000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 678797762500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11433879                       # Transaction distribution
system.membus.trans_dist::CleanEvict              146                       # Transaction distribution
system.membus.trans_dist::ReadExReq          11435389                       # Transaction distribution
system.membus.trans_dist::ReadExResp         11435389                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3328                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port     34311459                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total     34311459                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               34311459                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port   1463846144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total   1463846144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1463846144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11438717                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11438717    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11438717                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 678797762500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          8576655250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy         5719358500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
