library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ALUControl is
port(ALUOp : in std_logic_vector(1 downto 0);
     Funct : in std_logic_vector(5 downto 0);
     Operation : out std_logic_vector(3 downto 0));
end ALUControl;

architecture behav of ALUControl is


begin

  
process(ALUOp, Funct)

variable reg : std_logic_vector(5 downto 0);

begin
       
reg := Funct;
       
if ALUOp = "01" then
Operation <= "0110";
--beq

elsif ALUOp = "00" then
Operation <= "0010";
--lw,sw

--else ALUOp = "10" then
else
case reg is
         
when "100100" => --and
Operation <= "0000";
when "100101" => --or
Operation <= "0001";
when "100000" => --add
Operation <= "0010";
when "100010" => --sub
Operation <= "0110";
when "101010" => --slt
Operation <= "0111";
when others =>
null;
end case;end if;

       
end process;
end behav;
