[2021-01-30 13:09:39,794] Running step: step_tidy_up [1/7]
[2021-01-30 13:09:40,328] Running step: step_streamline [2/7]
[2021-01-30 13:11:10,509] Running step: step_convert_to_hls [3/7]
[2021-01-30 13:11:10,545] /workspace/finn/src/finn/custom_op/fpgadataflow/streamingfclayer_batch.py:577: UserWarning: Clipping some thresholds in
[2021-01-30 13:11:10,546]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2021-01-30 13:11:18,070] /workspace/finn/src/finn/transformation/fpgadataflow/convert_to_hls_layers.py:64: UserWarning: Input is not int. Can't infer ConvInpGen
[2021-01-30 13:11:18,070]   warnings.warn("Input is not int. Can't infer ConvInpGen")
[2021-01-30 13:11:23,255] Running step: step_create_dataflow_partition [4/7]
[2021-01-30 13:11:23,323] Running step: step_target_fps_parallelization [5/7]
[2021-01-30 13:11:23,328] Running step: step_apply_folding_config [6/7]
[2021-01-30 13:11:23,372] /workspace/finn-base/src/finn/transformation/general.py:331: UserWarning:
[2021-01-30 13:11:23,372] No HW configuration for nodes: Thresholding_Batch_1, Thresholding_Batch_2
[2021-01-30 13:11:23,372]   "\nNo HW configuration for nodes: " + ", ".join(missing_configurations)
[2021-01-30 13:11:23,372] /workspace/finn-base/src/finn/transformation/general.py:336: UserWarning:
[2021-01-30 13:11:23,372] Unused HW configurations: ConvolutionInputGenerator_4, ConvolutionInputGenerator_5, StreamingFCLayer_Batch_7, StreamingFCLayer_Batch_8
[2021-01-30 13:11:23,372]   warnings.warn("\nUnused HW configurations: " + ", ".join(unused_configs))
[2021-01-30 13:11:23,385] Running step: step_generate_estimate_reports [7/7]
[2021-01-30 13:11:26,518] Running step: step_tidy_up [1/15]
[2021-01-30 13:11:27,046] Running step: step_streamline [2/15]
[2021-01-30 13:12:57,824] Running step: step_convert_to_hls [3/15]
[2021-01-30 13:13:10,593] Running step: step_create_dataflow_partition [4/15]
[2021-01-30 13:13:10,624] Running step: step_target_fps_parallelization [5/15]
[2021-01-30 13:13:10,629] Running step: step_apply_folding_config [6/15]
[2021-01-30 13:13:10,647] Running step: step_generate_estimate_reports [7/15]
[2021-01-30 13:13:10,653] Running step: step_hls_ipgen [8/15]
[2021-01-30 13:20:48,980] Running step: step_set_fifo_depths [9/15]
[2021-01-30 13:20:49,173] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_0
[2021-01-30 13:20:49,173]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,173] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_1
[2021-01-30 13:20:49,173]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,173] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_0
[2021-01-30 13:20:49,173]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,176] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_0
[2021-01-30 13:20:49,176]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,176] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_1
[2021-01-30 13:20:49,176]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,183] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_2
[2021-01-30 13:20:49,183]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,186] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_1
[2021-01-30 13:20:49,186]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,186] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_2
[2021-01-30 13:20:49,187]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,187] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_3
[2021-01-30 13:20:49,187]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,195] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_4
[2021-01-30 13:20:49,195]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,195] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_3
[2021-01-30 13:20:49,195]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,199] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_5
[2021-01-30 13:20:49,199]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,201] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_6
[2021-01-30 13:20:49,201]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,202] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_2
[2021-01-30 13:20:49,202]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,202] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for LabelSelect_Batch_0
[2021-01-30 13:20:49,202]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 13:20:49,246] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for LabelSelect_Batch_0
[2021-01-30 13:20:49,246]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:20:49,246] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_2
[2021-01-30 13:20:49,246]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:20:49,247] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_6
[2021-01-30 13:20:49,247] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_5
[2021-01-30 13:20:49,247]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:20:49,247]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:21:14,158] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_3
[2021-01-30 13:21:14,158]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:21:14,159] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_4
[2021-01-30 13:21:14,159]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:21:38,434] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_3
[2021-01-30 13:21:38,435]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:21:38,436] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_2
[2021-01-30 13:21:38,436]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:21:38,437] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_1
[2021-01-30 13:21:38,437]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:22:01,367] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_2
[2021-01-30 13:22:01,367]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:22:40,260] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_1
[2021-01-30 13:22:40,260]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:22:40,261] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_0
[2021-01-30 13:22:40,261]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:23:03,644] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_0
[2021-01-30 13:23:03,644]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:23:03,645] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_1
[2021-01-30 13:23:03,646]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:23:03,647] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_0
[2021-01-30 13:23:03,648]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 13:24:16,911] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:948: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: Use "/* verilator lint_off STMTDLY */" and lint_on around source to disable this message.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:949: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:950: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:4790: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:8489: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:8490: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:8491: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:8492: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:8493: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:19513: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:19514: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:19515: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:19958: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:19959: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:20689: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:20690: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:20691: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:26357: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:26358: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,912] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:32047: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:32048: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:32772: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:32773: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:33972: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:33973: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:34384: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:34385: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:34716: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:34717: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:34718: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:39638: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:39639: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:39640: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:39641: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:39642: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:44072: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:44073: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:44074: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:50458: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:50459: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:52476: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:52477: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53285: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,913] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53286: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53287: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:55029: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:55030: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:55031: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:55032: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56916: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56917: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56918: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:58317: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:58318: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:58635: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:58636: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:58637: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60295: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60296: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60297: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:62756: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:62757: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:62758: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:62759: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:62760: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:62761: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65985: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65986: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,914] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:67935: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:67936: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:68385: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:68386: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:68387: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:69411: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:69412: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:71223: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:71224: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:73046: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:73047: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:75208: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:75209: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:75210: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:75689: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:75690: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:75883: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:75884: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:77739: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:77740: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:78490: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:78491: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:78492: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:78493: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,915] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79592: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79593: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79594: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:81043: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:81044: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:81045: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:81046: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:81047: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:81048: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84496: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84497: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:88558: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:88559: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:88560: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:88561: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:88562: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:96045: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:96046: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:96282: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:96283: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:98865: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:98866: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:98867: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,916] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:98868: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,917] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:100893: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,917] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:100894: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:33479: Cell has missing pin: config_rack
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84918: Cell has missing pin: awready
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84918: Cell has missing pin: wready
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84918: Cell has missing pin: bvalid
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84918: Cell has missing pin: bresp
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84918: Cell has missing pin: arready
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84918: Cell has missing pin: rvalid
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84918: Cell has missing pin: rresp
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84918: Cell has missing pin: rdata
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84987: Cell has missing pin: awready
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84987: Cell has missing pin: wready
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84987: Cell has missing pin: bvalid
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84987: Cell has missing pin: bresp
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84987: Cell has missing pin: arready
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84987: Cell has missing pin: rvalid
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84987: Cell has missing pin: rresp
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84987: Cell has missing pin: rdata
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85056: Cell has missing pin: awready
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85056: Cell has missing pin: wready
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85056: Cell has missing pin: bvalid
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85056: Cell has missing pin: bresp
[2021-01-30 13:24:16,917] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85056: Cell has missing pin: arready
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85056: Cell has missing pin: rvalid
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85056: Cell has missing pin: rresp
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85056: Cell has missing pin: rdata
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85125: Cell has missing pin: awready
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85125: Cell has missing pin: wready
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85125: Cell has missing pin: bvalid
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85125: Cell has missing pin: bresp
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85125: Cell has missing pin: arready
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85125: Cell has missing pin: rvalid
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85125: Cell has missing pin: rresp
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85125: Cell has missing pin: rdata
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85194: Cell has missing pin: awready
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85194: Cell has missing pin: wready
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85194: Cell has missing pin: bvalid
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85194: Cell has missing pin: bresp
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85194: Cell has missing pin: arready
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85194: Cell has missing pin: rvalid
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85194: Cell has missing pin: rresp
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85194: Cell has missing pin: rdata
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85263: Cell has missing pin: awready
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85263: Cell has missing pin: wready
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85263: Cell has missing pin: bvalid
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85263: Cell has missing pin: bresp
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85263: Cell has missing pin: arready
[2021-01-30 13:24:16,918] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85263: Cell has missing pin: rvalid
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85263: Cell has missing pin: rresp
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85263: Cell has missing pin: rdata
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85332: Cell has missing pin: awready
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85332: Cell has missing pin: wready
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85332: Cell has missing pin: bvalid
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85332: Cell has missing pin: bresp
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85332: Cell has missing pin: arready
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85332: Cell has missing pin: rvalid
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85332: Cell has missing pin: rresp
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85332: Cell has missing pin: rdata
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85711: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85720: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85729: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85738: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85747: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85756: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85765: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85774: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85783: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85792: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85801: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85810: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85819: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85828: Cell has missing pin: count
[2021-01-30 13:24:16,919] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85837: Cell has missing pin: count
[2021-01-30 13:24:16,920] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85846: Cell has missing pin: count
[2021-01-30 13:24:16,920] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85855: Cell has missing pin: count
[2021-01-30 13:24:16,920] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85864: Cell has missing pin: count
[2021-01-30 13:24:16,920] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85873: Cell has missing pin: count
[2021-01-30 13:24:16,920] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:85882: Cell has missing pin: count
[2021-01-30 13:24:16,920] %Warning-IMPLICIT: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:3631: Signal definition not found, creating implicitly: config_ce_r
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:101256: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:101262: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 1 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:101256: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 128 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:101262: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:101256: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 48 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:101250: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:94817: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:94994: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95132: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_11680_p1' generates 8 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95134: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_11707_p1' generates 8 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95136: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_11630_p1' generates 8 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95138: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_11657_p1' generates 8 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95140: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_11680_p1' generates 8 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95142: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_11707_p1' generates 8 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95144: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_11657_p1' generates 8 bits.
[2021-01-30 13:24:16,920] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95146: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_11680_p1' generates 8 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95148: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_11707_p1' generates 8 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95150: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_11630_p1' generates 8 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95152: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_11657_p1' generates 8 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95154: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_11680_p1' generates 8 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95156: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_11707_p1' generates 8 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95158: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_11630_p1' generates 8 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95160: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_11657_p1' generates 8 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95162: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_11630_p1' generates 8 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95178: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95180: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95182: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95184: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95186: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95188: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95190: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95192: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95194: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95196: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95198: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95200: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95202: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95204: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95206: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95208: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95210: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,921] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95212: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95214: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95216: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95218: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95220: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95222: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95224: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95226: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95228: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95230: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95232: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95234: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95236: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95238: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95240: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95242: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95244: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95246: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95248: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95250: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95252: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95254: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95256: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_11684_p2' generates 8 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95258: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_11736_p2' generates 8 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95260: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_11758_p2' generates 8 bits.
[2021-01-30 13:24:16,922] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95262: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_8_fu_11796_p2' generates 8 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95264: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_10_fu_11818_p2' generates 8 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95266: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_12_fu_11856_p2' generates 8 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95268: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_14_fu_11878_p2' generates 8 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95270: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_11634_p2' generates 8 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95272: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95274: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95276: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95278: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95280: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_15_fu_11891_p2' generates 8 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95282: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95284: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_11711_p2' generates 8 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95286: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95288: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_17782' generates 8 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95290: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_11771_p2' generates 8 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95292: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95294: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_9_reg_17792' generates 8 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95296: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_11_fu_11831_p2' generates 8 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95298: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95300: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_13_reg_17802' generates 8 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95302: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_reg_17772' generates 8 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95306: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95308: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95310: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95312: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,923] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95314: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95316: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95318: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95320: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95322: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95324: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95326: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95328: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95330: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95332: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95334: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95336: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95338: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95340: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95342: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95344: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95346: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95348: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95350: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95352: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95354: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95356: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95358: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,924] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95360: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95362: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95364: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95366: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95368: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95370: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95372: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95374: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95376: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95378: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95380: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95382: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95384: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95386: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95388: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95390: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95392: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95394: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95396: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95398: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95400: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95402: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95404: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95406: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95408: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95410: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,925] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95412: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95414: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95416: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95536: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_12706_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95538: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_12715_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95540: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_12724_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95542: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_12733_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95544: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_12861_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95546: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_12870_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95548: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_12879_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95550: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_12888_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95552: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_12897_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95554: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_12906_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95556: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_12625_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95558: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_12915_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95560: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_12924_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95562: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_12933_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95564: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_12942_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95566: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_12951_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95568: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_12960_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95570: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_12969_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95572: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_13097_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95574: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_13106_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95576: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_13115_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95578: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_12634_p2' generates 1 bits.
[2021-01-30 13:24:16,926] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95580: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_13124_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95582: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_13133_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95584: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_13142_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95586: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_13151_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95588: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_13160_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95590: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_13169_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95592: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_13178_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95594: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_13187_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95596: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_13196_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95598: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_13205_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95600: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_12643_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95602: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_13333_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95604: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_13342_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95606: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_13351_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95608: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_13360_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95610: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_13369_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95612: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_13378_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95614: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_13387_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95616: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_13396_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95618: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_13405_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95620: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_13414_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95622: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_12652_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95624: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_13423_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95626: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_13432_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95628: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_13441_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95630: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_12661_p2' generates 1 bits.
[2021-01-30 13:24:16,927] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95632: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_12670_p2' generates 1 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95634: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_12679_p2' generates 1 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95636: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_12688_p2' generates 1 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95638: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_12697_p2' generates 1 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95640: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_3714' generates 32 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95642: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_12993_p2' generates 2 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95644: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_13003_p2' generates 2 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95646: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_13013_p2' generates 2 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95648: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_13029_p2' generates 3 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95650: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_13045_p2' generates 2 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95652: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_13055_p2' generates 2 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95654: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_13065_p2' generates 2 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95656: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_13081_p2' generates 3 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95658: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_13214_p2' generates 1 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95660: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_13229_p2' generates 2 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95662: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_12757_p2' generates 2 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95664: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_13239_p2' generates 2 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95666: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_13249_p2' generates 2 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95668: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_13265_p2' generates 3 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95670: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_13281_p2' generates 2 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95672: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_13291_p2' generates 2 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95674: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_13301_p2' generates 2 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95676: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_13317_p2' generates 3 bits.
[2021-01-30 13:24:16,928] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95678: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_13450_p2' generates 1 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95680: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_13465_p2' generates 2 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95682: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_13475_p2' generates 2 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95684: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_12767_p2' generates 2 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95686: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_13485_p2' generates 2 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95688: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_60_fu_13501_p2' generates 3 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95690: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_13517_p2' generates 2 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95692: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_63_fu_13527_p2' generates 2 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95694: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_64_fu_13537_p2' generates 2 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95696: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_fu_13553_p2' generates 3 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95698: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_12777_p2' generates 2 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95700: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_12793_p2' generates 3 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95702: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_12809_p2' generates 2 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95704: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_12819_p2' generates 2 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95706: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_12829_p2' generates 2 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95708: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_12845_p2' generates 3 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95710: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_12978_p2' generates 1 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:95712: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_12742_p2' generates 1 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83459: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83816: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_2694_p1' generates 8 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83818: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_2721_p1' generates 8 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83820: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_9_fu_2748_p1' generates 8 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83822: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_11_fu_2775_p1' generates 8 bits.
[2021-01-30 13:24:16,929] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83824: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_13_fu_2798_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83826: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_15_fu_2825_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83828: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_2640_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83830: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_2667_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83832: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_2694_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83834: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_2721_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83836: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_2667_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83838: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_9_fu_2748_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83840: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_11_fu_2775_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83842: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_13_fu_2798_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83844: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_15_fu_2825_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83846: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_2640_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83848: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_2667_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83850: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_2694_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83852: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_2721_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83854: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_9_fu_2748_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83856: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_11_fu_2775_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83858: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_2694_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83860: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_13_fu_2798_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83862: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_15_fu_2825_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83864: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_2721_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83866: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_9_fu_2748_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83868: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_11_fu_2775_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83870: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_13_fu_2798_p1' generates 8 bits.
[2021-01-30 13:24:16,930] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83872: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_15_fu_2825_p1' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83874: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_2640_p1' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83876: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_2667_p1' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83878: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_2640_p1' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83902: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_12_fu_2918_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83904: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_14_fu_2940_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83906: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_16_fu_2990_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83908: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_17_fu_3003_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83910: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_18_fu_3016_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83912: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_19_fu_3029_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83914: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_20_fu_3042_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83916: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_22_fu_3064_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83918: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_24_fu_3114_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83920: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_25_fu_3127_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83922: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_2671_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83924: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_26_fu_3140_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83926: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_27_fu_3153_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83928: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_28_fu_3166_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83930: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_30_fu_3188_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83932: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_2698_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83934: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_2725_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83936: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_2752_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83938: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_2802_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83940: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_8_fu_2866_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83942: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_9_fu_2879_p2' generates 8 bits.
[2021-01-30 13:24:16,931] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83944: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_10_fu_2892_p2' generates 8 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83946: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_11_fu_2905_p2' generates 8 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83948: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_2644_p2' generates 8 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83950: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83952: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83954: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83956: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83958: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83960: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83962: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83964: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83966: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83968: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83970: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_21_reg_5570' generates 8 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83972: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_23_fu_3077_p2' generates 8 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83974: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83976: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83978: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83980: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83982: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_29_reg_5590' generates 8 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83984: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_31_fu_3201_p2' generates 8 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83986: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_2829_p2' generates 8 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83988: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83990: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,932] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83992: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83994: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83996: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:83998: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84000: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84002: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84004: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_13_reg_5550' generates 8 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84006: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_15_fu_2953_p2' generates 8 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84008: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84010: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84012: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_5530' generates 8 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84016: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84018: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84020: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84022: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84024: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84026: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84028: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84030: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84032: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84034: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84036: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84038: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84040: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84042: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,933] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84044: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84046: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84048: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84050: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84052: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84054: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84056: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84058: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84060: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84062: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84064: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84066: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84068: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84070: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84072: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84074: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84076: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84078: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84080: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84082: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84084: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84086: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84088: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84090: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,934] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84092: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84094: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84096: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84098: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84100: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84102: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84104: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84106: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84108: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84110: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84112: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84114: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84116: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84118: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84120: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84122: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84124: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84126: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84246: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_3942_p2' generates 1 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84248: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_3951_p2' generates 1 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84250: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_3960_p2' generates 1 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84252: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_4649_p2' generates 1 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84254: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_4658_p2' generates 1 bits.
[2021-01-30 13:24:16,935] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84256: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_4052_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84258: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_4061_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84260: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_4070_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84262: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_4079_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84264: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_4088_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84266: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_4584_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84268: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_4097_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84270: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_4106_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84272: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_4115_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84274: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_4124_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84276: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_4133_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84278: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_4714_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84280: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_4723_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84282: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_4225_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84284: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_4234_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84286: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_4243_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84288: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_4593_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84290: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_4252_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84292: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_4261_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84294: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_4270_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84296: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_4279_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84298: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_4288_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84300: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_4297_p2' generates 1 bits.
[2021-01-30 13:24:16,936] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84302: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_4306_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84304: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_4779_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84306: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_4788_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84308: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_4398_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84310: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_3879_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84312: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_4407_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84314: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_4416_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84316: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_4425_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84318: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_4434_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84320: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_4443_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84322: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_4452_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84324: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_4461_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84326: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_4470_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84328: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_4479_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84330: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_3888_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84332: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_3897_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84334: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_3906_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84336: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_3915_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84338: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_3924_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84340: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_3933_p2' generates 1 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84342: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_708' generates 32 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84344: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_4667_p2' generates 2 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84346: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_4151_p2' generates 2 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84348: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_4161_p2' generates 2 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84350: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_reg_6180' generates 3 bits.
[2021-01-30 13:24:16,937] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84352: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_4183_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84354: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_4193_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84356: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_4203_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84358: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_reg_6185' generates 3 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84360: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_4315_p2' generates 1 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84362: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_4732_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84364: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_4602_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84366: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_60_fu_4324_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84368: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_fu_4334_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84370: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_reg_6190' generates 3 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84372: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_65_fu_4356_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84374: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_fu_4366_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84376: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_fu_4376_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84378: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_69_reg_6195' generates 3 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84380: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_4488_p2' generates 1 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84382: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_71_fu_4797_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84384: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_73_fu_4497_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84386: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_3978_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84388: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_74_fu_4507_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84390: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_75_reg_6200' generates 3 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84392: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_78_fu_4529_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84394: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_79_fu_4539_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84396: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_80_fu_4549_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84398: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_82_reg_6205' generates 3 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84400: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3988_p2' generates 2 bits.
[2021-01-30 13:24:16,938] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84402: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_reg_6170' generates 3 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84404: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_4010_p2' generates 2 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84406: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_4020_p2' generates 2 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84408: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_4030_p2' generates 2 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84410: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_reg_6175' generates 3 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84412: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_4142_p2' generates 1 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84414: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_3969_p2' generates 1 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:64916: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65273: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_2_fu_2118_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65275: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_3_fu_2145_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65277: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_4_fu_2172_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65279: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_5_fu_2199_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65281: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_6_fu_2222_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65283: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_7_fu_2249_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65285: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_2064_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65287: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_1_fu_2091_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65289: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_2_fu_2118_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65291: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_3_fu_2145_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65293: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_1_fu_2091_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65295: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_4_fu_2172_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65297: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_5_fu_2199_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65299: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_6_fu_2222_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65301: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_7_fu_2249_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65303: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_2064_p1' generates 8 bits.
[2021-01-30 13:24:16,939] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65305: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_1_fu_2091_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65307: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_2_fu_2118_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65309: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_3_fu_2145_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65311: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_4_fu_2172_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65313: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_5_fu_2199_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65315: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_2_fu_2118_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65317: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_6_fu_2222_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65319: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_7_fu_2249_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65321: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_3_fu_2145_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65323: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_4_fu_2172_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65325: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_5_fu_2199_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65327: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_6_fu_2222_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65329: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_7_fu_2249_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65331: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_2064_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65333: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_1_fu_2091_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65335: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_2064_p1' generates 8 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65359: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65361: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65363: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65365: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65367: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65369: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 13:24:16,940] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65371: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65373: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65375: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65377: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65379: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65381: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65383: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_12_fu_2346_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65385: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_14_fu_2368_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65387: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_16_fu_2422_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65389: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_17_fu_2435_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65391: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_18_fu_2448_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65393: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_19_fu_2461_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65395: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_20_fu_2474_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65397: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_22_fu_2496_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65399: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_24_fu_2550_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65401: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_25_fu_2563_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65403: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_2095_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65405: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_26_fu_2576_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65407: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_27_fu_2589_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65409: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_28_fu_2602_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65411: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_30_fu_2624_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65413: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_2122_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65415: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_2149_p2' generates 8 bits.
[2021-01-30 13:24:16,941] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65417: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_2176_p2' generates 8 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65419: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_2226_p2' generates 8 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65421: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_8_fu_2294_p2' generates 8 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65423: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_9_fu_2307_p2' generates 8 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65425: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_10_fu_2320_p2' generates 8 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65427: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_11_fu_2333_p2' generates 8 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65429: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_2068_p2' generates 8 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65431: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65433: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65435: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65437: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65439: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_21_reg_4834' generates 8 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65441: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_23_fu_2509_p2' generates 8 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65443: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65445: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65447: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65449: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65451: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_2253_p2' generates 8 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65453: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65455: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_29_reg_4854' generates 8 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65457: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_31_fu_2637_p2' generates 8 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65459: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65461: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65463: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65465: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65467: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2021-01-30 13:24:16,942] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65469: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65471: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65473: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65475: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65477: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65479: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_13_reg_4814' generates 8 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65481: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_15_fu_2381_p2' generates 8 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65483: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65485: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_4794' generates 8 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65489: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65491: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65493: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65495: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65497: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65499: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65501: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65503: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65505: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65507: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65509: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65511: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65513: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65515: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65517: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,943] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65519: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65521: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65523: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65525: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65527: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65529: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65531: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65533: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65535: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65537: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65539: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65541: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65543: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65545: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65547: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65549: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65551: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65553: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65555: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65557: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65559: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65561: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65563: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65565: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,944] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65567: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65569: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65571: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65573: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65575: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65577: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65579: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65581: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65583: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65585: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65587: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65589: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65591: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65593: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65595: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65597: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65599: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_3430_p2' generates 1 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65721: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_3439_p2' generates 1 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_3448_p2' generates 1 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_4137_p2' generates 1 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_4146_p2' generates 1 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_3540_p2' generates 1 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_3549_p2' generates 1 bits.
[2021-01-30 13:24:16,945] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_3558_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_3567_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_3576_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65739: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_4072_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_3585_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_3594_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_3603_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_3612_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_3621_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_4202_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_4211_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_3713_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_3722_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_3731_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_4081_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_3740_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65765: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_3749_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65767: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_3758_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_3767_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_3776_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_3785_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65775: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_3794_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_4267_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65779: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_4276_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_3886_p2' generates 1 bits.
[2021-01-30 13:24:16,946] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65783: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_3367_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_3895_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_3904_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65789: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_3913_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_3922_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65793: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_3931_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65795: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_3940_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65797: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_3949_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65799: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_3958_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65801: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_3967_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_3376_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65805: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_3385_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_3394_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65809: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_3403_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65811: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_3412_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65813: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_3421_p2' generates 1 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65815: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_516' generates 32 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65817: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_1_fu_2078_p4' generates 4 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65819: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_2_fu_2105_p4' generates 4 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65821: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_3_fu_2132_p4' generates 4 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65823: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_4_fu_2159_p4' generates 4 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65825: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_5_fu_2186_p4' generates 4 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65827: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_6_fu_2209_p4' generates 4 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65829: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_7_fu_2236_p4' generates 4 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65831: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'trunc_ln647_fu_2057_p1' generates 4 bits.
[2021-01-30 13:24:16,947] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65833: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_4155_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65835: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_3639_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65837: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_3649_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65839: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_reg_5444' generates 3 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65841: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3671_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65843: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3681_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65845: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3691_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65847: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_reg_5449' generates 3 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65849: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_3803_p2' generates 1 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65851: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_4220_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65853: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_4090_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65855: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_60_fu_3812_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65857: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_fu_3822_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65859: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_reg_5454' generates 3 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65861: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_65_fu_3844_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65863: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_fu_3854_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65865: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_fu_3864_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65867: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_69_reg_5459' generates 3 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65869: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_3976_p2' generates 1 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65871: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_71_fu_4285_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65873: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_73_fu_3985_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65875: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_3466_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65877: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_74_fu_3995_p2' generates 2 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65879: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_75_reg_5464' generates 3 bits.
[2021-01-30 13:24:16,948] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65881: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_78_fu_4017_p2' generates 2 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65883: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_79_fu_4027_p2' generates 2 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65885: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_80_fu_4037_p2' generates 2 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65887: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_82_reg_5469' generates 3 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65889: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3476_p2' generates 2 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65891: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_reg_5434' generates 3 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65893: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_3498_p2' generates 2 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65895: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_3508_p2' generates 2 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65897: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3518_p2' generates 2 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65899: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_reg_5439' generates 3 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65901: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_3630_p2' generates 1 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:65903: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_3457_p2' generates 1 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:55947: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56042: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_1615_p2' generates 8 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56044: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_1642_p2' generates 8 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56046: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_1669_p2' generates 8 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56048: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_1696_p2' generates 8 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56050: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_1746_p2' generates 8 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56052: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_1588_p2' generates 8 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56054: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_1773_p2' generates 8 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56056: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56058: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56060: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56062: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:56064: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_2492' generates 8 bits.
[2021-01-30 13:24:16,949] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49001: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49054: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49076: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_10741_p1' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49078: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_10714_p1' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49080: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_10741_p1' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49082: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_10714_p1' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49084: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_10741_p1' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49086: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_10714_p1' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49088: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_10741_p1' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49090: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_10714_p1' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49106: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_10774_p2' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49108: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_10816_p2' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49110: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_10858_p2' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49112: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_10718_p2' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49114: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49116: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49118: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49120: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_10787_p2' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49122: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49124: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_fu_10829_p2' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49126: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49128: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_10871_p2' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49130: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:49132: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_10745_p2' generates 8 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41271: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,950] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41444: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41616: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_1635_p1' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41618: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_1662_p1' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41620: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_1635_p1' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41622: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_1662_p1' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41624: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_1612_p1' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41626: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_1635_p1' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41628: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_1662_p1' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41630: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_1612_p1' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41632: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_1635_p1' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41634: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_1662_p1' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41636: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_1612_p1' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41638: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_1612_p1' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41698: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_1694_p2' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41700: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_1735_p2' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41702: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_10_fu_1776_p2' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41704: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_1639_p2' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41706: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41708: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41710: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41712: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_11_fu_1789_p2' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41714: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41716: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_1666_p2' generates 12 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41718: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-01-30 13:24:16,951] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41720: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_reg_3533' generates 12 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41722: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_fu_1707_p2' generates 12 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41724: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41726: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_reg_3543' generates 12 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41728: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_8_fu_1748_p2' generates 12 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41730: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41732: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_9_reg_3553' generates 12 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41734: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_reg_3523' generates 12 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41738: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41740: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41742: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41744: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41746: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41748: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41750: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41752: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41754: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41756: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41758: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41760: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,952] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41762: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41764: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41766: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41768: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41770: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41772: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41774: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41776: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41778: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41780: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41782: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41784: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41786: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41788: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41790: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41792: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41794: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41796: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41798: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41800: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41802: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41804: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41806: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41808: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41810: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,953] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41812: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41814: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41816: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41818: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41820: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41822: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41824: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41826: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41828: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41830: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41832: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41834: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41836: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41838: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41840: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41842: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41844: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41846: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41848: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41968: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_2509_p2' generates 1 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41970: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_2518_p2' generates 1 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41972: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_2527_p2' generates 1 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41974: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_2668_p2' generates 1 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41976: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_2677_p2' generates 1 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41978: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_2686_p2' generates 1 bits.
[2021-01-30 13:24:16,954] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41980: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_2695_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41982: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_2704_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41984: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_2713_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41986: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_reg_3948' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41988: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_2446_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41990: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_reg_3953' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41992: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_reg_3958' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41994: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_2731_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41996: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_2740_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:41998: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_2749_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42000: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_2890_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42002: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_2899_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42004: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_2908_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42006: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_2917_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42008: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_2926_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42010: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_2455_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42012: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_2935_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42014: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_reg_4018' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42016: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_reg_4023' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42018: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_reg_4028' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42020: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_2953_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42022: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_2962_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42024: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_2971_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42026: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_3112_p2' generates 1 bits.
[2021-01-30 13:24:16,955] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42028: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_3121_p2' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42030: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_3130_p2' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42032: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_2464_p2' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42034: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_3139_p2' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42036: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_3148_p2' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42038: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_3157_p2' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42040: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_reg_4088' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42042: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_reg_4093' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42044: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_reg_4098' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42046: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_3175_p2' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42048: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_3184_p2' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42050: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_3193_p2' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42052: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_2473_p2' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42054: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_2482_p2' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42056: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_2491_p2' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42058: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_reg_3878' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42060: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_reg_3883' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42062: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_reg_3888' generates 1 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42064: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_262' generates 32 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42066: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_2767_p2' generates 2 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42068: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_2783_p2' generates 2 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42070: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_fu_2793_p2' generates 2 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42072: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_2803_p2' generates 3 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42074: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_2825_p2' generates 2 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42076: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_2835_p2' generates 2 bits.
[2021-01-30 13:24:16,956] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42078: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_2845_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42080: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_2861_p2' generates 3 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42082: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_2980_p2' generates 1 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42084: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_2989_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42086: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_2545_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42088: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_3005_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42090: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3015_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42092: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_3025_p2' generates 3 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42094: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_3047_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42096: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_3057_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42098: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_3067_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42100: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3083_p2' generates 3 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42102: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_3202_p2' generates 1 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42104: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3211_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42106: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3227_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42108: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2561_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42110: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3237_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42112: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3247_p2' generates 3 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42114: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3269_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42116: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3279_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42118: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_60_fu_3289_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42120: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_3305_p2' generates 3 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42122: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_2571_p2' generates 2 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42124: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_2581_p2' generates 3 bits.
[2021-01-30 13:24:16,957] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42126: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_2603_p2' generates 2 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42128: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_2613_p2' generates 2 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42130: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_2623_p2' generates 2 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42132: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_2639_p2' generates 3 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42134: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_2758_p2' generates 1 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:42136: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_2536_p2' generates 1 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:3566: Operator EQ expects 32 or 13 bits on the LHS, but LHS's VARREF 'strm0_addr' generates 12 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:3566: Operator EQ expects 32 or 14 bits on the LHS, but LHS's VARREF 'strm0_addr' generates 13 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:3236: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:3275: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:3305: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_4824_p2' generates 8 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:3307: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:3309: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_4851_p2' generates 8 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99339: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99440: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_709_p2' generates 4 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99444: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99446: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99448: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99450: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99452: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99454: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99456: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99458: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,958] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99460: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99462: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99464: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99466: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99468: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99470: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99472: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99474: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99476: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99478: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99480: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99482: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99484: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99486: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99488: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,959] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99490: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99492: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99494: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99496: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99498: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99530: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_569_p2' generates 1 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99532: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_578_p2' generates 1 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99534: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_587_p2' generates 1 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99536: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_506_p2' generates 1 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99538: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_515_p2' generates 1 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99540: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_524_p2' generates 1 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99542: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_533_p2' generates 1 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99544: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_542_p2' generates 1 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99546: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_551_p2' generates 1 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99548: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_reg_857' generates 1 bits.
[2021-01-30 13:24:16,960] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99550: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_reg_862' generates 1 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99552: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_reg_867' generates 1 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99554: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_reg_277' generates 32 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99556: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_fu_605_p2' generates 2 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99558: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_621_p2' generates 2 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99560: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_631_p2' generates 2 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99562: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_641_p2' generates 3 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99564: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_663_p2' generates 2 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99566: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_673_p2' generates 2 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99568: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_683_p2' generates 2 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99570: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_699_p2' generates 3 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:99572: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_596_p2' generates 1 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:84635: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79779: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79820: Operator ASSIGNW expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79840: Operator ASSIGNW expects 96 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 72 bits.
[2021-01-30 13:24:16,961] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:78962: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79063: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_675_p2' generates 4 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79067: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_1_reg_695' generates 16 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79069: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_1_reg_695' generates 16 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79071: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79073: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79075: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79077: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79079: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79081: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79083: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79085: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79087: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79089: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79091: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79093: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,962] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79095: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79097: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79129: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_548_p2' generates 1 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79131: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_557_p2' generates 1 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79133: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_566_p2' generates 1 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_494_p2' generates 1 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79137: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_503_p2' generates 1 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_512_p2' generates 1 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79141: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_521_p2' generates 1 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_530_p2' generates 1 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79145: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_539_p2' generates 1 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_403_p2' generates 1 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79149: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_419_p2' generates 1 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79151: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_435_p2' generates 1 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79153: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_reg_277' generates 32 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79155: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_fu_584_p2' generates 2 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79157: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_600_p2' generates 2 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79159: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_610_p2' generates 2 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79161: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_620_p2' generates 3 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79163: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_reg_831' generates 2 bits.
[2021-01-30 13:24:16,963] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79165: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_639_p2' generates 2 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79167: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_649_p2' generates 2 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79169: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_665_p2' generates 3 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:79171: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_575_p2' generates 1 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:77878: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:75392: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:71362: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:68572: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:68613: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:68633: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 8 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:66124: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60589: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60591: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60593: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60596: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60627: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60629: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60631: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60634: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60665: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60667: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60669: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60672: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60703: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60705: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60707: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60710: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:60776: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:61051: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:61053: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:61055: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:61057: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:61093: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:61095: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln220_1_fu_459_p2' generates 32 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:61097: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:61099: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln252_2_fu_669_p3' generates 4 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:58819: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57210: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_718_p1' generates 64 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57212: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_606_p1' generates 64 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57214: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57217: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57248: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_718_p1' generates 64 bits.
[2021-01-30 13:24:16,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57250: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_606_p1' generates 64 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57252: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57255: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57286: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_718_p1' generates 64 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57288: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_606_p1' generates 64 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57290: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57293: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57324: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_718_p1' generates 64 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57326: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_606_p1' generates 64 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57328: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57331: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57397: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57672: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_459_p1' generates 64 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57674: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_459_p1' generates 64 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57676: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_459_p1' generates 64 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57678: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_459_p1' generates 64 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57714: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_110' generates 32 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57716: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln220_1_fu_453_p2' generates 32 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57718: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_110' generates 32 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:57720: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln252_2_fu_663_p3' generates 2 bits.
[2021-01-30 13:24:16,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53579: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53581: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53583: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53586: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53617: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53619: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53621: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53624: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53655: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53657: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53659: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53662: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53693: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53695: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53697: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53700: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53766: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:54041: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:54043: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 13:24:16,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:54045: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:54047: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:54083: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:54085: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln220_1_fu_459_p2' generates 32 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:54087: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:54089: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln252_2_fu_669_p3' generates 5 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35010: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_716_p1' generates 64 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35012: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_604_p1' generates 64 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35014: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35017: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35048: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_716_p1' generates 64 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35050: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_604_p1' generates 64 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35052: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35055: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35086: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_716_p1' generates 64 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35088: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_604_p1' generates 64 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35090: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35093: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35124: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_716_p1' generates 64 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35126: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_604_p1' generates 64 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35128: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35131: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35197: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35472: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_447_p1' generates 64 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35474: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_447_p1' generates 64 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35476: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_447_p1' generates 64 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35478: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_447_p1' generates 64 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35510: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_114' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35512: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln220_1_fu_441_p2' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35514: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_114' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:35516: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln252_2_fu_661_p3' generates 6 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:33569: Output port connection 'ip_addr' expects 17 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:33569: Output port connection 'ip_addr' expects 19 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:33569: Output port connection 'ip_addr' expects 16 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:33569: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:33569: Output port connection 'ip_addr' expects 15 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:33569: Output port connection 'ip_addr' expects 13 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:32186: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:26496: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:20853: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:20097: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:19697: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17703: Operator EQ expects 32 or 15 bits on the LHS, but LHS's VARREF 'addr_' generates 14 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17755: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 15 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17763: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17766: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17779: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17789: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17803: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17810: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17823: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17841: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17855: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17872: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17875: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17763: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17779: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17789: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17803: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17810: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17823: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17841: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17855: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17872: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17763: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17779: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17789: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17803: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17810: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17823: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17841: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17855: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17872: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17763: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17779: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17789: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17803: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17810: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17823: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17841: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17855: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17872: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:13863: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14946: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14948: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14950: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14952: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14954: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14956: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14958: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14960: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14962: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14964: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14966: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14968: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14970: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14972: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14974: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14976: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14978: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14980: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14982: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14984: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14986: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14988: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14990: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14992: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14994: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14996: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:14998: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15000: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15002: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15004: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15006: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15008: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15010: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15012: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15014: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15016: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15018: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15020: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15022: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15024: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15026: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15028: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15030: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15032: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15034: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15036: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15038: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15040: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15042: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15044: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15046: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15048: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15050: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15052: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15054: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15056: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15058: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15060: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15062: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15064: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15066: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15068: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15070: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15072: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15074: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15076: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15078: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15080: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15082: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 13:24:16,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15084: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15086: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15088: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15090: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15092: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15094: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15096: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15098: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15100: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15102: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15104: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15106: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15108: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15110: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15112: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15114: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15116: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15118: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15120: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15122: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15124: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15126: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15128: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15130: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15132: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15134: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15136: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15138: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15140: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15142: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15144: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15146: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15148: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15150: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15152: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15154: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15156: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15158: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15160: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15162: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15164: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15166: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15168: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15170: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15172: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15174: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15176: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15178: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15180: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15182: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15184: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15186: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15188: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15190: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15192: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15194: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15196: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15198: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15200: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15202: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15204: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15206: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15208: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15210: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15212: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15214: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15216: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15218: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15220: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15222: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15224: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15226: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15228: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15230: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15232: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15234: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15236: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15238: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15240: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15242: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15244: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15246: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15248: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15250: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15252: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15254: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15256: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15258: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15260: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15262: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15264: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15266: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15268: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15270: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15272: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15274: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15276: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15278: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15280: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15282: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15284: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15286: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15288: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15290: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15292: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15294: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15296: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15298: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15300: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15302: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15304: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15306: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15308: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15310: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15312: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15314: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15316: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15318: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15320: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15322: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15324: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15326: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15328: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15330: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15332: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15334: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15336: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15338: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15340: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15342: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15344: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15346: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15348: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15350: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15352: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15354: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15356: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15358: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15360: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15362: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15364: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15366: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15368: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15370: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15372: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15374: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15376: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15378: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15380: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15382: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15384: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15386: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15388: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15390: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15392: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15394: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15396: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15398: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15400: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15402: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15404: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15406: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15408: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15410: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15412: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15414: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15416: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15418: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15420: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15422: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15424: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15426: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15428: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15430: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15432: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15434: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15436: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15438: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15440: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15442: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15444: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15446: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15448: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15450: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15452: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15454: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15456: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15458: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15460: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15462: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15464: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15466: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15468: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15470: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15472: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15474: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15476: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15478: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15480: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15482: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15484: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15486: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15488: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15490: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15492: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15494: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15496: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15498: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15500: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15502: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15504: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15506: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15508: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15510: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15512: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15514: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15516: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15518: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15520: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15522: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15524: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15526: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15528: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15530: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15532: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15534: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15536: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15538: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15540: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15542: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15544: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15546: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15548: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15550: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15552: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15554: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15556: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15558: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15560: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15562: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15564: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15566: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15568: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15570: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15572: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15574: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15576: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15578: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15580: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15582: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15584: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15586: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15588: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15590: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15592: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15594: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15596: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15598: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15600: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15602: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15604: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15606: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15608: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15610: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15612: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15614: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15616: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15618: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15620: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15622: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15624: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15626: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15628: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15630: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15632: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15634: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15636: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15638: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15640: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15642: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15644: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15646: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15648: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15650: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15652: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15654: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15656: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15658: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15660: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15662: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15664: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15666: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15668: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15670: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15672: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15674: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15676: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15678: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15680: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15682: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15684: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15686: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15688: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15690: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15692: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:15694: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16206: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16208: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_5270_p2' generates 1 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16210: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16212: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_5293_p2' generates 1 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16214: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16216: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_5316_p2' generates 1 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16218: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16220: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_5339_p2' generates 1 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16222: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:16,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16224: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_5362_p2' generates 1 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16226: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_4301_p2' generates 1 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16228: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16230: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_5385_p2' generates 1 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16232: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16234: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_5408_p2' generates 1 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16236: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16238: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_5431_p2' generates 1 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16240: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16242: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_5454_p2' generates 1 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16244: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16246: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_5477_p2' generates 1 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16248: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_4324_p2' generates 1 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16250: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_5500_p2' generates 1 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16252: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_39_q0' generates 7 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16254: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_63_fu_5519_p2' generates 1 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16256: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_38_q0' generates 7 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16258: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_64_fu_5538_p2' generates 1 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16260: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_37_q0' generates 7 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16262: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_65_fu_5557_p2' generates 1 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16264: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_36_q0' generates 7 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16266: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_66_fu_5576_p2' generates 1 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16268: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_35_q0' generates 7 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16270: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_32_q0' generates 4 bits.
[2021-01-30 13:24:16,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16272: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_67_fu_5595_p2' generates 1 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16274: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_34_q0' generates 7 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16276: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_68_fu_5614_p2' generates 1 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16278: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_33_q0' generates 7 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16280: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_69_fu_5633_p2' generates 1 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16282: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_31_q0' generates 7 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16284: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_70_fu_5652_p2' generates 1 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16286: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_30_q0' generates 7 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16288: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_71_fu_5671_p2' generates 1 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16290: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_29_q0' generates 7 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16292: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_4343_p2' generates 1 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16294: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_72_fu_5690_p2' generates 1 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16296: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_28_q0' generates 7 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16298: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_73_fu_5709_p2' generates 1 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16300: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_27_q0' generates 7 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16302: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_74_fu_5728_p2' generates 1 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16304: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_26_q0' generates 7 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16306: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_75_fu_5747_p2' generates 1 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16308: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_25_q0' generates 7 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16310: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_76_fu_5766_p2' generates 1 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16312: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_24_q0' generates 7 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16314: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_21_q0' generates 4 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16316: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_77_fu_5785_p2' generates 1 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16318: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_23_q0' generates 7 bits.
[2021-01-30 13:24:16,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16320: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_78_fu_5804_p2' generates 1 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16322: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_22_q0' generates 7 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16324: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_79_fu_5823_p2' generates 1 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16326: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_20_q0' generates 7 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16328: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_80_fu_5842_p2' generates 1 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16330: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_19_q0' generates 7 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16332: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_81_fu_5861_p2' generates 1 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16334: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_18_q0' generates 7 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16336: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_4362_p2' generates 1 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16338: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_82_fu_5880_p2' generates 1 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16340: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_17_q0' generates 7 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16342: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_83_fu_5899_p2' generates 1 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16344: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_16_q0' generates 7 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16346: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_84_fu_5918_p2' generates 1 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16348: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_15_q0' generates 7 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16350: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_85_fu_5937_p2' generates 1 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16352: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_14_q0' generates 7 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16354: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_86_fu_5956_p2' generates 1 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16356: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_13_q0' generates 7 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16358: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_10_q0' generates 4 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16360: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_87_fu_5975_p2' generates 1 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16362: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_12_q0' generates 7 bits.
[2021-01-30 13:24:16,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16364: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_88_fu_5994_p2' generates 1 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16366: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_11_q0' generates 7 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16368: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_89_fu_6013_p2' generates 1 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16370: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_9_q0' generates 7 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16372: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_90_fu_6032_p2' generates 1 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16374: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_8_q0' generates 7 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16376: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_91_fu_6051_p2' generates 1 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16378: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_7_q0' generates 7 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16380: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_4381_p2' generates 1 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16382: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_92_fu_6070_p2' generates 1 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16384: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6_q0' generates 7 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16386: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_93_fu_6089_p2' generates 1 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16388: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5_q0' generates 7 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16390: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_94_fu_6108_p2' generates 1 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16392: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16394: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_95_fu_6131_p2' generates 1 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16396: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16398: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_96_fu_6154_p2' generates 1 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16400: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16402: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_252_q0' generates 4 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16404: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_97_fu_6177_p2' generates 1 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16406: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16408: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_98_fu_6200_p2' generates 1 bits.
[2021-01-30 13:24:16,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16410: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16412: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_99_fu_6223_p2' generates 1 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16414: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16416: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_100_fu_6246_p2' generates 1 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16418: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16420: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_101_fu_6269_p2' generates 1 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16422: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16424: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_4400_p2' generates 1 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16426: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_254_q0' generates 1 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16428: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_102_fu_6292_p2' generates 1 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16430: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16432: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_103_fu_6315_p2' generates 1 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16434: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16436: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_104_fu_6338_p2' generates 1 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16438: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16440: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_105_fu_6361_p2' generates 1 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16442: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16444: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_106_fu_6384_p2' generates 1 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16446: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16448: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16450: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_107_fu_6407_p2' generates 1 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16452: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16454: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_108_fu_6430_p2' generates 1 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16456: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16458: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_109_fu_6453_p2' generates 1 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16460: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16462: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_110_fu_6476_p2' generates 1 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16464: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16466: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_111_fu_6499_p2' generates 1 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16468: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16470: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_4423_p2' generates 1 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16472: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_112_fu_6522_p2' generates 1 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16474: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16476: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_113_fu_6545_p2' generates 1 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16478: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16480: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_114_fu_6568_p2' generates 1 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16482: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16484: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_115_fu_6591_p2' generates 1 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16486: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16488: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_116_fu_6614_p2' generates 1 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16490: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16492: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16494: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_117_fu_6637_p2' generates 1 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16496: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16498: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_118_fu_6660_p2' generates 1 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16500: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16502: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_119_fu_6683_p2' generates 1 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16504: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16506: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_120_fu_6706_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16508: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16510: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_121_fu_6729_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16512: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16514: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_4446_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16516: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_122_fu_6752_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16518: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16520: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_123_fu_6775_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16522: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16524: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_124_fu_6798_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16526: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16528: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_125_fu_6821_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16530: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_126_fu_6844_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16532: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_127_fu_6859_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16534: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_128_fu_6874_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16536: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16538: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_129_fu_6889_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16540: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_130_fu_6904_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16542: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_131_fu_6919_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16544: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_132_fu_6934_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16546: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_133_fu_6949_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16548: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_134_fu_6964_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16550: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_135_fu_6979_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16552: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_136_fu_6994_p2' generates 1 bits.
[2021-01-30 13:24:16,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16554: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_137_fu_7009_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16556: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_138_fu_7024_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16558: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_4469_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16560: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_139_fu_7039_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16562: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_140_fu_7054_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16564: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_141_fu_7069_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16566: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_142_fu_7084_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16568: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_143_fu_7099_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16570: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_144_fu_7114_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16572: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_145_fu_7129_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16574: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_146_fu_7144_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16576: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_147_fu_7159_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16578: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_148_fu_7174_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16580: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_4492_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16582: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_149_fu_7189_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16584: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_150_fu_7204_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16586: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_151_fu_7219_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16588: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_152_fu_7234_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16590: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_153_fu_7249_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16592: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_154_fu_7264_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16594: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_155_fu_7279_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16596: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_156_fu_7294_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16598: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_157_fu_7309_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16600: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_158_fu_7324_p2' generates 1 bits.
[2021-01-30 13:24:16,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16602: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_197_q0' generates 5 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16604: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_159_fu_7339_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16606: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_160_fu_7354_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16608: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_161_fu_7369_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16610: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_162_fu_7384_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16612: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_163_fu_7399_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16614: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_164_fu_7414_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16616: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_165_fu_7429_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16618: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_166_fu_7444_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16620: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_167_fu_7459_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16622: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_168_fu_7474_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16624: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_4511_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16626: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_169_fu_7489_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16628: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_170_fu_7504_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16630: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_171_fu_7519_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16632: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_172_fu_7534_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16634: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_173_fu_7549_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16636: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_174_fu_7564_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16638: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_175_fu_7579_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16640: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_176_fu_7594_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16642: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_177_fu_7609_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16644: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_178_fu_7624_p2' generates 1 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16646: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_186_q0' generates 5 bits.
[2021-01-30 13:24:16,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16648: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_253_q0' generates 2 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16650: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_179_fu_7639_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16652: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_180_fu_7654_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16654: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_181_fu_7669_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16656: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_182_fu_7684_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16658: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_183_fu_7699_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16660: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_184_fu_7714_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16662: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_185_fu_7729_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16664: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_186_fu_7744_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16666: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_187_fu_7759_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16668: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_188_fu_7774_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16670: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_4530_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16672: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_189_fu_7789_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16674: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_190_fu_7804_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16676: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_191_fu_7819_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16678: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_192_fu_7838_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16680: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_193_fu_7857_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16682: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_194_fu_7876_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16684: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_195_fu_7895_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16686: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_196_fu_7914_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16688: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_197_fu_7933_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16690: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_198_fu_7952_p2' generates 1 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16692: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_175_q0' generates 5 bits.
[2021-01-30 13:24:16,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16694: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_199_fu_7971_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16696: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_200_fu_7990_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16698: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_201_fu_8009_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16700: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_202_fu_8028_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16702: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_203_fu_8047_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16704: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_204_fu_8066_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16706: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_205_fu_8085_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16708: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_206_fu_8104_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16710: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_207_fu_8123_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16712: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_208_fu_8142_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16714: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_4549_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16716: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_209_fu_8161_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16718: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_210_fu_8180_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16720: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_211_fu_8199_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16722: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_212_fu_8218_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16724: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_213_fu_8237_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16726: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_214_fu_8256_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16728: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_215_fu_8275_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16730: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_216_fu_8294_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16732: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_217_fu_8313_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16734: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_218_fu_8332_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16736: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_164_q0' generates 5 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16738: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_219_fu_8351_p2' generates 1 bits.
[2021-01-30 13:24:16,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16740: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_220_fu_8370_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16742: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_221_fu_8389_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16744: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_222_fu_8408_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16746: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_223_fu_8427_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16748: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_224_fu_8446_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16750: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_225_fu_8465_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16752: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_226_fu_8484_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16754: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_227_fu_8503_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16756: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_228_fu_8522_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16758: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_4568_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16760: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_229_fu_8541_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16762: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_230_fu_8560_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16764: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_231_fu_8579_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16766: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_232_fu_8598_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16768: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_233_fu_8617_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16770: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_234_fu_8636_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16772: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_235_fu_8655_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16774: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_236_fu_8674_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16776: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_237_fu_8693_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16778: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_238_fu_8712_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16780: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_153_q0' generates 5 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16782: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_239_fu_8731_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16784: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_240_fu_8750_p2' generates 1 bits.
[2021-01-30 13:24:17,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16786: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_241_fu_8769_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16788: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_242_fu_8788_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16790: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_243_fu_8807_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16792: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_244_fu_8826_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16794: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_245_fu_8845_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16796: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_246_fu_8864_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16798: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_247_fu_8883_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16800: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_248_fu_8902_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16802: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_4587_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16804: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_249_fu_8921_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16806: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_250_fu_8940_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16808: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_251_fu_8959_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16810: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_252_fu_8978_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16812: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_253_fu_8997_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16814: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_141_q0' generates 5 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16816: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_4606_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16818: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_130_q0' generates 5 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16820: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_10677_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16822: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_4625_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16824: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_119_q0' generates 5 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16826: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_4644_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16828: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16830: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_4667_p2' generates 1 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16832: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 13:24:17,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16834: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_4690_p2' generates 1 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16836: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16838: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_4713_p2' generates 1 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16840: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16842: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_10686_p2' generates 1 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16844: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_4736_p2' generates 1 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16846: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16848: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_4759_p2' generates 1 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16850: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16852: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_4782_p2' generates 1 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16854: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16856: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_4805_p2' generates 1 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16858: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_4828_p2' generates 1 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16860: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_74_q0' generates 6 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16862: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_4847_p2' generates 1 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16864: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_76_q0' generates 3 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16866: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_73_q0' generates 6 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16868: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_4866_p2' generates 1 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16870: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_72_q0' generates 6 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16872: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_4885_p2' generates 1 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16874: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_71_q0' generates 6 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16876: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_4904_p2' generates 1 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16878: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_70_q0' generates 6 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16880: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_4923_p2' generates 1 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16882: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_69_q0' generates 6 bits.
[2021-01-30 13:24:17,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16884: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_4942_p2' generates 1 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16886: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_4259_p2' generates 1 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16888: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_68_q0' generates 6 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16890: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_4961_p2' generates 1 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16892: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_67_q0' generates 6 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16894: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_4980_p2' generates 1 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16896: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_66_q0' generates 6 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16898: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_4999_p2' generates 1 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16900: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_64_q0' generates 6 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16902: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_5018_p2' generates 1 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16904: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_63_q0' generates 6 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16906: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_5037_p2' generates 1 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16908: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_65_q0' generates 3 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16910: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_62_q0' generates 6 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16912: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_5056_p2' generates 1 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16914: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_61_q0' generates 6 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16916: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_5075_p2' generates 1 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16918: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_60_q0' generates 6 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16920: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_5094_p2' generates 1 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16922: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_59_q0' generates 6 bits.
[2021-01-30 13:24:17,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16924: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_5113_p2' generates 1 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16926: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_58_q0' generates 6 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16928: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_5132_p2' generates 1 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16930: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_4278_p2' generates 1 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16932: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16934: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_5155_p2' generates 1 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16936: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16938: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_5178_p2' generates 1 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16940: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16942: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_5201_p2' generates 1 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16944: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16946: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_5224_p2' generates 1 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16948: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16950: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_5247_p2' generates 1 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16952: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 3 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16954: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_reg_3906' generates 32 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16956: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_104_fu_9712_p2' generates 2 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16958: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_105_reg_13190' generates 3 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16960: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_106_fu_10986_p2' generates 4 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16962: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_107_fu_10996_p2' generates 5 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16964: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_108_fu_9728_p2' generates 2 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16966: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_109_fu_9738_p2' generates 2 bits.
[2021-01-30 13:24:17,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16968: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_110_reg_13195' generates 3 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16970: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_111_fu_9754_p2' generates 2 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16972: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_112_fu_9764_p2' generates 2 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16974: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_113_reg_13200' generates 3 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16976: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_13070' generates 3 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16978: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_114_fu_11012_p2' generates 4 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16980: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_115_fu_9780_p2' generates 2 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16982: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_116_fu_9790_p2' generates 2 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16984: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_117_reg_13205' generates 3 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16986: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_118_fu_9806_p2' generates 2 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16988: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_119_fu_9816_p2' generates 2 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16990: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_120_reg_13210' generates 3 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16992: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_121_fu_11028_p2' generates 4 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16994: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_122_fu_11038_p2' generates 5 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16996: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_123_fu_11048_p2' generates 6 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:16998: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_10726_p2' generates 4 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17000: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_124_reg_13390' generates 7 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17002: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_126_fu_9832_p2' generates 2 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17004: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_127_fu_9842_p2' generates 2 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17006: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_128_reg_13215' generates 3 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17008: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_129_fu_9858_p2' generates 2 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17010: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_130_fu_9868_p2' generates 2 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17012: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_131_reg_13220' generates 3 bits.
[2021-01-30 13:24:17,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17014: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_132_fu_11070_p2' generates 4 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17016: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_133_fu_9884_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17018: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_134_fu_9894_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17020: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_9104_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17022: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_135_reg_13225' generates 3 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17024: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_136_fu_9910_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17026: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_137_fu_9920_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17028: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_138_reg_13230' generates 3 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17030: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_139_fu_11086_p2' generates 4 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17032: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_140_fu_11096_p2' generates 5 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17034: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_141_fu_9936_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17036: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_142_fu_9946_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17038: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_143_reg_13235' generates 3 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17040: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_144_fu_9962_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17042: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_9114_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17044: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_145_fu_9972_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17046: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_146_reg_13240' generates 3 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17048: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_147_fu_11112_p2' generates 4 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17050: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_148_fu_9988_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17052: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_149_fu_9998_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17054: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_150_reg_13245' generates 3 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17056: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_151_fu_10014_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17058: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_152_fu_10024_p2' generates 2 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17060: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_153_reg_13250' generates 3 bits.
[2021-01-30 13:24:17,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17062: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_154_fu_11128_p2' generates 4 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17064: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_reg_13075' generates 3 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17066: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_155_fu_11138_p2' generates 5 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17068: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_156_fu_11148_p2' generates 6 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17070: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_157_fu_10040_p2' generates 2 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17072: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_158_fu_10050_p2' generates 2 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17074: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_159_reg_13255' generates 3 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17076: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_160_fu_10066_p2' generates 2 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17078: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_161_fu_10076_p2' generates 2 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17080: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_162_reg_13260' generates 3 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17082: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_163_fu_11164_p2' generates 4 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17084: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_164_fu_10092_p2' generates 2 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17086: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_9130_p2' generates 2 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17088: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_165_fu_10102_p2' generates 2 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17090: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_166_reg_13265' generates 3 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17092: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_167_fu_10118_p2' generates 2 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17094: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_168_fu_10128_p2' generates 2 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17096: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_169_reg_13270' generates 3 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17098: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_170_fu_11180_p2' generates 4 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17100: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_171_fu_11190_p2' generates 5 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17102: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_172_fu_10144_p2' generates 2 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17104: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_173_fu_10154_p2' generates 2 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17106: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_174_reg_13275' generates 3 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17108: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_9140_p2' generates 2 bits.
[2021-01-30 13:24:17,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17110: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_175_fu_10170_p2' generates 2 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17112: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_176_fu_10180_p2' generates 2 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17114: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_177_reg_13280' generates 3 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17116: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_178_fu_11206_p2' generates 4 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17118: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_179_fu_10196_p2' generates 2 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17120: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_180_fu_10206_p2' generates 2 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17122: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_181_reg_13285' generates 3 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17124: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_182_fu_10222_p2' generates 2 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17126: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_183_fu_10232_p2' generates 2 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17128: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_184_reg_13290' generates 3 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17130: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_reg_13080' generates 3 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17132: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_185_fu_11222_p2' generates 4 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17134: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_186_fu_11232_p2' generates 5 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17136: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_187_fu_11242_p2' generates 6 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17138: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_188_reg_13395' generates 7 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17140: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_189_fu_10248_p2' generates 2 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17142: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_190_fu_10258_p2' generates 2 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17144: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_191_reg_13295' generates 3 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17146: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_192_fu_10274_p2' generates 2 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17148: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_193_fu_10284_p2' generates 2 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17150: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_194_reg_13300' generates 3 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17152: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_10748_p2' generates 4 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17154: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_195_fu_11264_p2' generates 4 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17156: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_196_fu_10300_p2' generates 2 bits.
[2021-01-30 13:24:17,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17158: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_197_fu_10310_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17160: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_198_reg_13305' generates 3 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17162: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_199_fu_10326_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17164: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_200_fu_10336_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17166: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_201_reg_13310' generates 3 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17168: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_202_fu_11280_p2' generates 4 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17170: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_203_fu_11290_p2' generates 5 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17172: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_204_fu_10352_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17174: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_9156_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17176: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_fu_10695_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17178: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_205_fu_10362_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17180: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_206_reg_13315' generates 3 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17182: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_207_fu_10378_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17184: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_208_fu_10388_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17186: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_209_reg_13320' generates 3 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17188: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_210_fu_11306_p2' generates 4 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17190: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_211_fu_10404_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17192: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_212_fu_10414_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17194: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_213_reg_13325' generates 3 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17196: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_214_fu_10430_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17198: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_9166_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17200: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_215_fu_10440_p2' generates 2 bits.
[2021-01-30 13:24:17,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17202: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_216_reg_13330' generates 3 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17204: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_217_fu_11322_p2' generates 4 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17206: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_218_fu_11332_p2' generates 5 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17208: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_219_fu_11342_p2' generates 6 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17210: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_220_fu_10456_p2' generates 2 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17212: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_221_fu_10466_p2' generates 2 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17214: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_222_reg_13335' generates 3 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17216: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_223_fu_10482_p2' generates 2 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17218: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_224_fu_10492_p2' generates 2 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17220: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_reg_13085' generates 3 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17222: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_225_reg_13340' generates 3 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17224: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_226_fu_11358_p2' generates 4 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17226: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_227_fu_10508_p2' generates 2 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17228: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_228_fu_10518_p2' generates 2 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17230: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_229_reg_13345' generates 3 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17232: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_230_fu_10534_p2' generates 2 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17234: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_231_fu_10544_p2' generates 2 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17236: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_232_reg_13350' generates 3 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17238: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_233_fu_11374_p2' generates 4 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17240: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_234_fu_11384_p2' generates 5 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17242: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_9182_p2' generates 2 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17244: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_235_fu_10560_p2' generates 2 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17246: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_236_fu_10570_p2' generates 2 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17248: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_237_reg_13355' generates 3 bits.
[2021-01-30 13:24:17,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17250: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_238_fu_10586_p2' generates 2 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17252: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_239_fu_10596_p2' generates 2 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17254: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_240_reg_13360' generates 3 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17256: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_241_fu_11400_p2' generates 4 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17258: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_242_fu_10612_p2' generates 2 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17260: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_243_fu_10622_p2' generates 2 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17262: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_244_reg_13365' generates 3 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17264: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_9192_p2' generates 2 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17266: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_245_fu_10638_p2' generates 2 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17268: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_246_fu_10648_p2' generates 2 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17270: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_247_reg_13370' generates 3 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17272: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_248_fu_11416_p2' generates 4 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17274: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_249_fu_11426_p2' generates 5 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17276: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_250_fu_11436_p2' generates 6 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17278: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_251_reg_13400' generates 7 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17280: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_reg_13090' generates 3 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17282: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_10764_p2' generates 4 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17284: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_reg_13380' generates 5 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17286: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_9208_p2' generates 2 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17288: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_9218_p2' generates 2 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17290: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_reg_13095' generates 3 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17292: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_9026_p2' generates 2 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17294: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_9234_p2' generates 2 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17296: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_9244_p2' generates 2 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17298: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_reg_13100' generates 3 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17300: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_10786_p2' generates 4 bits.
[2021-01-30 13:24:17,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17302: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_9260_p2' generates 2 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17304: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_9270_p2' generates 2 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17306: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_reg_13105' generates 3 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17308: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_9286_p2' generates 2 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17310: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_9296_p2' generates 2 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17312: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_reg_13110' generates 3 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17314: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_9036_p2' generates 2 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17316: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_10802_p2' generates 4 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17318: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_10812_p2' generates 5 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17320: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_9312_p2' generates 2 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17322: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_9322_p2' generates 2 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17324: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_reg_13115' generates 3 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17326: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_9338_p2' generates 2 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17328: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_9348_p2' generates 2 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17330: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_reg_13120' generates 3 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17332: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_10828_p2' generates 4 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17334: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_9364_p2' generates 2 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17336: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_reg_13060' generates 3 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17338: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_9374_p2' generates 2 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17340: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_reg_13125' generates 3 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17342: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_9390_p2' generates 2 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17344: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_9400_p2' generates 2 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17346: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_reg_13130' generates 3 bits.
[2021-01-30 13:24:17,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17348: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_10844_p2' generates 4 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17350: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_10854_p2' generates 5 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17352: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_60_reg_13385' generates 6 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17354: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_9416_p2' generates 2 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17356: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_63_fu_9426_p2' generates 2 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17358: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_9052_p2' generates 2 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17360: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_64_reg_13135' generates 3 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17362: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_65_fu_9442_p2' generates 2 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17364: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_fu_9452_p2' generates 2 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17366: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_reg_13140' generates 3 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17368: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_68_fu_10876_p2' generates 4 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17370: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_69_fu_9468_p2' generates 2 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17372: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_70_fu_9478_p2' generates 2 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17374: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_71_reg_13145' generates 3 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17376: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_72_fu_9494_p2' generates 2 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17378: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_73_fu_9504_p2' generates 2 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17380: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_9062_p2' generates 2 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17382: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_74_reg_13150' generates 3 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17384: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_75_fu_10892_p2' generates 4 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17386: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_76_fu_10902_p2' generates 5 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17388: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_77_fu_9520_p2' generates 2 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17390: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_78_fu_9530_p2' generates 2 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17392: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_79_reg_13155' generates 3 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17394: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_80_fu_9546_p2' generates 2 bits.
[2021-01-30 13:24:17,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17396: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_81_fu_9556_p2' generates 2 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17398: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_82_reg_13160' generates 3 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17400: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_83_fu_10918_p2' generates 4 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17402: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_reg_13065' generates 3 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17404: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_84_fu_9572_p2' generates 2 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17406: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_85_fu_9582_p2' generates 2 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17408: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_86_reg_13165' generates 3 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17410: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_87_fu_9598_p2' generates 2 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17412: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_88_fu_9608_p2' generates 2 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17414: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_89_reg_13170' generates 3 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17416: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_90_fu_10934_p2' generates 4 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17418: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_91_fu_10944_p2' generates 5 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17420: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_92_fu_10954_p2' generates 6 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17422: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_93_fu_9624_p2' generates 2 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17424: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_9078_p2' generates 2 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17426: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_94_fu_9634_p2' generates 2 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17428: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_95_reg_13175' generates 3 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17430: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_96_fu_9650_p2' generates 2 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17432: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_97_fu_9660_p2' generates 2 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17434: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_98_reg_13180' generates 3 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17436: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_99_fu_10970_p2' generates 4 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17438: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_100_fu_9676_p2' generates 2 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17440: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_101_fu_9686_p2' generates 2 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17442: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_102_reg_13185' generates 3 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17444: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_103_fu_9702_p2' generates 2 bits.
[2021-01-30 13:24:17,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17446: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_9088_p2' generates 2 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17448: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_254_fu_9016_p2' generates 1 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:4905: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:4930: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'idx_0_0_reg_68' generates 3 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:100999: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:100439: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:98242: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:96388: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:96206: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:96151: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:76242: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:75989: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:75795: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:73152: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:69517: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:68041: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:59072: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:58423: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:53003: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:52582: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:50564: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:50007: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:34490: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:34242: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:34199: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:34078: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:33237: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:32878: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 13:24:17,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:29992: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:29685: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:28999: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:28626: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:27458: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:24592: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:20152: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:18196: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:18051: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:396: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 13:24:17,016] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17763: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,016] %Warning-COMBDLY: *** See the manual before disabling this,
[2021-01-30 13:24:17,016] %Warning-COMBDLY: else you may end up with different sim results.
[2021-01-30 13:24:17,016] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17764: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,016] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17765: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,016] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17766: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,016] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17767: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,016] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17772: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,016] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17773: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,016] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17774: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17775: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17776: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17779: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17780: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17781: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17782: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17783: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17789: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17790: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17791: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17792: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17793: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17796: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17797: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17798: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17799: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17800: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17803: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17804: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17805: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17806: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17807: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17810: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17811: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,017] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17812: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17813: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17814: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17823: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17824: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17825: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17826: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17827: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17830: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17831: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17832: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17835: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17836: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17841: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17842: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17843: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17844: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17845: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17848: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17849: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17850: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17851: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17852: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17855: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17856: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17857: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,018] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17858: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,019] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17859: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,019] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17862: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,019] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17863: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,019] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17864: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,019] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17865: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,019] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17866: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,019] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17872: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,019] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17873: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,019] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17874: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,019] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17875: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:17,019] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_db1z4qol/finn_design_wrapper.v:17876: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 13:24:28,771] make: Entering directory '/workspace/Diplomski_rad/finn_modified_docker_output_dir/pyverilator_ipstitched_184vtks1'
[2021-01-30 13:24:28,772] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/pyverilator_ipstitched_184vtks1/pyverilator_wrapper.cpp
[2021-01-30 13:24:28,772] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-01-30 13:24:28,772] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-01-30 13:24:28,772] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper.cpp > Vfinn_design_wrapper__ALLcls.cpp
[2021-01-30 13:24:28,772] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLcls.cpp
[2021-01-30 13:24:28,772] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper__Trace.cpp Vfinn_design_wrapper__Syms.cpp Vfinn_design_wrapper__Trace__Slow.cpp > Vfinn_design_wrapper__ALLsup.cpp
[2021-01-30 13:24:28,772] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLsup.o Vfinn_design_wrapper__ALLsup.cpp
[2021-01-30 13:24:28,772]       Archiving Vfinn_design_wrapper__ALL.a ...
[2021-01-30 13:24:28,772] ar r Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLsup.o
[2021-01-30 13:24:28,772] ranlib Vfinn_design_wrapper__ALL.a
[2021-01-30 13:24:28,772] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a    -o Vfinn_design_wrapper -lm -lstdc++  2>&1 | c++filt
[2021-01-30 13:24:28,772] make: Leaving directory '/workspace/Diplomski_rad/finn_modified_docker_output_dir/pyverilator_ipstitched_184vtks1'
[2021-01-30 13:24:28,772] ar: creating Vfinn_design_wrapper__ALL.a
[2021-01-30 15:22:26,275] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_0
[2021-01-30 15:22:26,275]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,276] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_1
[2021-01-30 15:22:26,276]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,276] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_0
[2021-01-30 15:22:26,276]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,277] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_1
[2021-01-30 15:22:26,278]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,278] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_0
[2021-01-30 15:22:26,278]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,278] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_0
[2021-01-30 15:22:26,278]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,278] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_2
[2021-01-30 15:22:26,278]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,279] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_2
[2021-01-30 15:22:26,279]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,279] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_1
[2021-01-30 15:22:26,279]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,280] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_2
[2021-01-30 15:22:26,280]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,280] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_1
[2021-01-30 15:22:26,280]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,281] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_3
[2021-01-30 15:22:26,281]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,281] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_3
[2021-01-30 15:22:26,281]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,281] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_4
[2021-01-30 15:22:26,281]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,281] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_4
[2021-01-30 15:22:26,281]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,282] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_5
[2021-01-30 15:22:26,282]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,283] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_3
[2021-01-30 15:22:26,283]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,283] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_6
[2021-01-30 15:22:26,283]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,284] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for LabelSelect_Batch_0
[2021-01-30 15:22:26,284]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,284] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_5
[2021-01-30 15:22:26,284]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,284] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_2
[2021-01-30 15:22:26,284]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:22:26,324] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_5
[2021-01-30 15:22:26,324] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for LabelSelect_Batch_0
[2021-01-30 15:22:26,324] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_2
[2021-01-30 15:22:26,325]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,325]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,324] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_3
[2021-01-30 15:22:26,325]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,325]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,325] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_6
[2021-01-30 15:22:26,325]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,326] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_5
[2021-01-30 15:22:26,326]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,326] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_4
[2021-01-30 15:22:26,326] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_4
[2021-01-30 15:22:26,326]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,326]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,327] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_3
[2021-01-30 15:22:26,327]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,327] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_1
[2021-01-30 15:22:26,327]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,327] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_2
[2021-01-30 15:22:26,327]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,327] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_3
[2021-01-30 15:22:26,327]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,328] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_1
[2021-01-30 15:22:26,328]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,328] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_2
[2021-01-30 15:22:26,328]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,328] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_2
[2021-01-30 15:22:26,328]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,329] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_0
[2021-01-30 15:22:26,329]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,329] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_0
[2021-01-30 15:22:26,329]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,329] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_1
[2021-01-30 15:22:26,329]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,330] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_0
[2021-01-30 15:22:26,330]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,330] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_1
[2021-01-30 15:22:26,330]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:26,331] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_0
[2021-01-30 15:22:26,331]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:22:46,129] Running step: step_create_stitched_ip [10/15]
[2021-01-30 15:23:13,529] Vivado stitched IP written into output_ipstitch_ooc_rtlsim/stitched_ip
[2021-01-30 15:23:13,538] Running step: step_measure_rtlsim_performance [11/15]
[2021-01-30 15:23:13,544] Running step: step_make_pynq_driver [12/15]
[2021-01-30 15:23:13,550] Running step: step_out_of_context_synthesis [13/15]
[2021-01-30 15:23:13,557] Running step: step_synthesize_bitfile [14/15]
[2021-01-30 15:23:13,562] Running step: step_deployment_package [15/15]
[2021-01-30 15:23:16,941] Running step: step_tidy_up [1/15]
[2021-01-30 15:23:17,517] Running step: step_streamline [2/15]
[2021-01-30 15:24:56,848] Running step: step_convert_to_hls [3/15]
[2021-01-30 15:24:56,887] /workspace/finn/src/finn/custom_op/fpgadataflow/streamingfclayer_batch.py:577: UserWarning: Clipping some thresholds in
[2021-01-30 15:24:56,888]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2021-01-30 15:25:05,417] /workspace/finn/src/finn/transformation/fpgadataflow/convert_to_hls_layers.py:64: UserWarning: Input is not int. Can't infer ConvInpGen
[2021-01-30 15:25:05,417]   warnings.warn("Input is not int. Can't infer ConvInpGen")
[2021-01-30 15:25:11,109] Running step: step_create_dataflow_partition [4/15]
[2021-01-30 15:25:11,153] Running step: step_target_fps_parallelization [5/15]
[2021-01-30 15:25:11,160] Running step: step_apply_folding_config [6/15]
[2021-01-30 15:25:11,174] /workspace/finn-base/src/finn/transformation/general.py:331: UserWarning:
[2021-01-30 15:25:11,174] No HW configuration for nodes: Thresholding_Batch_1, Thresholding_Batch_2
[2021-01-30 15:25:11,174]   "\nNo HW configuration for nodes: " + ", ".join(missing_configurations)
[2021-01-30 15:25:11,174] /workspace/finn-base/src/finn/transformation/general.py:336: UserWarning:
[2021-01-30 15:25:11,175] Unused HW configurations: ConvolutionInputGenerator_4, ConvolutionInputGenerator_5, StreamingFCLayer_Batch_7, StreamingFCLayer_Batch_8
[2021-01-30 15:25:11,175]   warnings.warn("\nUnused HW configurations: " + ", ".join(unused_configs))
[2021-01-30 15:25:11,188] Running step: step_generate_estimate_reports [7/15]
[2021-01-30 15:25:11,194] Running step: step_hls_ipgen [8/15]
[2021-01-30 15:31:37,321] Running step: step_set_fifo_depths [9/15]
[2021-01-30 15:31:37,480] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_0
[2021-01-30 15:31:37,480]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,480] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_1
[2021-01-30 15:31:37,480]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,481] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_0
[2021-01-30 15:31:37,481]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,484] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_0
[2021-01-30 15:31:37,484]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,484] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_1
[2021-01-30 15:31:37,484]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,491] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_2
[2021-01-30 15:31:37,491]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,494] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_1
[2021-01-30 15:31:37,494]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,494] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_2
[2021-01-30 15:31:37,494]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,494] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_3
[2021-01-30 15:31:37,494]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,501] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_4
[2021-01-30 15:31:37,502]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,502] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_3
[2021-01-30 15:31:37,502]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,505] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_5
[2021-01-30 15:31:37,505]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,506] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_6
[2021-01-30 15:31:37,506]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,507] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_2
[2021-01-30 15:31:37,507]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,507] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for LabelSelect_Batch_0
[2021-01-30 15:31:37,507]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 15:31:37,554] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for LabelSelect_Batch_0
[2021-01-30 15:31:37,554]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:31:37,554] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_2
[2021-01-30 15:31:37,555]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:31:37,555] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_6
[2021-01-30 15:31:37,555]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:31:37,556] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_5
[2021-01-30 15:31:37,556]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:32:02,052] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_3
[2021-01-30 15:32:02,052]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:32:02,053] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_4
[2021-01-30 15:32:02,053]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:32:27,266] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_3
[2021-01-30 15:32:27,266]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:32:27,268] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_2
[2021-01-30 15:32:27,268]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:32:27,269] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_1
[2021-01-30 15:32:27,269]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:32:50,164] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_2
[2021-01-30 15:32:50,164]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:33:28,634] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_1
[2021-01-30 15:33:28,634]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:33:28,635] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_0
[2021-01-30 15:33:28,635]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:33:51,262] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_0
[2021-01-30 15:33:51,263]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:33:51,263] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_1
[2021-01-30 15:33:51,264] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_0
[2021-01-30 15:33:51,264]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:33:51,264]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 15:34:55,953] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:369: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: Use "/* verilator lint_off STMTDLY */" and lint_on around source to disable this message.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:370: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:949: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:950: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:1392: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:1393: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:1394: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2940: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2941: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:3167: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:3168: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:4493: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:4494: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:4495: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:5857: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:5858: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:5859: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:5860: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:5861: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,954] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:10259: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:10260: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:10261: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:10262: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:10263: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19294: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19295: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19296: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19297: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:24134: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:24135: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:26324: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:26325: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:26326: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:26327: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:26328: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:26329: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29878: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29879: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29880: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:33067: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:33068: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:33657: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:33658: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,955] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:34464: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:34465: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:34869: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:34870: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:36652: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:36653: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:36654: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37917: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37918: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:39225: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:39226: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:39876: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:39877: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:39878: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:41078: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:41079: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:41080: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:41081: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:43683: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:43684: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:43685: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:49334: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:49335: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:50281: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,956] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:50282: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:52776: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:52777: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:53435: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:54108: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:54109: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57176: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57177: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57178: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57179: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:58771: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:58772: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:58773: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:60681: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:60682: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:61635: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:61636: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:61637: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:64769: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:64770: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:64771: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:66709: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:66710: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:67966: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:67967: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:67968: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:68399: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,957] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:68400: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:68791: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:68792: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:73826: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:73827: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:73828: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:73829: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:73830: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:83742: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:83743: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:83744: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:83745: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:83746: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:83747: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87807: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87808: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87809: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:91827: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:91828: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:92334: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:92335: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:97670: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:97671: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-STMTDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:97672: Unsupported: Ignoring delay on this delayed statement.
[2021-01-30 15:34:55,958] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8590: Cell has missing pin: config_rack
[2021-01-30 15:34:55,958] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21185: Cell has missing pin: awready
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21185: Cell has missing pin: wready
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21185: Cell has missing pin: bvalid
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21185: Cell has missing pin: bresp
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21185: Cell has missing pin: arready
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21185: Cell has missing pin: rvalid
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21185: Cell has missing pin: rresp
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21185: Cell has missing pin: rdata
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21254: Cell has missing pin: awready
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21254: Cell has missing pin: wready
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21254: Cell has missing pin: bvalid
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21254: Cell has missing pin: bresp
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21254: Cell has missing pin: arready
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21254: Cell has missing pin: rvalid
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21254: Cell has missing pin: rresp
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21254: Cell has missing pin: rdata
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21323: Cell has missing pin: awready
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21323: Cell has missing pin: wready
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21323: Cell has missing pin: bvalid
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21323: Cell has missing pin: bresp
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21323: Cell has missing pin: arready
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21323: Cell has missing pin: rvalid
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21323: Cell has missing pin: rresp
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21323: Cell has missing pin: rdata
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21392: Cell has missing pin: awready
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21392: Cell has missing pin: wready
[2021-01-30 15:34:55,959] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21392: Cell has missing pin: bvalid
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21392: Cell has missing pin: bresp
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21392: Cell has missing pin: arready
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21392: Cell has missing pin: rvalid
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21392: Cell has missing pin: rresp
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21392: Cell has missing pin: rdata
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21461: Cell has missing pin: awready
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21461: Cell has missing pin: wready
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21461: Cell has missing pin: bvalid
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21461: Cell has missing pin: bresp
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21461: Cell has missing pin: arready
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21461: Cell has missing pin: rvalid
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21461: Cell has missing pin: rresp
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21461: Cell has missing pin: rdata
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21530: Cell has missing pin: awready
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21530: Cell has missing pin: wready
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21530: Cell has missing pin: bvalid
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21530: Cell has missing pin: bresp
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21530: Cell has missing pin: arready
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21530: Cell has missing pin: rvalid
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21530: Cell has missing pin: rresp
[2021-01-30 15:34:55,960] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21530: Cell has missing pin: rdata
[2021-01-30 15:34:55,961] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21599: Cell has missing pin: awready
[2021-01-30 15:34:55,961] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21599: Cell has missing pin: wready
[2021-01-30 15:34:55,961] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21599: Cell has missing pin: bvalid
[2021-01-30 15:34:55,961] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21599: Cell has missing pin: bresp
[2021-01-30 15:34:55,961] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21599: Cell has missing pin: arready
[2021-01-30 15:34:55,961] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21599: Cell has missing pin: rvalid
[2021-01-30 15:34:55,961] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21599: Cell has missing pin: rresp
[2021-01-30 15:34:55,961] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21599: Cell has missing pin: rdata
[2021-01-30 15:34:55,961] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21978: Cell has missing pin: count
[2021-01-30 15:34:55,962] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21987: Cell has missing pin: count
[2021-01-30 15:34:55,962] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:21996: Cell has missing pin: count
[2021-01-30 15:34:55,962] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22005: Cell has missing pin: count
[2021-01-30 15:34:55,962] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22014: Cell has missing pin: count
[2021-01-30 15:34:55,962] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22023: Cell has missing pin: count
[2021-01-30 15:34:55,962] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22032: Cell has missing pin: count
[2021-01-30 15:34:55,962] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22041: Cell has missing pin: count
[2021-01-30 15:34:55,962] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22050: Cell has missing pin: count
[2021-01-30 15:34:55,962] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22059: Cell has missing pin: count
[2021-01-30 15:34:55,962] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22068: Cell has missing pin: count
[2021-01-30 15:34:55,963] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22077: Cell has missing pin: count
[2021-01-30 15:34:55,963] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22086: Cell has missing pin: count
[2021-01-30 15:34:55,963] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22095: Cell has missing pin: count
[2021-01-30 15:34:55,963] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22104: Cell has missing pin: count
[2021-01-30 15:34:55,963] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22113: Cell has missing pin: count
[2021-01-30 15:34:55,963] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22122: Cell has missing pin: count
[2021-01-30 15:34:55,963] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22131: Cell has missing pin: count
[2021-01-30 15:34:55,963] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22140: Cell has missing pin: count
[2021-01-30 15:34:55,963] %Warning-PINMISSING: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:22149: Cell has missing pin: count
[2021-01-30 15:34:55,963] %Warning-IMPLICIT: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:56722: Signal definition not found, creating implicitly: config_ce_r
[2021-01-30 15:34:55,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87285: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
[2021-01-30 15:34:55,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87291: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 1 bits.
[2021-01-30 15:34:55,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87285: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 128 bits.
[2021-01-30 15:34:55,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87291: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2021-01-30 15:34:55,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87285: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 48 bits.
[2021-01-30 15:34:55,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87279: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2021-01-30 15:34:55,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86158: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:55,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86515: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_2694_p1' generates 8 bits.
[2021-01-30 15:34:55,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86517: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_2721_p1' generates 8 bits.
[2021-01-30 15:34:55,964] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86519: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_9_fu_2748_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86521: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_11_fu_2775_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86523: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_13_fu_2798_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86525: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_15_fu_2825_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86527: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_2640_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86529: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_2667_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86531: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_2694_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86533: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_2721_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86535: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_2667_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86537: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_9_fu_2748_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86539: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_11_fu_2775_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86541: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_13_fu_2798_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86543: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_15_fu_2825_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86545: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_2640_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86547: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_2667_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86549: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_2694_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86551: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_2721_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86553: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_9_fu_2748_p1' generates 8 bits.
[2021-01-30 15:34:55,965] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86555: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_11_fu_2775_p1' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86557: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_2694_p1' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86559: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_13_fu_2798_p1' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86561: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_15_fu_2825_p1' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86563: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_2721_p1' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86565: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_9_fu_2748_p1' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86567: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_11_fu_2775_p1' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86569: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_13_fu_2798_p1' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86571: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_15_fu_2825_p1' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86573: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_2640_p1' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86575: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_2667_p1' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86577: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_2640_p1' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86601: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_12_fu_2918_p2' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86603: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_14_fu_2940_p2' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86605: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_16_fu_2990_p2' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86607: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_17_fu_3003_p2' generates 8 bits.
[2021-01-30 15:34:55,966] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86609: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_18_fu_3016_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86611: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_19_fu_3029_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86613: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_20_fu_3042_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86615: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_22_fu_3064_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86617: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_24_fu_3114_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86619: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_25_fu_3127_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86621: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_2671_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86623: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_26_fu_3140_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86625: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_27_fu_3153_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86627: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_28_fu_3166_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86629: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_30_fu_3188_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86631: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_2698_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86633: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_2725_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86635: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_2752_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86637: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_2802_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86639: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_8_fu_2866_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86641: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_9_fu_2879_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86643: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_10_fu_2892_p2' generates 8 bits.
[2021-01-30 15:34:55,967] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86645: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_11_fu_2905_p2' generates 8 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86647: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_2644_p2' generates 8 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86649: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86651: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86653: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86655: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86657: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86659: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86661: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86663: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86665: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86667: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86669: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_21_reg_5570' generates 8 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86671: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_23_fu_3077_p2' generates 8 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86673: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86675: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86677: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,968] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86679: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86681: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_29_reg_5590' generates 8 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86683: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_31_fu_3201_p2' generates 8 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86685: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_2829_p2' generates 8 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86687: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86689: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86691: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86693: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86695: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86697: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86699: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86701: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86703: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_13_reg_5550' generates 8 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86705: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_15_fu_2953_p2' generates 8 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86707: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86709: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86711: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_5530' generates 8 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86715: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86717: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86719: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86721: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86723: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86725: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86727: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,969] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86729: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86731: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86733: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86735: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86737: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86739: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86741: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86743: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86745: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86747: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86749: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86751: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86753: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86755: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86757: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86759: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86761: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86763: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86765: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86767: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86769: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86771: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86773: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,970] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86775: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86777: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86779: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86781: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86783: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86785: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86787: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86789: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86791: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86793: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86795: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86797: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86799: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86801: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86803: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86805: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86807: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86809: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86811: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86813: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86815: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86817: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86819: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,971] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86821: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86823: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86825: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3238_p1' generates 64 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_3942_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86947: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_3951_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_3960_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86951: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_4649_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_4658_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86955: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_4052_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_4061_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_4070_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86961: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_4079_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_4088_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86965: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_4584_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_4097_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86969: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_4106_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_4115_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86973: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_4124_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_4133_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_4714_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86979: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_4723_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_4225_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86983: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_4234_p2' generates 1 bits.
[2021-01-30 15:34:55,972] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_4243_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_4593_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_4252_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86991: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_4261_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_4270_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86995: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_4279_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_4288_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:86999: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_4297_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_4306_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_4779_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_4788_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87007: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_4398_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87009: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_3879_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_4407_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87013: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_4416_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_4425_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87017: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_4434_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_4443_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87021: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_4452_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87023: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_4461_p2' generates 1 bits.
[2021-01-30 15:34:55,973] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_4470_p2' generates 1 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87027: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_4479_p2' generates 1 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87029: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_3888_p2' generates 1 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87031: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_3897_p2' generates 1 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87033: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_3906_p2' generates 1 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87035: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_3915_p2' generates 1 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87037: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_3924_p2' generates 1 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87039: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_3933_p2' generates 1 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87041: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_708' generates 32 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87043: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_4667_p2' generates 2 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87045: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_4151_p2' generates 2 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87047: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_4161_p2' generates 2 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87049: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_reg_6180' generates 3 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87051: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_4183_p2' generates 2 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87053: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_4193_p2' generates 2 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87055: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_4203_p2' generates 2 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87057: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_reg_6185' generates 3 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87059: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_4315_p2' generates 1 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87061: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_4732_p2' generates 2 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87063: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_4602_p2' generates 2 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87065: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_60_fu_4324_p2' generates 2 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87067: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_fu_4334_p2' generates 2 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87069: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_reg_6190' generates 3 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87071: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_65_fu_4356_p2' generates 2 bits.
[2021-01-30 15:34:55,974] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87073: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_fu_4366_p2' generates 2 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87075: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_fu_4376_p2' generates 2 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87077: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_69_reg_6195' generates 3 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87079: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_4488_p2' generates 1 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87081: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_71_fu_4797_p2' generates 2 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87083: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_73_fu_4497_p2' generates 2 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87085: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_3978_p2' generates 2 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87087: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_74_fu_4507_p2' generates 2 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87089: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_75_reg_6200' generates 3 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87091: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_78_fu_4529_p2' generates 2 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87093: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_79_fu_4539_p2' generates 2 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87095: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_80_fu_4549_p2' generates 2 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87097: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_82_reg_6205' generates 3 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87099: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3988_p2' generates 2 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87101: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_reg_6170' generates 3 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87103: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_4010_p2' generates 2 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87105: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_4020_p2' generates 2 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87107: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_4030_p2' generates 2 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87109: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_reg_6175' generates 3 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87111: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_4142_p2' generates 1 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87113: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_3969_p2' generates 1 bits.
[2021-01-30 15:34:55,975] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:63923: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:63962: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:63992: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_4824_p2' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:63994: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:63996: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_4851_p2' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:56657: Operator EQ expects 32 or 13 bits on the LHS, but LHS's VARREF 'strm0_addr' generates 12 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:56657: Operator EQ expects 32 or 14 bits on the LHS, but LHS's VARREF 'strm0_addr' generates 13 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48612: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48665: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48687: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_10741_p1' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48689: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_10714_p1' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48691: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_10741_p1' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48693: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_10714_p1' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48695: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_10741_p1' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48697: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_10714_p1' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48699: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_10741_p1' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48701: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_10714_p1' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48717: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_10774_p2' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48719: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_10816_p2' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48721: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_10858_p2' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48723: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_10718_p2' generates 8 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48725: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,976] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48727: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48729: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48731: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_10787_p2' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48733: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48735: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_fu_10829_p2' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48737: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48739: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_10871_p2' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48741: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:48743: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_10745_p2' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:41996: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:42091: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_1615_p2' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:42093: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_1642_p2' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:42095: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_1669_p2' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:42097: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_1696_p2' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:42099: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_1746_p2' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:42101: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_1588_p2' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:42103: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_1773_p2' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:42105: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:42107: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:42109: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:42111: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:42113: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_2492' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28484: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28841: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_2_fu_2118_p1' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28843: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_3_fu_2145_p1' generates 8 bits.
[2021-01-30 15:34:55,977] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28845: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_4_fu_2172_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28847: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_5_fu_2199_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28849: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_6_fu_2222_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28851: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_7_fu_2249_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28853: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_2064_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28855: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_1_fu_2091_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28857: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_2_fu_2118_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28859: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_3_fu_2145_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28861: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_1_fu_2091_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28863: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_4_fu_2172_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28865: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_5_fu_2199_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28867: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_6_fu_2222_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28869: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_7_fu_2249_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28871: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_2064_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28873: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_1_fu_2091_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28875: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_2_fu_2118_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28877: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_3_fu_2145_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28879: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_4_fu_2172_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28881: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_5_fu_2199_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28883: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_2_fu_2118_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28885: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_6_fu_2222_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28887: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_7_fu_2249_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28889: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_3_fu_2145_p1' generates 8 bits.
[2021-01-30 15:34:55,978] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28891: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_4_fu_2172_p1' generates 8 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28893: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_5_fu_2199_p1' generates 8 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28895: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_6_fu_2222_p1' generates 8 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28897: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_7_fu_2249_p1' generates 8 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28899: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_2064_p1' generates 8 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28901: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_1_fu_2091_p1' generates 8 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28903: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln215_fu_2064_p1' generates 8 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28927: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28929: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28931: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28933: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28935: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28937: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28939: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28941: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28943: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28945: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28947: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28949: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 15 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28951: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_12_fu_2346_p2' generates 8 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28953: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_14_fu_2368_p2' generates 8 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28955: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_16_fu_2422_p2' generates 8 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28957: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_17_fu_2435_p2' generates 8 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28959: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_18_fu_2448_p2' generates 8 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28961: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_19_fu_2461_p2' generates 8 bits.
[2021-01-30 15:34:55,979] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28963: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_20_fu_2474_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28965: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_22_fu_2496_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28967: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_24_fu_2550_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28969: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_25_fu_2563_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28971: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_2095_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28973: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_26_fu_2576_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28975: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_27_fu_2589_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28977: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_28_fu_2602_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28979: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_30_fu_2624_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28981: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_2122_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28983: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_2149_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28985: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_2176_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28987: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_2226_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28989: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_8_fu_2294_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28991: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_9_fu_2307_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28993: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_10_fu_2320_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28995: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_11_fu_2333_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28997: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_2068_p2' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:28999: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29001: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29003: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29005: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29007: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_21_reg_4834' generates 8 bits.
[2021-01-30 15:34:55,980] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29009: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_23_fu_2509_p2' generates 8 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29011: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29013: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29015: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29017: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29019: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_2253_p2' generates 8 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29021: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29023: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_29_reg_4854' generates 8 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29025: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_31_fu_2637_p2' generates 8 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29027: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29029: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29031: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29033: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29035: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29037: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29039: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29041: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29043: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29045: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29047: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_13_reg_4814' generates 8 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29049: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_15_fu_2381_p2' generates 8 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29051: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29053: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_4794' generates 8 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29057: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29059: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,981] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29061: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29063: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29065: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29067: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29069: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29071: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29073: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29075: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29077: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29079: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29081: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29083: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29085: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29087: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29089: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29091: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29093: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29095: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29097: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29099: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29101: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29103: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29105: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29107: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,982] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29109: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29111: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29113: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29115: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29117: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29119: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29121: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29123: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29125: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29127: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29129: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29131: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29133: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29135: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29137: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29139: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29141: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29143: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29145: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29147: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29149: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29151: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29153: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29155: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29157: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,983] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29159: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29161: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29163: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29165: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29167: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_2678_p1' generates 64 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29287: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_3430_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29289: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_3439_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29291: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_3448_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29293: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_4137_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_4146_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29297: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_3540_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29299: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_3549_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29301: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_3558_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29303: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_3567_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_3576_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_4072_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29309: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_3585_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_3594_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_3603_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29315: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_3612_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_3621_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29319: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_4202_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_4211_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29323: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_3713_p2' generates 1 bits.
[2021-01-30 15:34:55,984] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_3722_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29327: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_3731_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_4081_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29331: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_3740_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_3749_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_3758_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29337: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_3767_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_3776_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29341: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_3785_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29343: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_3794_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29345: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_4267_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29347: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_4276_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29349: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_3886_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29351: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_3367_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29353: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_3895_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29355: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_3904_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29357: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_3913_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29359: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_3922_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29361: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_3931_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29363: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_3940_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29365: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_3949_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29367: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_3958_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29369: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_3967_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29371: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_3376_p2' generates 1 bits.
[2021-01-30 15:34:55,985] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29373: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_3385_p2' generates 1 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29375: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_3394_p2' generates 1 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29377: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_3403_p2' generates 1 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_3412_p2' generates 1 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29381: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_3421_p2' generates 1 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29383: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_516' generates 32 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29385: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_1_fu_2078_p4' generates 4 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29387: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_2_fu_2105_p4' generates 4 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29389: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_3_fu_2132_p4' generates 4 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29391: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_4_fu_2159_p4' generates 4 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29393: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_5_fu_2186_p4' generates 4 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29395: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_6_fu_2209_p4' generates 4 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29397: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'arg_V_read_assign_7_fu_2236_p4' generates 4 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29399: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'trunc_ln647_fu_2057_p1' generates 4 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29401: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_4155_p2' generates 2 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29403: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_3639_p2' generates 2 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29405: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_3649_p2' generates 2 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29407: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_reg_5444' generates 3 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29409: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_3671_p2' generates 2 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29411: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3681_p2' generates 2 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29413: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3691_p2' generates 2 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29415: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_reg_5449' generates 3 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29417: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_3803_p2' generates 1 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29419: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_4220_p2' generates 2 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29421: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_4090_p2' generates 2 bits.
[2021-01-30 15:34:55,986] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29423: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_60_fu_3812_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29425: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_61_fu_3822_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29427: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_reg_5454' generates 3 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29429: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_65_fu_3844_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29431: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_fu_3854_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29433: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_fu_3864_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29435: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_69_reg_5459' generates 3 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29437: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_3976_p2' generates 1 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29439: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_71_fu_4285_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29441: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_73_fu_3985_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29443: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_3466_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29445: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_74_fu_3995_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29447: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_75_reg_5464' generates 3 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29449: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_78_fu_4017_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29451: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_79_fu_4027_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29453: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_80_fu_4037_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29455: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_82_reg_5469' generates 3 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29457: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_fu_3476_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29459: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_reg_5434' generates 3 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29461: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_fu_3498_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29463: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_3508_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29465: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3518_p2' generates 2 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29467: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_reg_5439' generates 3 bits.
[2021-01-30 15:34:55,987] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29469: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_3630_p2' generates 1 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:29471: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_3457_p2' generates 1 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16518: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16695: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16833: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_11680_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16835: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_11707_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16837: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_11630_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16839: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_11657_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16841: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_11680_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16843: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_11707_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16845: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_11657_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16847: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_11680_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16849: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_11707_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16851: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_11630_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16853: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_11657_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16855: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_11680_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16857: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_7_fu_11707_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16859: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_11630_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16861: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_11657_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16863: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_11630_p1' generates 8 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16879: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16881: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16883: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,988] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16885: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16887: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16889: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16891: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16893: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16895: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16897: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16899: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16901: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16903: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16905: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16907: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16909: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16911: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16913: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16915: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16917: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16919: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16921: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16923: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16925: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16927: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16929: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16931: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16933: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16935: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,989] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16937: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16939: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16941: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16943: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16945: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16947: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16949: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16951: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16953: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16955: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16957: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_11684_p2' generates 8 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16959: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_11736_p2' generates 8 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16961: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_fu_11758_p2' generates 8 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16963: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_8_fu_11796_p2' generates 8 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16965: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_10_fu_11818_p2' generates 8 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16967: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_12_fu_11856_p2' generates 8 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16969: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_14_fu_11878_p2' generates 8 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16971: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_fu_11634_p2' generates 8 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16973: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16975: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16977: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16979: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16981: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_15_fu_11891_p2' generates 8 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16983: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16985: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_fu_11711_p2' generates 8 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16987: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,990] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16989: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_reg_17782' generates 8 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16991: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_11771_p2' generates 8 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16993: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16995: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_9_reg_17792' generates 8 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16997: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_11_fu_11831_p2' generates 8 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:16999: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17001: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_13_reg_17802' generates 8 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17003: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_reg_17772' generates 8 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17007: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17009: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17011: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17013: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17015: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17017: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17019: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17021: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17023: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17025: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17027: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17029: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17031: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17033: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17035: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17037: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17039: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,991] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17041: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17043: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17045: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17047: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17049: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17051: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17053: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17055: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17057: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17059: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17061: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17063: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17065: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17067: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17069: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17071: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17073: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17075: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17077: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17079: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17081: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17083: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17085: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17087: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,992] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17089: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17091: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17093: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17095: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17097: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17099: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17101: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17103: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17105: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17107: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17109: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17111: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17113: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17115: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17117: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_11916_p1' generates 64 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17237: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_12706_p2' generates 1 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_12715_p2' generates 1 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17241: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_12724_p2' generates 1 bits.
[2021-01-30 15:34:55,993] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17243: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_12733_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17245: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_12861_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17247: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_12870_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17249: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_12879_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17251: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_12888_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17253: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_12897_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17255: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_12906_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17257: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_fu_12625_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17259: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_12915_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17261: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_12924_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17263: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_12933_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17265: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_12942_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17267: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_12951_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17269: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_12960_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17271: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_12969_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17273: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_13097_p2' generates 1 bits.
[2021-01-30 15:34:55,994] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17275: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_13106_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17277: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_13115_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17279: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_12634_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17281: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_13124_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17283: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_13133_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17285: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_13142_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17287: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_13151_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17289: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_13160_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17291: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_13169_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17293: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_13178_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17295: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_13187_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17297: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_13196_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17299: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_13205_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17301: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_12643_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17303: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_13333_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17305: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_13342_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17307: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_13351_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17309: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_13360_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17311: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_13369_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17313: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_13378_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17315: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_13387_p2' generates 1 bits.
[2021-01-30 15:34:55,995] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17317: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_13396_p2' generates 1 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17319: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_13405_p2' generates 1 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_13414_p2' generates 1 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17323: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_12652_p2' generates 1 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17325: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_13423_p2' generates 1 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17327: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_13432_p2' generates 1 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17329: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_13441_p2' generates 1 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17331: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_12661_p2' generates 1 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17333: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_12670_p2' generates 1 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17335: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_12679_p2' generates 1 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17337: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_12688_p2' generates 1 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17339: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_12697_p2' generates 1 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17341: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_3714' generates 32 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17343: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_12993_p2' generates 2 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17345: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_13003_p2' generates 2 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17347: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_13013_p2' generates 2 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17349: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_13029_p2' generates 3 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17351: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_13045_p2' generates 2 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17353: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_13055_p2' generates 2 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17355: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_13065_p2' generates 2 bits.
[2021-01-30 15:34:55,996] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17357: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_13081_p2' generates 3 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17359: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_13214_p2' generates 1 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17361: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_13229_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17363: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_12757_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17365: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_13239_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17367: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_13249_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17369: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_13265_p2' generates 3 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17371: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_13281_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17373: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_fu_13291_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17375: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_13301_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17377: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_13317_p2' generates 3 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17379: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_13450_p2' generates 1 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17381: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_13465_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17383: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_fu_13475_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17385: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_12767_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17387: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_13485_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17389: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_60_fu_13501_p2' generates 3 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17391: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_13517_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17393: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_63_fu_13527_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17395: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_64_fu_13537_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17397: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_fu_13553_p2' generates 3 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17399: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_12777_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17401: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_12793_p2' generates 3 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17403: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_12809_p2' generates 2 bits.
[2021-01-30 15:34:55,997] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17405: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_12819_p2' generates 2 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17407: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_12829_p2' generates 2 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17409: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_12845_p2' generates 3 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17411: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_12978_p2' generates 1 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:17413: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_12742_p2' generates 1 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7490: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7663: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7835: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_1635_p1' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7837: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_1662_p1' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7839: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_1635_p1' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7841: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_1662_p1' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7843: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_1612_p1' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7845: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_1635_p1' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7847: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_1662_p1' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7849: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_1612_p1' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7851: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_3_fu_1635_p1' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7853: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_5_fu_1662_p1' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7855: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_1612_p1' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7857: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln215_1_fu_1612_p1' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7917: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_4_fu_1694_p2' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7919: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_7_fu_1735_p2' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7921: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_10_fu_1776_p2' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7923: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_1_fu_1639_p2' generates 12 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7925: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7927: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2021-01-30 15:34:55,998] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7929: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7931: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_11_fu_1789_p2' generates 12 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7933: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7935: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_2_fu_1666_p2' generates 12 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7937: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7939: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_3_reg_3533' generates 12 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7941: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_5_fu_1707_p2' generates 12 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7943: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7945: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_6_reg_3543' generates 12 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7947: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_8_fu_1748_p2' generates 12 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7949: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7951: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_9_reg_3553' generates 12 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7953: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'mul_ln1352_reg_3523' generates 12 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7957: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7959: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7961: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7963: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7965: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7967: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7969: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7971: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7973: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7975: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7977: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7979: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7981: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:55,999] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7983: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7985: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7987: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7989: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7991: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7993: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7995: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7997: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:7999: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8001: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8003: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8005: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8007: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8009: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8011: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8013: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8015: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8017: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8019: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8021: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8023: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8025: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8027: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8029: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,000] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8031: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8033: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8035: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8037: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8039: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8041: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8043: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8045: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8047: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8049: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8051: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8053: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8055: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8057: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8059: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8061: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8063: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8065: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8067: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_1808_p1' generates 64 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8187: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_2509_p2' generates 1 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8189: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_2518_p2' generates 1 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8191: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_2527_p2' generates 1 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8193: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_2668_p2' generates 1 bits.
[2021-01-30 15:34:56,001] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8195: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_2677_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8197: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_2686_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8199: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_2695_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8201: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_2704_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8203: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_2713_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8205: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_reg_3948' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8207: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_2446_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8209: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_reg_3953' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8211: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_reg_3958' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8213: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_2731_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8215: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_2740_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8217: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_2749_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8219: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_2890_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8221: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_2899_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8223: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_2908_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8225: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_2917_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8227: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_2926_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8229: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_2455_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8231: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_2935_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8233: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_reg_4018' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8235: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_reg_4023' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8237: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_reg_4028' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_2953_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8241: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_2962_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8243: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_2971_p2' generates 1 bits.
[2021-01-30 15:34:56,002] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8245: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_3112_p2' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8247: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_3121_p2' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8249: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_3130_p2' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8251: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_2464_p2' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8253: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_3139_p2' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8255: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_3148_p2' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8257: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_3157_p2' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8259: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_reg_4088' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8261: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_reg_4093' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8263: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_reg_4098' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8265: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_3175_p2' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8267: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_3184_p2' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8269: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_3193_p2' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8271: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_2473_p2' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8273: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_2482_p2' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8275: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_2491_p2' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8277: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_reg_3878' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8279: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_reg_3883' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8281: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_reg_3888' generates 1 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8283: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_fu_262' generates 32 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8285: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_2767_p2' generates 2 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8287: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_2783_p2' generates 2 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8289: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_fu_2793_p2' generates 2 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8291: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_29_fu_2803_p2' generates 3 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8293: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_fu_2825_p2' generates 2 bits.
[2021-01-30 15:34:56,003] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8295: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_2835_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8297: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_2845_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8299: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_2861_p2' generates 3 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8301: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_2980_p2' generates 1 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8303: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_2989_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8305: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_2545_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8307: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_3005_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8309: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_3015_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8311: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_fu_3025_p2' generates 3 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8313: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_3047_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8315: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_3057_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8317: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_fu_3067_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8319: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_3083_p2' generates 3 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8321: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_3202_p2' generates 1 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8323: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_3211_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8325: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_3227_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8327: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_2561_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8329: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_fu_3237_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8331: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_3247_p2' generates 3 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8333: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_3269_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8335: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_3279_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8337: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_60_fu_3289_p2' generates 2 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8339: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_3305_p2' generates 3 bits.
[2021-01-30 15:34:56,004] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8341: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_2571_p2' generates 2 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8343: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_fu_2581_p2' generates 3 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8345: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_fu_2603_p2' generates 2 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8347: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_2613_p2' generates 2 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8349: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_2623_p2' generates 2 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8351: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_fu_2639_p2' generates 3 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8353: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_2758_p2' generates 1 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8355: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_2536_p2' generates 1 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:97857: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:97898: Operator ASSIGNW expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:97918: Operator ASSIGNW expects 96 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 72 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:92473: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88101: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88103: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88105: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88108: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88139: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88141: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88143: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88146: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88177: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88179: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88181: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88184: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88215: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88217: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 15:34:56,005] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88219: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88222: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88288: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88563: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88565: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88567: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88569: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88605: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88607: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln220_1_fu_459_p2' generates 32 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88609: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:88611: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln252_2_fu_669_p3' generates 4 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:79200: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80283: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80285: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80287: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80289: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80291: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80293: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80295: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80297: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80299: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80301: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,006] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80303: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80305: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80307: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80309: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80311: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80313: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80315: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80317: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80319: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80321: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80323: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80325: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80327: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80329: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80331: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80333: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80335: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80337: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80339: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80341: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80343: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80345: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80347: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80349: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,007] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80351: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80353: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80355: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80357: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80359: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80361: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80363: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80365: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80367: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80369: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80371: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80373: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80375: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80377: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80379: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80381: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80383: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80385: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80387: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80389: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80391: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80393: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80395: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80397: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,008] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80399: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80401: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80403: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80405: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80407: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80409: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80411: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80413: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80415: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80417: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80419: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80421: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80423: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80425: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80427: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80429: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80431: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80433: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80435: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80437: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80439: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80441: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80443: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80445: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80447: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80449: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80451: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,009] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80453: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80455: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80457: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80459: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80461: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80463: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80465: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80467: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80469: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80471: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80473: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80475: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80477: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80479: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80481: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80483: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80485: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80487: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80489: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80491: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80493: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80495: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80497: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80499: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80501: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,010] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80503: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80505: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80507: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80509: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80511: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80513: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80515: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80517: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 6 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80519: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 3 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80521: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80523: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80525: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80527: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80529: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80531: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80533: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80535: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80537: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80539: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80541: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80543: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80545: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80547: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80549: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80551: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,011] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80553: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80555: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80557: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80559: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80561: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80563: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80565: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80567: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80569: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80571: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80573: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80575: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80577: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80579: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80581: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80583: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80585: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80587: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80589: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80591: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80593: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80595: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80597: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80599: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,012] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80601: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80603: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80605: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80607: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80609: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80611: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80613: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80615: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80617: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80619: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80621: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80623: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80625: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80627: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80629: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80631: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80633: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80635: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80637: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80639: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80641: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80643: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80645: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80647: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80649: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,013] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80651: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80653: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80655: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80657: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80659: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80661: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80663: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80665: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80667: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80669: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80671: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80673: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80675: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80677: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80679: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80681: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80683: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80685: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80687: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80689: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80691: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80693: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80695: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80697: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80699: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80701: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,014] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80703: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80707: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80709: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80711: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80713: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80715: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80717: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80721: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80725: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80729: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80733: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80737: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80739: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80743: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80747: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80751: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,015] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80755: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80759: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80763: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80765: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80767: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80771: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80775: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80779: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80783: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80789: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80793: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80795: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,016] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80797: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80799: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80801: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80805: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80809: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80811: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80813: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80815: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80817: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80819: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80821: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80823: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80825: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80827: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80829: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80831: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80833: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80835: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80837: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80839: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80841: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80843: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80845: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80847: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,017] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80849: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80851: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80853: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80855: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80857: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80859: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80861: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80863: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80865: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80867: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80869: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80871: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80873: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80875: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80877: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80879: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80881: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80883: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80885: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80887: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80889: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80891: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,018] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80893: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80895: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80897: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80899: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80901: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80903: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80907: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80909: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80911: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80913: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80915: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80917: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80921: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80923: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80925: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80927: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80929: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80931: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80935: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80939: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,019] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80943: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80947: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80951: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80955: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80961: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80965: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80969: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80973: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80979: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80983: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80985: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,020] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80991: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80995: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:80999: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81007: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81009: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81013: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81017: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81021: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81023: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81027: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81029: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81031: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_3940_p1' generates 64 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81543: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81545: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_52_fu_5270_p2' generates 1 bits.
[2021-01-30 15:34:56,021] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81547: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81549: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_53_fu_5293_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81551: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81553: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_54_fu_5316_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81555: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81557: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_55_fu_5339_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81559: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81561: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_56_fu_5362_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81563: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_4301_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81565: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81567: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_57_fu_5385_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81569: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81571: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_58_fu_5408_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81573: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81575: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_59_fu_5431_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81577: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81579: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_60_fu_5454_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81581: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81583: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_61_fu_5477_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81585: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_4324_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81587: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_62_fu_5500_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81589: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_39_q0' generates 7 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81591: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_63_fu_5519_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81593: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_38_q0' generates 7 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81595: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_64_fu_5538_p2' generates 1 bits.
[2021-01-30 15:34:56,022] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81597: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_37_q0' generates 7 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81599: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_65_fu_5557_p2' generates 1 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81601: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_36_q0' generates 7 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81603: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_66_fu_5576_p2' generates 1 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81605: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_35_q0' generates 7 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81607: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_32_q0' generates 4 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81609: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_67_fu_5595_p2' generates 1 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81611: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_34_q0' generates 7 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81613: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_68_fu_5614_p2' generates 1 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81615: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_33_q0' generates 7 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81617: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_69_fu_5633_p2' generates 1 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81619: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_31_q0' generates 7 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81621: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_70_fu_5652_p2' generates 1 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81623: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_30_q0' generates 7 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81625: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_71_fu_5671_p2' generates 1 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81627: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_29_q0' generates 7 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81629: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_4343_p2' generates 1 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81631: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_72_fu_5690_p2' generates 1 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81633: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_28_q0' generates 7 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81635: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_73_fu_5709_p2' generates 1 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81637: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_27_q0' generates 7 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81639: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_74_fu_5728_p2' generates 1 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81641: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_26_q0' generates 7 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81643: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_75_fu_5747_p2' generates 1 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81645: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_25_q0' generates 7 bits.
[2021-01-30 15:34:56,023] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81647: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_76_fu_5766_p2' generates 1 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81649: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_24_q0' generates 7 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81651: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_21_q0' generates 4 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81653: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_77_fu_5785_p2' generates 1 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81655: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_23_q0' generates 7 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81657: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_78_fu_5804_p2' generates 1 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81659: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_22_q0' generates 7 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81661: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_79_fu_5823_p2' generates 1 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81663: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_20_q0' generates 7 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81665: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_80_fu_5842_p2' generates 1 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81667: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_19_q0' generates 7 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81669: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_81_fu_5861_p2' generates 1 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81671: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_18_q0' generates 7 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81673: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_4362_p2' generates 1 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81675: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_82_fu_5880_p2' generates 1 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81677: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_17_q0' generates 7 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81679: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_83_fu_5899_p2' generates 1 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81681: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_16_q0' generates 7 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81683: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_84_fu_5918_p2' generates 1 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81685: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_15_q0' generates 7 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81687: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_85_fu_5937_p2' generates 1 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81689: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_14_q0' generates 7 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81691: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_86_fu_5956_p2' generates 1 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81693: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_13_q0' generates 7 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81695: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_10_q0' generates 4 bits.
[2021-01-30 15:34:56,024] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81697: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_87_fu_5975_p2' generates 1 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81699: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_12_q0' generates 7 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81701: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_88_fu_5994_p2' generates 1 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81703: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_11_q0' generates 7 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81705: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_89_fu_6013_p2' generates 1 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81707: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_9_q0' generates 7 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81709: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_90_fu_6032_p2' generates 1 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81711: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_8_q0' generates 7 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81713: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_91_fu_6051_p2' generates 1 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81715: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_7_q0' generates 7 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81717: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_4381_p2' generates 1 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81719: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_92_fu_6070_p2' generates 1 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81721: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_6_q0' generates 7 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81723: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_93_fu_6089_p2' generates 1 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81725: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_5_q0' generates 7 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81727: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_94_fu_6108_p2' generates 1 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81729: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81731: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_95_fu_6131_p2' generates 1 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81733: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81735: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_96_fu_6154_p2' generates 1 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81737: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81739: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_252_q0' generates 4 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81741: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_97_fu_6177_p2' generates 1 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81743: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81745: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_98_fu_6200_p2' generates 1 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81747: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,025] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81749: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_99_fu_6223_p2' generates 1 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81751: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81753: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_100_fu_6246_p2' generates 1 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81755: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81757: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_101_fu_6269_p2' generates 1 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81759: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81761: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_4400_p2' generates 1 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81763: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_254_q0' generates 1 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81765: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_102_fu_6292_p2' generates 1 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81767: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81769: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_103_fu_6315_p2' generates 1 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81771: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81773: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_104_fu_6338_p2' generates 1 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81775: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81777: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_105_fu_6361_p2' generates 1 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81779: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81781: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_106_fu_6384_p2' generates 1 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81783: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81785: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81787: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_107_fu_6407_p2' generates 1 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81789: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81791: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_108_fu_6430_p2' generates 1 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81793: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81795: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_109_fu_6453_p2' generates 1 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81797: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,026] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81799: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_110_fu_6476_p2' generates 1 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81801: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81803: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_111_fu_6499_p2' generates 1 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81805: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81807: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_4423_p2' generates 1 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81809: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_112_fu_6522_p2' generates 1 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81811: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81813: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_113_fu_6545_p2' generates 1 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81815: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81817: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_114_fu_6568_p2' generates 1 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81819: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81821: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_115_fu_6591_p2' generates 1 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81823: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81825: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_116_fu_6614_p2' generates 1 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81827: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81829: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81831: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_117_fu_6637_p2' generates 1 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81833: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81835: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_118_fu_6660_p2' generates 1 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81837: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81839: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_119_fu_6683_p2' generates 1 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81841: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81843: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_120_fu_6706_p2' generates 1 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81845: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,027] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81847: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_121_fu_6729_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81849: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81851: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_4446_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81853: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_122_fu_6752_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81855: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81857: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_123_fu_6775_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81859: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81861: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_124_fu_6798_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81863: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 7 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81865: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_125_fu_6821_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81867: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_126_fu_6844_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81869: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_127_fu_6859_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81871: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_128_fu_6874_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81873: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81875: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_129_fu_6889_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81877: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_130_fu_6904_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81879: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_131_fu_6919_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81881: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_132_fu_6934_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81883: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_133_fu_6949_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81885: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_134_fu_6964_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81887: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_135_fu_6979_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81889: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_136_fu_6994_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81891: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_137_fu_7009_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81893: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_138_fu_7024_p2' generates 1 bits.
[2021-01-30 15:34:56,028] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81895: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_4469_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81897: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_139_fu_7039_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81899: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_140_fu_7054_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81901: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_141_fu_7069_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81903: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_142_fu_7084_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81905: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_143_fu_7099_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81907: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_144_fu_7114_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81909: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_145_fu_7129_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81911: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_146_fu_7144_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81913: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_147_fu_7159_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81915: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_148_fu_7174_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81917: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_14_fu_4492_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81919: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_149_fu_7189_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81921: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_150_fu_7204_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81923: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_151_fu_7219_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81925: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_152_fu_7234_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81927: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_153_fu_7249_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81929: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_154_fu_7264_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81931: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_155_fu_7279_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_156_fu_7294_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81935: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_157_fu_7309_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_158_fu_7324_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81939: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_197_q0' generates 5 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_159_fu_7339_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81943: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_160_fu_7354_p2' generates 1 bits.
[2021-01-30 15:34:56,029] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_161_fu_7369_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81947: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_162_fu_7384_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_163_fu_7399_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81951: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_164_fu_7414_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_165_fu_7429_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81955: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_166_fu_7444_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81957: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_167_fu_7459_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81959: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_168_fu_7474_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81961: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_15_fu_4511_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81963: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_169_fu_7489_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81965: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_170_fu_7504_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81967: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_171_fu_7519_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81969: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_172_fu_7534_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81971: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_173_fu_7549_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81973: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_174_fu_7564_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_175_fu_7579_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81977: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_176_fu_7594_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81979: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_177_fu_7609_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81981: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_178_fu_7624_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81983: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_186_q0' generates 5 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81985: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_253_q0' generates 2 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81987: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_179_fu_7639_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81989: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_180_fu_7654_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81991: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_181_fu_7669_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81993: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_182_fu_7684_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81995: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_183_fu_7699_p2' generates 1 bits.
[2021-01-30 15:34:56,030] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81997: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_184_fu_7714_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:81999: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_185_fu_7729_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82001: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_186_fu_7744_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82003: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_187_fu_7759_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82005: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_188_fu_7774_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82007: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_16_fu_4530_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82009: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_189_fu_7789_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82011: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_190_fu_7804_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82013: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_191_fu_7819_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82015: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_192_fu_7838_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82017: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_193_fu_7857_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82019: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_194_fu_7876_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82021: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_195_fu_7895_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82023: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_196_fu_7914_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82025: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_197_fu_7933_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82027: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_198_fu_7952_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82029: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_175_q0' generates 5 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82031: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_199_fu_7971_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82033: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_200_fu_7990_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82035: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_201_fu_8009_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82037: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_202_fu_8028_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82039: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_203_fu_8047_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82041: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_204_fu_8066_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82043: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_205_fu_8085_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82045: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_206_fu_8104_p2' generates 1 bits.
[2021-01-30 15:34:56,031] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82047: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_207_fu_8123_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82049: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_208_fu_8142_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82051: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_17_fu_4549_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82053: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_209_fu_8161_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82055: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_210_fu_8180_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82057: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_211_fu_8199_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82059: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_212_fu_8218_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82061: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_213_fu_8237_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82063: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_214_fu_8256_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82065: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_215_fu_8275_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82067: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_216_fu_8294_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82069: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_217_fu_8313_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82071: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_218_fu_8332_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82073: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_164_q0' generates 5 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82075: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_219_fu_8351_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82077: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_220_fu_8370_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82079: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_221_fu_8389_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82081: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_222_fu_8408_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82083: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_223_fu_8427_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82085: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_224_fu_8446_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82087: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_225_fu_8465_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82089: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_226_fu_8484_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82091: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_227_fu_8503_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82093: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_228_fu_8522_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82095: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_18_fu_4568_p2' generates 1 bits.
[2021-01-30 15:34:56,032] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82097: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_229_fu_8541_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82099: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_230_fu_8560_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82101: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_231_fu_8579_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82103: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_232_fu_8598_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82105: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_233_fu_8617_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82107: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_234_fu_8636_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82109: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_235_fu_8655_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82111: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_236_fu_8674_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82113: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_237_fu_8693_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82115: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_238_fu_8712_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82117: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_153_q0' generates 5 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82119: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_239_fu_8731_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82121: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_240_fu_8750_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82123: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_241_fu_8769_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82125: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_242_fu_8788_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82127: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_243_fu_8807_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82129: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_244_fu_8826_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82131: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_245_fu_8845_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82133: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_246_fu_8864_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82135: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_247_fu_8883_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82137: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_248_fu_8902_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82139: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_19_fu_4587_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82141: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_249_fu_8921_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82143: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_250_fu_8940_p2' generates 1 bits.
[2021-01-30 15:34:56,033] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82145: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_251_fu_8959_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82147: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_252_fu_8978_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82149: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_253_fu_8997_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82151: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_141_q0' generates 5 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82153: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_20_fu_4606_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82155: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_130_q0' generates 5 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82157: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_10677_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82159: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_21_fu_4625_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82161: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_119_q0' generates 5 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82163: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_22_fu_4644_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82165: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82167: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_23_fu_4667_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82169: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82171: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_24_fu_4690_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82173: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82175: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_25_fu_4713_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82177: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82179: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_10686_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82181: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_26_fu_4736_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82183: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82185: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_27_fu_4759_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82187: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82189: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_28_fu_4782_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82191: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82193: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_29_fu_4805_p2' generates 1 bits.
[2021-01-30 15:34:56,034] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82195: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_30_fu_4828_p2' generates 1 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82197: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_74_q0' generates 6 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82199: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_31_fu_4847_p2' generates 1 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82201: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_76_q0' generates 3 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82203: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_73_q0' generates 6 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82205: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_32_fu_4866_p2' generates 1 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82207: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_72_q0' generates 6 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82209: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_33_fu_4885_p2' generates 1 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82211: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_71_q0' generates 6 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82213: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_34_fu_4904_p2' generates 1 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82215: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_70_q0' generates 6 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82217: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_35_fu_4923_p2' generates 1 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82219: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_69_q0' generates 6 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82221: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_36_fu_4942_p2' generates 1 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82223: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_4259_p2' generates 1 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82225: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_68_q0' generates 6 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82227: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_37_fu_4961_p2' generates 1 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82229: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_67_q0' generates 6 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82231: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_38_fu_4980_p2' generates 1 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82233: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_66_q0' generates 6 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82235: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_39_fu_4999_p2' generates 1 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82237: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_64_q0' generates 6 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82239: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_40_fu_5018_p2' generates 1 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82241: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_63_q0' generates 6 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82243: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_41_fu_5037_p2' generates 1 bits.
[2021-01-30 15:34:56,035] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82245: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_65_q0' generates 3 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82247: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_62_q0' generates 6 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82249: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_42_fu_5056_p2' generates 1 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82251: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_61_q0' generates 6 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82253: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_43_fu_5075_p2' generates 1 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82255: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_60_q0' generates 6 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82257: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_44_fu_5094_p2' generates 1 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82259: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_59_q0' generates 6 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82261: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_45_fu_5113_p2' generates 1 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82263: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'threshs_m_thresholds_58_q0' generates 6 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82265: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_46_fu_5132_p2' generates 1 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82267: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_4278_p2' generates 1 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82269: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82271: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_47_fu_5155_p2' generates 1 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82273: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82275: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_48_fu_5178_p2' generates 1 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82277: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82279: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_49_fu_5201_p2' generates 1 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82281: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82283: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_50_fu_5224_p2' generates 1 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82285: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 6 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82287: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_51_fu_5247_p2' generates 1 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82289: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 3 bits.
[2021-01-30 15:34:56,036] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82291: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_reg_3906' generates 32 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82293: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_104_fu_9712_p2' generates 2 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82295: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_105_reg_13190' generates 3 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82297: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_106_fu_10986_p2' generates 4 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82299: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_107_fu_10996_p2' generates 5 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82301: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_108_fu_9728_p2' generates 2 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82303: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_109_fu_9738_p2' generates 2 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82305: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_110_reg_13195' generates 3 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82307: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_111_fu_9754_p2' generates 2 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82309: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_112_fu_9764_p2' generates 2 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82311: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_113_reg_13200' generates 3 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82313: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_reg_13070' generates 3 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82315: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_114_fu_11012_p2' generates 4 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82317: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_115_fu_9780_p2' generates 2 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82319: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_116_fu_9790_p2' generates 2 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82321: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_117_reg_13205' generates 3 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82323: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_118_fu_9806_p2' generates 2 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82325: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_119_fu_9816_p2' generates 2 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82327: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_120_reg_13210' generates 3 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82329: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_121_fu_11028_p2' generates 4 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82331: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_122_fu_11038_p2' generates 5 bits.
[2021-01-30 15:34:56,037] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82333: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_123_fu_11048_p2' generates 6 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82335: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_12_fu_10726_p2' generates 4 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82337: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_124_reg_13390' generates 7 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82339: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_126_fu_9832_p2' generates 2 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82341: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_127_fu_9842_p2' generates 2 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82343: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_128_reg_13215' generates 3 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82345: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_129_fu_9858_p2' generates 2 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82347: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_130_fu_9868_p2' generates 2 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82349: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_131_reg_13220' generates 3 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82351: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_132_fu_11070_p2' generates 4 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82353: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_133_fu_9884_p2' generates 2 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82355: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_134_fu_9894_p2' generates 2 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82357: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_14_fu_9104_p2' generates 2 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82359: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_135_reg_13225' generates 3 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82361: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_136_fu_9910_p2' generates 2 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82363: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_137_fu_9920_p2' generates 2 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82365: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_138_reg_13230' generates 3 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82367: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_139_fu_11086_p2' generates 4 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82369: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_140_fu_11096_p2' generates 5 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82371: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_141_fu_9936_p2' generates 2 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82373: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_142_fu_9946_p2' generates 2 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82375: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_143_reg_13235' generates 3 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82377: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_144_fu_9962_p2' generates 2 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82379: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_15_fu_9114_p2' generates 2 bits.
[2021-01-30 15:34:56,038] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82381: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_145_fu_9972_p2' generates 2 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82383: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_146_reg_13240' generates 3 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82385: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_147_fu_11112_p2' generates 4 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82387: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_148_fu_9988_p2' generates 2 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82389: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_149_fu_9998_p2' generates 2 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82391: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_150_reg_13245' generates 3 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82393: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_151_fu_10014_p2' generates 2 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82395: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_152_fu_10024_p2' generates 2 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82397: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_153_reg_13250' generates 3 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82399: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_154_fu_11128_p2' generates 4 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82401: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_16_reg_13075' generates 3 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82403: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_155_fu_11138_p2' generates 5 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82405: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_156_fu_11148_p2' generates 6 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82407: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_157_fu_10040_p2' generates 2 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82409: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_158_fu_10050_p2' generates 2 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82411: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_159_reg_13255' generates 3 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82413: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_160_fu_10066_p2' generates 2 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82415: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_161_fu_10076_p2' generates 2 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82417: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_162_reg_13260' generates 3 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82419: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_163_fu_11164_p2' generates 4 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82421: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_164_fu_10092_p2' generates 2 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82423: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_17_fu_9130_p2' generates 2 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82425: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_165_fu_10102_p2' generates 2 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82427: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_166_reg_13265' generates 3 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82429: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_167_fu_10118_p2' generates 2 bits.
[2021-01-30 15:34:56,039] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82431: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_168_fu_10128_p2' generates 2 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82433: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_169_reg_13270' generates 3 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82435: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_170_fu_11180_p2' generates 4 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82437: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_171_fu_11190_p2' generates 5 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82439: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_172_fu_10144_p2' generates 2 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82441: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_173_fu_10154_p2' generates 2 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82443: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_174_reg_13275' generates 3 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82445: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_18_fu_9140_p2' generates 2 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82447: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_175_fu_10170_p2' generates 2 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82449: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_176_fu_10180_p2' generates 2 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82451: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_177_reg_13280' generates 3 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82453: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_178_fu_11206_p2' generates 4 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82455: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_179_fu_10196_p2' generates 2 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82457: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_180_fu_10206_p2' generates 2 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82459: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_181_reg_13285' generates 3 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82461: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_182_fu_10222_p2' generates 2 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82463: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_183_fu_10232_p2' generates 2 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82465: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_184_reg_13290' generates 3 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82467: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_19_reg_13080' generates 3 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82469: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_185_fu_11222_p2' generates 4 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82471: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_186_fu_11232_p2' generates 5 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82473: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_187_fu_11242_p2' generates 6 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82475: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_188_reg_13395' generates 7 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82477: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_189_fu_10248_p2' generates 2 bits.
[2021-01-30 15:34:56,040] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82479: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_190_fu_10258_p2' generates 2 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82481: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_191_reg_13295' generates 3 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82483: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_192_fu_10274_p2' generates 2 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82485: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_193_fu_10284_p2' generates 2 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82487: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_194_reg_13300' generates 3 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82489: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_20_fu_10748_p2' generates 4 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82491: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_195_fu_11264_p2' generates 4 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82493: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_196_fu_10300_p2' generates 2 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82495: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_197_fu_10310_p2' generates 2 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82497: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_198_reg_13305' generates 3 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82499: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_199_fu_10326_p2' generates 2 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82501: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_200_fu_10336_p2' generates 2 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82503: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_201_reg_13310' generates 3 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82505: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_202_fu_11280_p2' generates 4 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82507: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_203_fu_11290_p2' generates 5 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82509: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_204_fu_10352_p2' generates 2 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82511: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_21_fu_9156_p2' generates 2 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82513: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_fu_10695_p2' generates 2 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82515: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_205_fu_10362_p2' generates 2 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82517: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_206_reg_13315' generates 3 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82519: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_207_fu_10378_p2' generates 2 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82521: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_208_fu_10388_p2' generates 2 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82523: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_209_reg_13320' generates 3 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82525: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_210_fu_11306_p2' generates 4 bits.
[2021-01-30 15:34:56,041] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82527: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_211_fu_10404_p2' generates 2 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82529: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_212_fu_10414_p2' generates 2 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82531: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_213_reg_13325' generates 3 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82533: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_214_fu_10430_p2' generates 2 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82535: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_22_fu_9166_p2' generates 2 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82537: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_215_fu_10440_p2' generates 2 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82539: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_216_reg_13330' generates 3 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82541: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_217_fu_11322_p2' generates 4 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82543: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_218_fu_11332_p2' generates 5 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82545: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_219_fu_11342_p2' generates 6 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82547: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_220_fu_10456_p2' generates 2 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82549: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_221_fu_10466_p2' generates 2 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82551: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_222_reg_13335' generates 3 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82553: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_223_fu_10482_p2' generates 2 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82555: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_224_fu_10492_p2' generates 2 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82557: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_23_reg_13085' generates 3 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82559: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_225_reg_13340' generates 3 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82561: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_226_fu_11358_p2' generates 4 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82563: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_227_fu_10508_p2' generates 2 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82565: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_228_fu_10518_p2' generates 2 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82567: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_229_reg_13345' generates 3 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82569: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_230_fu_10534_p2' generates 2 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82571: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_231_fu_10544_p2' generates 2 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82573: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_232_reg_13350' generates 3 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82575: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_233_fu_11374_p2' generates 4 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82577: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_234_fu_11384_p2' generates 5 bits.
[2021-01-30 15:34:56,042] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82579: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_24_fu_9182_p2' generates 2 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82581: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_235_fu_10560_p2' generates 2 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82583: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_236_fu_10570_p2' generates 2 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82585: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_237_reg_13355' generates 3 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82587: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_238_fu_10586_p2' generates 2 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82589: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_239_fu_10596_p2' generates 2 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82591: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_240_reg_13360' generates 3 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82593: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_241_fu_11400_p2' generates 4 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82595: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_242_fu_10612_p2' generates 2 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82597: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_243_fu_10622_p2' generates 2 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82599: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_244_reg_13365' generates 3 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82601: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_25_fu_9192_p2' generates 2 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82603: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_245_fu_10638_p2' generates 2 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82605: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_246_fu_10648_p2' generates 2 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82607: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_247_reg_13370' generates 3 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82609: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_248_fu_11416_p2' generates 4 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82611: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_249_fu_11426_p2' generates 5 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82613: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_250_fu_11436_p2' generates 6 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82615: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_251_reg_13400' generates 7 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82617: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_26_reg_13090' generates 3 bits.
[2021-01-30 15:34:56,043] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82619: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_27_fu_10764_p2' generates 4 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82621: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_28_reg_13380' generates 5 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82623: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_30_fu_9208_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82625: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_31_fu_9218_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82627: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_32_reg_13095' generates 3 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82629: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_9026_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82631: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_33_fu_9234_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82633: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_34_fu_9244_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82635: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_35_reg_13100' generates 3 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82637: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_36_fu_10786_p2' generates 4 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82639: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_37_fu_9260_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82641: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_38_fu_9270_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82643: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_39_reg_13105' generates 3 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82645: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_40_fu_9286_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82647: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_41_fu_9296_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82649: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_42_reg_13110' generates 3 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82651: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_9036_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82653: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_43_fu_10802_p2' generates 4 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82655: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_44_fu_10812_p2' generates 5 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82657: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_45_fu_9312_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82659: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_46_fu_9322_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82661: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_47_reg_13115' generates 3 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82663: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_48_fu_9338_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82665: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_49_fu_9348_p2' generates 2 bits.
[2021-01-30 15:34:56,044] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82667: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_50_reg_13120' generates 3 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82669: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_51_fu_10828_p2' generates 4 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82671: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_52_fu_9364_p2' generates 2 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82673: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_reg_13060' generates 3 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82675: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_53_fu_9374_p2' generates 2 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82677: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_54_reg_13125' generates 3 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82679: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_55_fu_9390_p2' generates 2 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82681: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_56_fu_9400_p2' generates 2 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82683: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_57_reg_13130' generates 3 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82685: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_58_fu_10844_p2' generates 4 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82687: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_59_fu_10854_p2' generates 5 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82689: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_60_reg_13385' generates 6 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82691: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_62_fu_9416_p2' generates 2 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82693: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_63_fu_9426_p2' generates 2 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82695: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_6_fu_9052_p2' generates 2 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82697: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_64_reg_13135' generates 3 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82699: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_65_fu_9442_p2' generates 2 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82701: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_66_fu_9452_p2' generates 2 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82703: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_67_reg_13140' generates 3 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82705: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_68_fu_10876_p2' generates 4 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82707: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_69_fu_9468_p2' generates 2 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82709: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_70_fu_9478_p2' generates 2 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82711: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_71_reg_13145' generates 3 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82713: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_72_fu_9494_p2' generates 2 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82715: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_73_fu_9504_p2' generates 2 bits.
[2021-01-30 15:34:56,045] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82717: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_9062_p2' generates 2 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82719: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_74_reg_13150' generates 3 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82721: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_75_fu_10892_p2' generates 4 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82723: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_76_fu_10902_p2' generates 5 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82725: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_77_fu_9520_p2' generates 2 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82727: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_78_fu_9530_p2' generates 2 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82729: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_79_reg_13155' generates 3 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82731: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_80_fu_9546_p2' generates 2 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82733: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_81_fu_9556_p2' generates 2 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82735: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_82_reg_13160' generates 3 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82737: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_83_fu_10918_p2' generates 4 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82739: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_reg_13065' generates 3 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82741: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_84_fu_9572_p2' generates 2 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82743: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_85_fu_9582_p2' generates 2 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82745: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_86_reg_13165' generates 3 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82747: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_87_fu_9598_p2' generates 2 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82749: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_88_fu_9608_p2' generates 2 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82751: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_89_reg_13170' generates 3 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82753: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_90_fu_10934_p2' generates 4 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82755: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_91_fu_10944_p2' generates 5 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82757: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_92_fu_10954_p2' generates 6 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82759: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_93_fu_9624_p2' generates 2 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82761: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_9078_p2' generates 2 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82763: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_94_fu_9634_p2' generates 2 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82765: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_95_reg_13175' generates 3 bits.
[2021-01-30 15:34:56,046] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82767: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_96_fu_9650_p2' generates 2 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82769: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_97_fu_9660_p2' generates 2 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82771: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_98_reg_13180' generates 3 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82773: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_99_fu_10970_p2' generates 4 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82775: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_100_fu_9676_p2' generates 2 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82777: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_101_fu_9686_p2' generates 2 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82779: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_102_reg_13185' generates 3 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82781: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_103_fu_9702_p2' generates 2 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82783: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_10_fu_9088_p2' generates 2 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:82785: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_254_fu_9016_p2' generates 1 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:68130: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:64953: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:58955: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57650: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57751: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_709_p2' generates 4 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57755: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57757: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57759: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57761: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57763: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57765: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57767: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57769: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57771: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57773: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,047] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57775: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57777: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57779: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57781: Operator ASSIGNW expects 24 bits on the Assign RHS, but Assign RHS's SIGNED generates 19 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57783: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57785: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57787: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57789: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57791: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57793: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57795: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57797: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57799: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57801: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57803: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57805: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57807: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57809: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57841: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_569_p2' generates 1 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57843: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_578_p2' generates 1 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57845: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_587_p2' generates 1 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57847: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_506_p2' generates 1 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57849: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_515_p2' generates 1 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57851: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_524_p2' generates 1 bits.
[2021-01-30 15:34:56,048] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57853: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_533_p2' generates 1 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57855: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_542_p2' generates 1 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57857: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_551_p2' generates 1 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57859: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_reg_857' generates 1 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57861: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_reg_862' generates 1 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57863: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_reg_867' generates 1 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57865: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_reg_277' generates 32 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57867: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_fu_605_p2' generates 2 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57869: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_621_p2' generates 2 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57871: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_631_p2' generates 2 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57873: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_641_p2' generates 3 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57875: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_fu_663_p2' generates 2 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57877: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_673_p2' generates 2 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57879: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_683_p2' generates 2 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57881: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_699_p2' generates 3 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:57883: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_596_p2' generates 1 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:53550: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:53575: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'idx_0_0_reg_68' generates 3 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:50420: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:49473: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40170: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40172: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40174: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40177: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40208: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40210: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 15:34:56,049] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40212: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40215: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40246: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40248: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40250: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40253: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40284: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_724_p1' generates 64 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40286: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_612_p1' generates 64 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40288: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40291: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40357: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40632: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40634: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40636: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40638: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_465_p1' generates 64 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40674: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40676: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln220_1_fu_459_p2' generates 32 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40678: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_116' generates 32 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:40680: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln252_2_fu_669_p3' generates 5 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:39364: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:36946: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_716_p1' generates 64 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:36948: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_604_p1' generates 64 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:36950: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:36953: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:36984: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_716_p1' generates 64 bits.
[2021-01-30 15:34:56,050] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:36986: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_604_p1' generates 64 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:36988: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:36991: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37022: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_716_p1' generates 64 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37024: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_604_p1' generates 64 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37026: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37029: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37060: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_716_p1' generates 64 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37062: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_604_p1' generates 64 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37064: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37067: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37133: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37408: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_447_p1' generates 64 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37410: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_447_p1' generates 64 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37412: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_447_p1' generates 64 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37414: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_447_p1' generates 64 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37446: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_114' generates 32 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37448: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln220_1_fu_441_p2' generates 32 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37450: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_114' generates 32 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:37452: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln252_2_fu_661_p3' generates 6 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:35008: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30172: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_718_p1' generates 64 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30174: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_606_p1' generates 64 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30176: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30179: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,051] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30210: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_718_p1' generates 64 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30212: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_606_p1' generates 64 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30214: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30217: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30248: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_718_p1' generates 64 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30250: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_606_p1' generates 64 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30252: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30255: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30286: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln202_fu_718_p1' generates 64 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30288: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln248_fu_606_p1' generates 64 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30290: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30293: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30359: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30634: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_459_p1' generates 64 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30636: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_459_p1' generates 64 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30638: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_459_p1' generates 64 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30640: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln221_fu_459_p1' generates 64 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30676: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_110' generates 32 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30678: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln220_1_fu_453_p2' generates 32 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30680: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_110' generates 32 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:30682: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln252_2_fu_663_p3' generates 2 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19766: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19867: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_fu_675_p2' generates 4 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19871: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_1_reg_695' generates 16 bits.
[2021-01-30 15:34:56,052] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19873: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_V_1_reg_695' generates 16 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19875: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19877: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19879: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19881: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19883: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19885: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19887: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19889: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19891: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19893: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19895: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19897: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19899: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19901: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln142_fu_311_p1' generates 64 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19933: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_10_fu_548_p2' generates 1 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19935: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_11_fu_557_p2' generates 1 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19937: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_12_fu_566_p2' generates 1 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19939: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_1_fu_494_p2' generates 1 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19941: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_2_fu_503_p2' generates 1 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19943: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_3_fu_512_p2' generates 1 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19945: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_4_fu_521_p2' generates 1 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19947: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_5_fu_530_p2' generates 1 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19949: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_6_fu_539_p2' generates 1 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19951: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_7_fu_403_p2' generates 1 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19953: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_8_fu_419_p2' generates 1 bits.
[2021-01-30 15:34:56,053] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19955: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_9_fu_435_p2' generates 1 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19957: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_assign_reg_277' generates 32 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19959: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_fu_584_p2' generates 2 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19961: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_2_fu_600_p2' generates 2 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19963: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_3_fu_610_p2' generates 2 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19965: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_4_fu_620_p2' generates 3 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19967: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_7_reg_831' generates 2 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19969: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_8_fu_639_p2' generates 2 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19971: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_9_fu_649_p2' generates 2 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19973: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln700_11_fu_665_p2' generates 3 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19975: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln899_13_fu_575_p2' generates 1 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8680: Output port connection 'ip_addr' expects 17 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8680: Output port connection 'ip_addr' expects 19 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8680: Output port connection 'ip_addr' expects 16 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8680: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8680: Output port connection 'ip_addr' expects 15 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:8680: Output port connection 'ip_addr' expects 13 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:4680: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:4721: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:4741: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_025_0_reg_61' generates 8 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:3079: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:1944: Operator EQ expects 32 or 15 bits on the LHS, but LHS's VARREF 'addr_' generates 14 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:1996: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 15 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2004: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2007: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,054] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2020: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2030: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2044: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2051: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2064: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2082: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2096: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2113: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2116: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2004: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2020: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2030: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2044: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2051: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2064: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2082: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2096: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2113: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2004: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2020: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2030: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2044: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2051: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2064: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2082: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2096: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,055] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2113: Operator ASSIGNDLY expects 96 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2004: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2020: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2030: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2044: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2051: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2064: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2082: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2096: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2113: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:1576: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:1088: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:91933: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:87361: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:68897: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:68505: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:68283: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:67609: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:67170: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:66815: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:65735: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:64108: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:60908: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:60787: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:59038: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,056] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:56535: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:56228: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:54214: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:52882: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:42770: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:39660: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:39617: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:38023: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:36438: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:35801: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:34570: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:33763: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:33173: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:31587: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:24240: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:23447: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:19081: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:18206: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:3273: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:860: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2021-01-30 15:34:56,057] %Warning-WIDTH: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:475: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2021-01-30 15:34:56,057] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2004: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,057] %Warning-COMBDLY: *** See the manual before disabling this,
[2021-01-30 15:34:56,057] %Warning-COMBDLY: else you may end up with different sim results.
[2021-01-30 15:34:56,057] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2005: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,057] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2006: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2007: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2008: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2013: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2014: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2015: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2016: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2017: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2020: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2021: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2022: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2023: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2024: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2030: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2031: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2032: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2033: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2034: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2037: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2038: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2039: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2040: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2041: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2044: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2045: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,058] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2046: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2047: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2048: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2051: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2052: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2053: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2054: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2055: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2064: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2065: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2066: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2067: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2068: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2071: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2072: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2073: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2076: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2077: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2082: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2083: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2084: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2085: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2086: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2089: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2090: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,059] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2091: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2092: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2093: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2096: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2097: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2098: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2099: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2100: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2103: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2104: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2105: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2106: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2107: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2113: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2114: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2115: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2116: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:34:56,060] %Warning-COMBDLY: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_8ultobct/finn_design_wrapper.v:2117: Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).
[2021-01-30 15:35:07,786] make: Entering directory '/workspace/Diplomski_rad/finn_modified_docker_output_dir/pyverilator_ipstitched_q2qpa6s2'
[2021-01-30 15:35:07,786] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/pyverilator_ipstitched_q2qpa6s2/pyverilator_wrapper.cpp
[2021-01-30 15:35:07,787] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
[2021-01-30 15:35:07,787] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp
[2021-01-30 15:35:07,787] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper.cpp > Vfinn_design_wrapper__ALLcls.cpp
[2021-01-30 15:35:07,787] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLcls.cpp
[2021-01-30 15:35:07,787] /usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vfinn_design_wrapper__Trace.cpp Vfinn_design_wrapper__Syms.cpp Vfinn_design_wrapper__Trace__Slow.cpp > Vfinn_design_wrapper__ALLsup.cpp
[2021-01-30 15:35:07,787] g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o Vfinn_design_wrapper__ALLsup.o Vfinn_design_wrapper__ALLsup.cpp
[2021-01-30 15:35:07,787]       Archiving Vfinn_design_wrapper__ALL.a ...
[2021-01-30 15:35:07,787] ar r Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper__ALLcls.o Vfinn_design_wrapper__ALLsup.o
[2021-01-30 15:35:07,787] ranlib Vfinn_design_wrapper__ALL.a
[2021-01-30 15:35:07,787] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a    -o Vfinn_design_wrapper -lm -lstdc++  2>&1 | c++filt
[2021-01-30 15:35:07,787] make: Leaving directory '/workspace/Diplomski_rad/finn_modified_docker_output_dir/pyverilator_ipstitched_q2qpa6s2'
[2021-01-30 15:35:07,787] ar: creating Vfinn_design_wrapper__ALL.a
[2021-01-30 17:33:10,026] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_0
[2021-01-30 17:33:10,026]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,026] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_1
[2021-01-30 17:33:10,026]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,026] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_0
[2021-01-30 17:33:10,026]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,028] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_1
[2021-01-30 17:33:10,028]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,028] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_0
[2021-01-30 17:33:10,028]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,028] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_0
[2021-01-30 17:33:10,028]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,028] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_2
[2021-01-30 17:33:10,028]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,029] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_2
[2021-01-30 17:33:10,029]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,029] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_1
[2021-01-30 17:33:10,029]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,030] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_2
[2021-01-30 17:33:10,030]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,030] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_1
[2021-01-30 17:33:10,030]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,030] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_3
[2021-01-30 17:33:10,030]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,031] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_3
[2021-01-30 17:33:10,031]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,031] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_4
[2021-01-30 17:33:10,031]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,031] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_4
[2021-01-30 17:33:10,031]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,032] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_Batch_5
[2021-01-30 17:33:10,032]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,032] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_3
[2021-01-30 17:33:10,032]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,033] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_6
[2021-01-30 17:33:10,033]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,034] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for LabelSelect_Batch_0
[2021-01-30 17:33:10,034]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,034] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingFCLayer_Batch_5
[2021-01-30 17:33:10,034]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,034] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_Batch_2
[2021-01-30 17:33:10,034]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:33:10,072] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for LabelSelect_Batch_0
[2021-01-30 17:33:10,072] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_2
[2021-01-30 17:33:10,072] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_5
[2021-01-30 17:33:10,073]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,073]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,073]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,073] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_3
[2021-01-30 17:33:10,073] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_6
[2021-01-30 17:33:10,073]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,073]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,074] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_5
[2021-01-30 17:33:10,074]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,074] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_3
[2021-01-30 17:33:10,074] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_4
[2021-01-30 17:33:10,074] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_4
[2021-01-30 17:33:10,074]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,074]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,074]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,075] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_1
[2021-01-30 17:33:10,075] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_3
[2021-01-30 17:33:10,075]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,075]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,075] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_2
[2021-01-30 17:33:10,075]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,076] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_1
[2021-01-30 17:33:10,076]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,076] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_2
[2021-01-30 17:33:10,076]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,076] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_2
[2021-01-30 17:33:10,076]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,077] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_0
[2021-01-30 17:33:10,077] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataWidthConverter_Batch_0
[2021-01-30 17:33:10,077]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,077]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,077] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingFCLayer_Batch_1
[2021-01-30 17:33:10,077]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,077] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for Thresholding_Batch_0
[2021-01-30 17:33:10,078]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,078] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_1
[2021-01-30 17:33:10,078]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:10,078] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for ConvolutionInputGenerator_0
[2021-01-30 17:33:10,078]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:33:30,252] Running step: step_create_stitched_ip [10/15]
[2021-01-30 17:33:30,259] Running step: step_measure_rtlsim_performance [11/15]
[2021-01-30 17:33:30,265] Running step: step_make_pynq_driver [12/15]
[2021-01-30 17:33:30,900] PYNQ Python driver written into output_final/driver
[2021-01-30 17:33:30,909] Running step: step_out_of_context_synthesis [13/15]
[2021-01-30 17:33:30,915] Running step: step_synthesize_bitfile [14/15]
[2021-01-30 17:33:31,528] /workspace/finn/src/finn/transformation/fpgadataflow/floorplan.py:105: UserWarning: 27 nodes have no entry in the provided floorplan and no default value was set
[2021-01-30 17:33:31,528]   + "and no default value was set"
[2021-01-30 17:37:01,020] /workspace/finn/src/finn/transformation/fpgadataflow/insert_fifo.py:156: UserWarning: Overriding input FIFO depth to 32
[2021-01-30 17:37:01,020]   warnings.warn("Overriding input FIFO depth to 32")
[2021-01-30 17:37:01,020] /workspace/finn/src/finn/transformation/fpgadataflow/insert_fifo.py:202: UserWarning: Overriding output FIFO depth to 32
[2021-01-30 17:37:01,021]   warnings.warn("Overriding output FIFO depth to 32")
[2021-01-30 17:37:01,034] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_0
[2021-01-30 17:37:01,034]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:37:01,034] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_0
[2021-01-30 17:37:01,034]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:37:01,035] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0
[2021-01-30 17:37:01,035]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:37:01,035] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_1
[2021-01-30 17:37:01,035]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:37:01,035] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1
[2021-01-30 17:37:01,035]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:37:01,035] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_2
[2021-01-30 17:37:01,035]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:37:01,035] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2
[2021-01-30 17:37:01,035]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:37:01,036] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFCLayer_Batch_3
[2021-01-30 17:37:01,036]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:37:01,036] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_LabelSelect_Batch_0
[2021-01-30 17:37:01,036]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:37:01,075] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_LabelSelect_Batch_0
[2021-01-30 17:37:01,075]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:37:01,075] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2
[2021-01-30 17:37:01,075] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_3
[2021-01-30 17:37:01,076]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:37:01,075] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1
[2021-01-30 17:37:01,076]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:37:01,076]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:37:01,076] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_2
[2021-01-30 17:37:01,076]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:37:01,077] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0
[2021-01-30 17:37:01,077] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_1
[2021-01-30 17:37:01,077]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:37:01,077]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:37:01,077] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingFCLayer_Batch_0
[2021-01-30 17:37:01,077]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:37:01,077] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_ConvolutionInputGenerator_0
[2021-01-30 17:37:01,077]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:43:30,545] /workspace/finn/src/finn/transformation/fpgadataflow/insert_fifo.py:156: UserWarning: Overriding input FIFO depth to 32
[2021-01-30 17:43:30,545]   warnings.warn("Overriding input FIFO depth to 32")
[2021-01-30 17:43:30,545] /workspace/finn/src/finn/transformation/fpgadataflow/insert_fifo.py:202: UserWarning: Overriding output FIFO depth to 32
[2021-01-30 17:43:30,545]   warnings.warn("Overriding output FIFO depth to 32")
[2021-01-30 17:43:30,552] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_2_Thresholding_Batch_0
[2021-01-30 17:43:30,552]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:43:30,552] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_2_StreamingDataWidthConverter_Batch_0
[2021-01-30 17:43:30,552]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:43:30,552] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_2_ConvolutionInputGenerator_0
[2021-01-30 17:43:30,552]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:43:30,552] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_2_StreamingFIFO_1
[2021-01-30 17:43:30,552]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:43:30,553] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_2_StreamingFCLayer_Batch_0
[2021-01-30 17:43:30,553]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:43:30,553] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_2_StreamingDataWidthConverter_Batch_1
[2021-01-30 17:43:30,553]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:43:30,553] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_2_StreamingFIFO_2
[2021-01-30 17:43:30,553]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:43:30,553] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_2_ConvolutionInputGenerator_1
[2021-01-30 17:43:30,553]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:43:30,553] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_2_StreamingFIFO_3
[2021-01-30 17:43:30,553]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:43:30,554] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_2_StreamingFCLayer_Batch_1
[2021-01-30 17:43:30,554]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:43:30,554] /workspace/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_2_Thresholding_Batch_1
[2021-01-30 17:43:30,554]   warnings.warn("Using pre-existing code for %s" % node.name)
[2021-01-30 17:43:30,588] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_2_Thresholding_Batch_1
[2021-01-30 17:43:30,588]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:43:30,588] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_2_ConvolutionInputGenerator_1
[2021-01-30 17:43:30,588]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:43:30,588] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_2_StreamingFIFO_3
[2021-01-30 17:43:30,588] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_2_StreamingFCLayer_Batch_1
[2021-01-30 17:43:30,588] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_2_StreamingFIFO_2
[2021-01-30 17:43:30,589]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:43:30,589]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:43:30,589]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:43:30,589] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_2_StreamingDataWidthConverter_Batch_1
[2021-01-30 17:43:30,589]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:43:30,590] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_2_StreamingFIFO_1
[2021-01-30 17:43:30,590] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_2_StreamingFCLayer_Batch_0
[2021-01-30 17:43:30,590]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:43:30,590] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_2_StreamingDataWidthConverter_Batch_0
[2021-01-30 17:43:30,590] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_2_ConvolutionInputGenerator_0
[2021-01-30 17:43:30,590]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:43:30,590] /workspace/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:70: UserWarning: Using pre-existing IP for StreamingDataflowPartition_2_Thresholding_Batch_0
[2021-01-30 17:43:30,590]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:43:30,590]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2021-01-30 17:43:30,590]   warnings.warn("Using pre-existing IP for %s" % node.name)
