gpu_sim_cycle = 1078
gpu_sim_insn = 21504
gpu_ipc = 19.948
gpu_tot_sim_cycle = 1078
gpu_tot_sim_insn = 21504
gpu_tot_ipc =      19.9481
gpu_stall_dramfull = 0
gpu_stall_icnt2sh  = 16
gpu_total_sim_rate=21504
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 21504
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 4
gpgpu_n_accesses[global_load] = 64
gpgpu_n_accesses[global_store] = 32
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 2048
gpgpu_n_insn[store] = 1024
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 4096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:41	W0_Idle:5548	W0_Scoreboard:2269	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:672
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1355 n_act=4 n_pre=3 n_req=15 n_rd=60 n_write=0 bw_util=0.08439
n_activity=347 dram_eff=0.3458
bk0: 60a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1422i bk5: 0a 1422i bk6: 0a 1420i bk7: 0a 1410i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1412i bk11: 0a 1410i bk12: 0a 1400i bk13: 0a 1400i bk14: 0a 1398i bk15: 0a 1298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0583685
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=211 dram_eff=0.455
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1412i bk10: 0a 1412i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.033052
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0379747
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0365682
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=203 dram_eff=0.4729
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0365682
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=195 dram_eff=0.4923
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.035865
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=202 dram_eff=0.4752
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0414909
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0372714
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 12, Miss = 3 (0.25), PendingHit = 9 (0.75)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.250
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 1166
gpu_sim_insn = 43008
gpu_ipc = 36.885
gpu_tot_sim_cycle = 1166
gpu_tot_sim_insn = 43008
gpu_tot_ipc =      36.8851
gpu_stall_dramfull = 0
gpu_stall_icnt2sh  = 56
gpu_total_sim_rate=43008
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 43008
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 8
gpgpu_n_accesses[global_load] = 128
gpgpu_n_accesses[global_store] = 64
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 4096
gpgpu_n_insn[store] = 2048
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 8192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:88	W0_Idle:12166	W0_Scoreboard:4302	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1344
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538 n_nop=1423 n_act=4 n_pre=3 n_req=27 n_rd=108 n_write=0 bw_util=0.1404
n_activity=482 dram_eff=0.4481
bk0: 108a 1526i bk1: 0a 1526i bk2: 0a 1526i bk3: 0a 1526i bk4: 0a 1526i bk5: 0a 1526i bk6: 0a 1526i bk7: 0a 1526i bk8: 0a 1516i bk9: 0a 1516i bk10: 0a 1516i bk11: 0a 1516i bk12: 0a 1516i bk13: 0a 1514i bk14: 0a 1512i bk15: 0a 1402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.189207
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538 n_nop=1441 n_act=1 n_pre=0 n_req=24 n_rd=96 n_write=0 bw_util=0.1248
n_activity=347 dram_eff=0.5533
bk0: 96a 1526i bk1: 0a 1526i bk2: 0a 1526i bk3: 0a 1526i bk4: 0a 1526i bk5: 0a 1526i bk6: 0a 1526i bk7: 0a 1526i bk8: 0a 1516i bk9: 0a 1516i bk10: 0a 1516i bk11: 0a 1516i bk12: 0a 1516i bk13: 0a 1516i bk14: 0a 1516i bk15: 0a 1506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.151495
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538 n_nop=1441 n_act=1 n_pre=0 n_req=24 n_rd=96 n_write=0 bw_util=0.1248
n_activity=326 dram_eff=0.589
bk0: 96a 1526i bk1: 0a 1526i bk2: 0a 1526i bk3: 0a 1526i bk4: 0a 1526i bk5: 0a 1526i bk6: 0a 1526i bk7: 0a 1526i bk8: 0a 1516i bk9: 0a 1516i bk10: 0a 1516i bk11: 0a 1516i bk12: 0a 1516i bk13: 0a 1516i bk14: 0a 1516i bk15: 0a 1506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.197659
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538 n_nop=1441 n_act=1 n_pre=0 n_req=24 n_rd=96 n_write=0 bw_util=0.1248
n_activity=353 dram_eff=0.5439
bk0: 96a 1526i bk1: 0a 1526i bk2: 0a 1526i bk3: 0a 1526i bk4: 0a 1526i bk5: 0a 1526i bk6: 0a 1526i bk7: 0a 1528i bk8: 0a 1516i bk9: 0a 1516i bk10: 0a 1516i bk11: 0a 1516i bk12: 0a 1516i bk13: 0a 1516i bk14: 0a 1516i bk15: 0a 1506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.130039
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538 n_nop=1441 n_act=1 n_pre=0 n_req=24 n_rd=96 n_write=0 bw_util=0.1248
n_activity=350 dram_eff=0.5486
bk0: 96a 1526i bk1: 0a 1526i bk2: 0a 1526i bk3: 0a 1526i bk4: 0a 1526i bk5: 0a 1526i bk6: 0a 1526i bk7: 0a 1526i bk8: 0a 1516i bk9: 0a 1516i bk10: 0a 1516i bk11: 0a 1516i bk12: 0a 1516i bk13: 0a 1516i bk14: 0a 1516i bk15: 0a 1506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.163199
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538 n_nop=1441 n_act=1 n_pre=0 n_req=24 n_rd=96 n_write=0 bw_util=0.1248
n_activity=350 dram_eff=0.5486
bk0: 96a 1526i bk1: 0a 1526i bk2: 0a 1526i bk3: 0a 1526i bk4: 0a 1526i bk5: 0a 1526i bk6: 0a 1526i bk7: 0a 1526i bk8: 0a 1516i bk9: 0a 1516i bk10: 0a 1516i bk11: 0a 1516i bk12: 0a 1516i bk13: 0a 1516i bk14: 0a 1516i bk15: 0a 1506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.161899
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538 n_nop=1441 n_act=1 n_pre=0 n_req=24 n_rd=96 n_write=0 bw_util=0.1248
n_activity=357 dram_eff=0.5378
bk0: 96a 1526i bk1: 0a 1526i bk2: 0a 1526i bk3: 0a 1526i bk4: 0a 1526i bk5: 0a 1526i bk6: 0a 1526i bk7: 0a 1526i bk8: 0a 1516i bk9: 0a 1516i bk10: 0a 1516i bk11: 0a 1516i bk12: 0a 1516i bk13: 0a 1516i bk14: 0a 1516i bk15: 0a 1506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.276333
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1538 n_nop=1441 n_act=1 n_pre=0 n_req=24 n_rd=96 n_write=0 bw_util=0.1248
n_activity=358 dram_eff=0.5363
bk0: 96a 1526i bk1: 0a 1526i bk2: 0a 1526i bk3: 0a 1526i bk4: 0a 1526i bk5: 0a 1526i bk6: 0a 1526i bk7: 0a 1526i bk8: 0a 1516i bk9: 0a 1516i bk10: 0a 1516i bk11: 0a 1516i bk12: 0a 1516i bk13: 0a 1516i bk14: 0a 1516i bk15: 0a 1506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.163849
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 24, Miss = 3 (0.125), PendingHit = 9 (0.375)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.125
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 1422
gpu_sim_insn = 86016
gpu_ipc = 60.489
gpu_tot_sim_cycle = 1422
gpu_tot_sim_insn = 86016
gpu_tot_ipc =      60.4895
gpu_stall_dramfull = 541
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=86016
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 86016
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 256
gpgpu_n_accesses[global_store] = 128
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 8192
gpgpu_n_insn[store] = 4096
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:177	W0_Idle:31281	W0_Scoreboard:8476	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2688
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1876 n_nop=1666 n_act=4 n_pre=2 n_req=51 n_rd=204 n_write=0 bw_util=0.2175
n_activity=772 dram_eff=0.5285
bk0: 140a 1842i bk1: 64a 1842i bk2: 0a 1842i bk3: 0a 1842i bk4: 0a 1842i bk5: 0a 1842i bk6: 0a 1842i bk7: 0a 1841i bk8: 0a 1840i bk9: 0a 1840i bk10: 0a 1840i bk11: 0a 1840i bk12: 0a 1840i bk13: 0a 1840i bk14: 0a 1839i bk15: 0a 1740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.631663
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1876 n_nop=1682 n_act=2 n_pre=0 n_req=48 n_rd=192 n_write=0 bw_util=0.2047
n_activity=653 dram_eff=0.5881
bk0: 128a 1841i bk1: 64a 1842i bk2: 0a 1842i bk3: 0a 1842i bk4: 0a 1842i bk5: 0a 1842i bk6: 0a 1842i bk7: 0a 1842i bk8: 0a 1842i bk9: 0a 1842i bk10: 0a 1842i bk11: 0a 1842i bk12: 0a 1842i bk13: 0a 1842i bk14: 0a 1840i bk15: 0a 1820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.634861
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1876 n_nop=1682 n_act=2 n_pre=0 n_req=48 n_rd=192 n_write=0 bw_util=0.2047
n_activity=624 dram_eff=0.6154
bk0: 128a 1841i bk1: 64a 1842i bk2: 0a 1842i bk3: 0a 1842i bk4: 0a 1842i bk5: 0a 1842i bk6: 0a 1841i bk7: 0a 1840i bk8: 0a 1840i bk9: 0a 1840i bk10: 0a 1840i bk11: 0a 1840i bk12: 0a 1840i bk13: 0a 1840i bk14: 0a 1840i bk15: 0a 1820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.889126
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1876 n_nop=1682 n_act=2 n_pre=0 n_req=48 n_rd=192 n_write=0 bw_util=0.2047
n_activity=644 dram_eff=0.5963
bk0: 128a 1841i bk1: 64a 1842i bk2: 0a 1842i bk3: 0a 1842i bk4: 0a 1842i bk5: 0a 1842i bk6: 0a 1842i bk7: 0a 1842i bk8: 0a 1842i bk9: 0a 1841i bk10: 0a 1840i bk11: 0a 1840i bk12: 0a 1840i bk13: 0a 1840i bk14: 0a 1840i bk15: 0a 1820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.429104
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1876 n_nop=1682 n_act=2 n_pre=0 n_req=48 n_rd=192 n_write=0 bw_util=0.2047
n_activity=666 dram_eff=0.5766
bk0: 128a 1841i bk1: 64a 1842i bk2: 0a 1842i bk3: 0a 1842i bk4: 0a 1842i bk5: 0a 1842i bk6: 0a 1842i bk7: 0a 1842i bk8: 0a 1842i bk9: 0a 1842i bk10: 0a 1842i bk11: 0a 1842i bk12: 0a 1842i bk13: 0a 1842i bk14: 0a 1842i bk15: 0a 1820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.503198
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1876 n_nop=1682 n_act=2 n_pre=0 n_req=48 n_rd=192 n_write=0 bw_util=0.2047
n_activity=649 dram_eff=0.5917
bk0: 128a 1841i bk1: 64a 1842i bk2: 0a 1842i bk3: 0a 1842i bk4: 0a 1842i bk5: 0a 1842i bk6: 0a 1842i bk7: 0a 1842i bk8: 0a 1842i bk9: 0a 1842i bk10: 0a 1842i bk11: 0a 1842i bk12: 0a 1842i bk13: 0a 1842i bk14: 0a 1842i bk15: 0a 1820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.480277
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1876 n_nop=1682 n_act=2 n_pre=0 n_req=48 n_rd=192 n_write=0 bw_util=0.2047
n_activity=691 dram_eff=0.5557
bk0: 128a 1841i bk1: 64a 1842i bk2: 0a 1842i bk3: 0a 1842i bk4: 0a 1842i bk5: 0a 1842i bk6: 0a 1842i bk7: 0a 1842i bk8: 0a 1842i bk9: 0a 1842i bk10: 0a 1842i bk11: 0a 1842i bk12: 0a 1842i bk13: 0a 1840i bk14: 0a 1840i bk15: 0a 1820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.768657
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1876 n_nop=1682 n_act=2 n_pre=0 n_req=48 n_rd=192 n_write=0 bw_util=0.2047
n_activity=649 dram_eff=0.5917
bk0: 128a 1841i bk1: 64a 1842i bk2: 0a 1842i bk3: 0a 1842i bk4: 0a 1842i bk5: 0a 1842i bk6: 0a 1842i bk7: 0a 1842i bk8: 0a 1842i bk9: 0a 1842i bk10: 0a 1840i bk11: 0a 1840i bk12: 0a 1840i bk13: 0a 1840i bk14: 0a 1840i bk15: 0a 1820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.490938
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 2150
gpu_sim_insn = 172032
gpu_ipc = 80.015
gpu_tot_sim_cycle = 2150
gpu_tot_sim_insn = 172032
gpu_tot_ipc =      80.0149
gpu_stall_dramfull = 377
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=172032
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 172032
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 512
gpgpu_n_accesses[global_store] = 256
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 16384
gpgpu_n_insn[store] = 8192
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 32768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:271	W0_Idle:30836	W0_Scoreboard:28465	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5376
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2837 n_nop=2432 n_act=6 n_pre=3 n_req=99 n_rd=396 n_write=0 bw_util=0.2792
n_activity=1379 dram_eff=0.5743
bk0: 140a 2761i bk1: 128a 2753i bk2: 128a 2756i bk3: 0a 2740i bk4: 0a 2714i bk5: 0a 2743i bk6: 0a 2734i bk7: 0a 2729i bk8: 0a 2754i bk9: 0a 2736i bk10: 0a 2718i bk11: 0a 2701i bk12: 0a 2724i bk13: 0a 2728i bk14: 0a 2719i bk15: 0a 2606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=1.64223
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2837 n_nop=2450 n_act=3 n_pre=0 n_req=96 n_rd=384 n_write=0 bw_util=0.2707
n_activity=1376 dram_eff=0.5581
bk0: 128a 2781i bk1: 128a 2781i bk2: 128a 2781i bk3: 0a 2780i bk4: 0a 2779i bk5: 0a 2771i bk6: 0a 2771i bk7: 0a 2771i bk8: 0a 2769i bk9: 0a 2758i bk10: 0a 2753i bk11: 0a 2749i bk12: 0a 2743i bk13: 0a 2725i bk14: 0a 2750i bk15: 0a 2741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.23687
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2837 n_nop=2450 n_act=3 n_pre=0 n_req=96 n_rd=384 n_write=0 bw_util=0.2707
n_activity=1269 dram_eff=0.6052
bk0: 128a 2769i bk1: 128a 2757i bk2: 128a 2767i bk3: 0a 2762i bk4: 0a 2757i bk5: 0a 2757i bk6: 0a 2757i bk7: 0a 2757i bk8: 0a 2757i bk9: 0a 2757i bk10: 0a 2757i bk11: 0a 2756i bk12: 0a 2755i bk13: 0a 2744i bk14: 0a 2738i bk15: 0a 2737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=1.64011
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2837 n_nop=2450 n_act=3 n_pre=0 n_req=96 n_rd=384 n_write=0 bw_util=0.2707
n_activity=1361 dram_eff=0.5643
bk0: 128a 2781i bk1: 128a 2779i bk2: 128a 2772i bk3: 0a 2793i bk4: 0a 2775i bk5: 0a 2777i bk6: 0a 2775i bk7: 0a 2769i bk8: 0a 2756i bk9: 0a 2741i bk10: 0a 2771i bk11: 0a 2784i bk12: 0a 2745i bk13: 0a 2708i bk14: 0a 2730i bk15: 0a 2737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.112443
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2837 n_nop=2450 n_act=3 n_pre=0 n_req=96 n_rd=384 n_write=0 bw_util=0.2707
n_activity=1354 dram_eff=0.5672
bk0: 128a 2781i bk1: 128a 2781i bk2: 128a 2781i bk3: 0a 2781i bk4: 0a 2769i bk5: 0a 2763i bk6: 0a 2756i bk7: 0a 2757i bk8: 0a 2757i bk9: 0a 2756i bk10: 0a 2746i bk11: 0a 2746i bk12: 0a 2748i bk13: 0a 2740i bk14: 0a 2757i bk15: 0a 2745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.992598
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2837 n_nop=2450 n_act=3 n_pre=0 n_req=96 n_rd=384 n_write=0 bw_util=0.2707
n_activity=1403 dram_eff=0.5474
bk0: 128a 2781i bk1: 128a 2781i bk2: 128a 2781i bk3: 0a 2781i bk4: 0a 2783i bk5: 0a 2783i bk6: 0a 2768i bk7: 0a 2761i bk8: 0a 2771i bk9: 0a 2747i bk10: 0a 2759i bk11: 0a 2734i bk12: 0a 2751i bk13: 0a 2753i bk14: 0a 2757i bk15: 0a 2739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.166725
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2837 n_nop=2450 n_act=3 n_pre=0 n_req=96 n_rd=384 n_write=0 bw_util=0.2707
n_activity=1327 dram_eff=0.5787
bk0: 128a 2761i bk1: 128a 2751i bk2: 128a 2762i bk3: 0a 2773i bk4: 0a 2733i bk5: 0a 2715i bk6: 0a 2757i bk7: 0a 2737i bk8: 0a 2714i bk9: 0a 2755i bk10: 0a 2763i bk11: 0a 2729i bk12: 0a 2728i bk13: 0a 2719i bk14: 0a 2763i bk15: 0a 2728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.985901
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2837 n_nop=2450 n_act=3 n_pre=0 n_req=96 n_rd=384 n_write=0 bw_util=0.2707
n_activity=1384 dram_eff=0.5549
bk0: 128a 2782i bk1: 128a 2771i bk2: 128a 2771i bk3: 0a 2759i bk4: 0a 2748i bk5: 0a 2741i bk6: 0a 2728i bk7: 0a 2747i bk8: 0a 2764i bk9: 0a 2760i bk10: 0a 2733i bk11: 0a 2715i bk12: 0a 2713i bk13: 0a 2700i bk14: 0a 2716i bk15: 0a 2728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.868523
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 1078
gpu_sim_insn = 21504
gpu_ipc = 19.948
gpu_tot_sim_cycle = 1078
gpu_tot_sim_insn = 21504
gpu_tot_ipc =      19.9481
gpu_stall_dramfull = 0
gpu_stall_icnt2sh  = 16
gpu_total_sim_rate=21504
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 21504
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 4
gpgpu_n_accesses[global_load] = 64
gpgpu_n_accesses[global_store] = 32
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 2048
gpgpu_n_insn[store] = 1024
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 4096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:41	W0_Idle:5548	W0_Scoreboard:2269	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:672
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1355 n_act=4 n_pre=3 n_req=15 n_rd=60 n_write=0 bw_util=0.08439
n_activity=347 dram_eff=0.3458
bk0: 60a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1422i bk5: 0a 1422i bk6: 0a 1420i bk7: 0a 1410i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1412i bk11: 0a 1410i bk12: 0a 1400i bk13: 0a 1400i bk14: 0a 1398i bk15: 0a 1298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0583685
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=211 dram_eff=0.455
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1412i bk10: 0a 1412i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.033052
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0379747
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0365682
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=203 dram_eff=0.4729
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0365682
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=195 dram_eff=0.4923
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.035865
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=202 dram_eff=0.4752
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0414909
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0372714
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 12, Miss = 3 (0.25), PendingHit = 9 (0.75)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.250
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 3799
gpu_sim_insn = 342864
gpu_ipc = 90.251
gpu_tot_sim_cycle = 3799
gpu_tot_sim_insn = 342864
gpu_tot_ipc =      90.2511
gpu_stall_dramfull = 348
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=171432
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 342864
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 1018
gpgpu_n_accesses[global_store] = 509
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 32568
gpgpu_n_insn[store] = 16284
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 65236
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:816	W0_Idle:42197	W0_Scoreboard:59831	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:12	W29:0	W30:0	W31:0	W32:10704
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5014 n_nop=4222 n_act=9 n_pre=3 n_req=195 n_rd=780 n_write=0 bw_util=0.3111
n_activity=2708 dram_eff=0.5761
bk0: 140a 4894i bk1: 128a 4907i bk2: 128a 4877i bk3: 128a 4883i bk4: 128a 4842i bk5: 128a 4875i bk6: 0a 4880i bk7: 0a 4847i bk8: 0a 4838i bk9: 0a 4885i bk10: 0a 4792i bk11: 0a 4799i bk12: 0a 4792i bk13: 0a 4767i bk14: 0a 4765i bk15: 0a 4719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.980854
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5014 n_nop=4244 n_act=6 n_pre=0 n_req=191 n_rd=764 n_write=0 bw_util=0.3047
n_activity=2647 dram_eff=0.5773
bk0: 128a 4886i bk1: 128a 4848i bk2: 128a 4819i bk3: 128a 4824i bk4: 128a 4892i bk5: 124a 4881i bk6: 0a 4801i bk7: 0a 4791i bk8: 0a 4800i bk9: 0a 4818i bk10: 0a 4803i bk11: 0a 4826i bk12: 0a 4803i bk13: 0a 4741i bk14: 0a 4823i bk15: 0a 4783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.579777
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5014 n_nop=4244 n_act=6 n_pre=0 n_req=191 n_rd=764 n_write=0 bw_util=0.3047
n_activity=2651 dram_eff=0.5764
bk0: 128a 4908i bk1: 128a 4894i bk2: 128a 4907i bk3: 128a 4887i bk4: 128a 4894i bk5: 124a 4887i bk6: 0a 4867i bk7: 0a 4828i bk8: 0a 4832i bk9: 0a 4828i bk10: 0a 4853i bk11: 0a 4793i bk12: 0a 4830i bk13: 0a 4789i bk14: 0a 4756i bk15: 0a 4807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.40706
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5014 n_nop=4248 n_act=6 n_pre=0 n_req=190 n_rd=760 n_write=0 bw_util=0.3032
n_activity=2671 dram_eff=0.5691
bk0: 128a 4870i bk1: 128a 4886i bk2: 128a 4905i bk3: 124a 4879i bk4: 128a 4859i bk5: 124a 4839i bk6: 0a 4867i bk7: 0a 4893i bk8: 0a 4837i bk9: 0a 4816i bk10: 0a 4818i bk11: 0a 4810i bk12: 0a 4765i bk13: 0a 4766i bk14: 0a 4775i bk15: 0a 4783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.299561
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5014 n_nop=4244 n_act=6 n_pre=0 n_req=191 n_rd=764 n_write=0 bw_util=0.3047
n_activity=2672 dram_eff=0.5719
bk0: 128a 4893i bk1: 128a 4902i bk2: 128a 4877i bk3: 128a 4886i bk4: 128a 4885i bk5: 124a 4887i bk6: 0a 4864i bk7: 0a 4848i bk8: 0a 4845i bk9: 0a 4830i bk10: 0a 4831i bk11: 0a 4852i bk12: 0a 4788i bk13: 0a 4790i bk14: 0a 4797i bk15: 0a 4813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.32389
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5014 n_nop=4248 n_act=6 n_pre=0 n_req=190 n_rd=760 n_write=0 bw_util=0.3032
n_activity=2602 dram_eff=0.5842
bk0: 128a 4895i bk1: 124a 4890i bk2: 128a 4857i bk3: 128a 4835i bk4: 128a 4885i bk5: 124a 4825i bk6: 0a 4809i bk7: 0a 4889i bk8: 0a 4831i bk9: 0a 4813i bk10: 0a 4824i bk11: 0a 4824i bk12: 0a 4786i bk13: 0a 4748i bk14: 0a 4753i bk15: 0a 4757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.387116
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5014 n_nop=4244 n_act=6 n_pre=0 n_req=191 n_rd=764 n_write=0 bw_util=0.3047
n_activity=2731 dram_eff=0.5595
bk0: 128a 4872i bk1: 128a 4886i bk2: 128a 4889i bk3: 128a 4832i bk4: 128a 4875i bk5: 124a 4843i bk6: 0a 4818i bk7: 0a 4891i bk8: 0a 4842i bk9: 0a 4831i bk10: 0a 4813i bk11: 0a 4813i bk12: 0a 4844i bk13: 0a 4750i bk14: 0a 4781i bk15: 0a 4786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=1.21659
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5014 n_nop=4244 n_act=6 n_pre=0 n_req=191 n_rd=764 n_write=0 bw_util=0.3047
n_activity=2571 dram_eff=0.5943
bk0: 128a 4847i bk1: 128a 4846i bk2: 128a 4795i bk3: 128a 4833i bk4: 128a 4788i bk5: 124a 4813i bk6: 0a 4768i bk7: 0a 4783i bk8: 0a 4752i bk9: 0a 4772i bk10: 0a 4804i bk11: 0a 4707i bk12: 0a 4702i bk13: 0a 4698i bk14: 0a 4727i bk15: 0a 4797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.62166
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 6994
gpu_sim_insn = 685728
gpu_ipc = 98.045
gpu_tot_sim_cycle = 6994
gpu_tot_sim_insn = 685728
gpu_tot_ipc =      98.0452
gpu_stall_dramfull = 551
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=228576
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 685728
gpgpu_n_stall_shd_mem = 28028
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 2036
gpgpu_n_accesses[global_store] = 1018
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 65136
gpgpu_n_insn[store] = 32568
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 130472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2590
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2590
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 17931
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 7507
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:28633	W0_Idle:70271	W0_Scoreboard:89006	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:12	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21420
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9231 n_nop=7673 n_act=15 n_pre=3 n_req=385 n_rd=1540 n_write=0 bw_util=0.3337
n_activity=5613 dram_eff=0.5487
bk0: 140a 8819i bk1: 128a 8852i bk2: 128a 8870i bk3: 128a 8880i bk4: 128a 8852i bk5: 128a 8844i bk6: 128a 8843i bk7: 128a 8862i bk8: 128a 8814i bk9: 128a 8811i bk10: 128a 8818i bk11: 120a 8677i bk12: 0a 8782i bk13: 0a 8789i bk14: 0a 8632i bk15: 0a 8701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.657242
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9231 n_nop=7691 n_act=12 n_pre=0 n_req=382 n_rd=1528 n_write=0 bw_util=0.3311
n_activity=5517 dram_eff=0.5539
bk0: 128a 8980i bk1: 128a 8866i bk2: 128a 8965i bk3: 128a 8873i bk4: 128a 8918i bk5: 128a 8843i bk6: 128a 8923i bk7: 128a 8925i bk8: 128a 8872i bk9: 128a 8814i bk10: 128a 8892i bk11: 120a 8833i bk12: 0a 8804i bk13: 0a 8783i bk14: 0a 8781i bk15: 0a 8828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.155888
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9231 n_nop=7691 n_act=12 n_pre=0 n_req=382 n_rd=1528 n_write=0 bw_util=0.3311
n_activity=5424 dram_eff=0.5634
bk0: 128a 8961i bk1: 128a 8939i bk2: 128a 8868i bk3: 128a 8876i bk4: 128a 8891i bk5: 128a 8809i bk6: 128a 8705i bk7: 128a 8794i bk8: 128a 8717i bk9: 128a 8751i bk10: 128a 8718i bk11: 120a 8717i bk12: 0a 8767i bk13: 0a 8681i bk14: 0a 8718i bk15: 0a 8729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.643917
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9231 n_nop=7691 n_act=12 n_pre=0 n_req=382 n_rd=1528 n_write=0 bw_util=0.3311
n_activity=5298 dram_eff=0.5768
bk0: 128a 8914i bk1: 128a 8914i bk2: 128a 8881i bk3: 128a 8863i bk4: 128a 8879i bk5: 128a 8891i bk6: 128a 8808i bk7: 128a 8817i bk8: 128a 8786i bk9: 128a 8806i bk10: 128a 8861i bk11: 120a 8776i bk12: 0a 8788i bk13: 0a 8811i bk14: 0a 8768i bk15: 0a 8730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.109739
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9231 n_nop=7691 n_act=12 n_pre=0 n_req=382 n_rd=1528 n_write=0 bw_util=0.3311
n_activity=5413 dram_eff=0.5646
bk0: 128a 8865i bk1: 128a 8921i bk2: 128a 8879i bk3: 128a 8837i bk4: 128a 8866i bk5: 128a 8777i bk6: 128a 8816i bk7: 128a 8784i bk8: 128a 8696i bk9: 128a 8726i bk10: 128a 8729i bk11: 120a 8751i bk12: 0a 8690i bk13: 0a 8688i bk14: 0a 8739i bk15: 0a 8755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.833063
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9231 n_nop=7691 n_act=12 n_pre=0 n_req=382 n_rd=1528 n_write=0 bw_util=0.3311
n_activity=5413 dram_eff=0.5646
bk0: 128a 8955i bk1: 128a 8942i bk2: 128a 8988i bk3: 128a 8901i bk4: 128a 8831i bk5: 128a 8930i bk6: 128a 8926i bk7: 128a 8861i bk8: 128a 8815i bk9: 128a 8819i bk10: 128a 8747i bk11: 120a 8758i bk12: 0a 8765i bk13: 0a 8826i bk14: 0a 8732i bk15: 0a 8766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.117322
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9231 n_nop=7695 n_act=12 n_pre=0 n_req=381 n_rd=1524 n_write=0 bw_util=0.3302
n_activity=5378 dram_eff=0.5668
bk0: 128a 8961i bk1: 128a 8816i bk2: 128a 8855i bk3: 128a 8850i bk4: 128a 8821i bk5: 128a 8776i bk6: 128a 8797i bk7: 128a 8695i bk8: 128a 8743i bk9: 128a 8763i bk10: 128a 8691i bk11: 116a 8777i bk12: 0a 8692i bk13: 0a 8749i bk14: 0a 8785i bk15: 0a 8695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=1.03207
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9231 n_nop=7695 n_act=12 n_pre=0 n_req=381 n_rd=1524 n_write=0 bw_util=0.3302
n_activity=5519 dram_eff=0.5523
bk0: 128a 8989i bk1: 128a 8981i bk2: 128a 8920i bk3: 128a 8964i bk4: 128a 8980i bk5: 128a 8877i bk6: 128a 8858i bk7: 128a 8901i bk8: 128a 8874i bk9: 128a 8855i bk10: 128a 8849i bk11: 116a 8819i bk12: 0a 8744i bk13: 0a 8813i bk14: 0a 8795i bk15: 0a 8752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.103347
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 7263
gpu_sim_insn = 688128
gpu_ipc = 94.744
gpu_tot_sim_cycle = 7263
gpu_tot_sim_insn = 688128
gpu_tot_ipc =      94.7443
gpu_stall_dramfull = 533
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=172032
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 688128
gpgpu_n_stall_shd_mem = 30737
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 2048
gpgpu_n_accesses[global_store] = 1024
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 65536
gpgpu_n_insn[store] = 32768
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 131072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2590
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2590
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 19458
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 8689
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:29631	W0_Idle:69513	W0_Scoreboard:89510	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9586 n_nop=8020 n_act=15 n_pre=3 n_req=387 n_rd=1548 n_write=0 bw_util=0.323
n_activity=5859 dram_eff=0.5284
bk0: 140a 9191i bk1: 128a 9136i bk2: 128a 9212i bk3: 128a 9211i bk4: 128a 9150i bk5: 128a 9207i bk6: 128a 9293i bk7: 128a 9215i bk8: 128a 9205i bk9: 128a 9151i bk10: 128a 9148i bk11: 128a 9120i bk12: 0a 9070i bk13: 0a 9169i bk14: 0a 9112i bk15: 0a 8922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.562904
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9586 n_nop=8038 n_act=12 n_pre=0 n_req=384 n_rd=1536 n_write=0 bw_util=0.3205
n_activity=5509 dram_eff=0.5576
bk0: 128a 9295i bk1: 128a 9217i bk2: 128a 9272i bk3: 128a 9217i bk4: 128a 9235i bk5: 128a 9222i bk6: 128a 9228i bk7: 128a 9135i bk8: 128a 9072i bk9: 128a 9184i bk10: 128a 9149i bk11: 128a 9136i bk12: 0a 9179i bk13: 0a 9100i bk14: 0a 9120i bk15: 0a 9086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.174004
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9586 n_nop=8038 n_act=12 n_pre=0 n_req=384 n_rd=1536 n_write=0 bw_util=0.3205
n_activity=5660 dram_eff=0.5428
bk0: 128a 9254i bk1: 128a 9254i bk2: 128a 9152i bk3: 128a 9236i bk4: 128a 9200i bk5: 128a 9089i bk6: 128a 9077i bk7: 128a 9144i bk8: 128a 9146i bk9: 128a 9108i bk10: 128a 9152i bk11: 128a 9110i bk12: 0a 9119i bk13: 0a 9034i bk14: 0a 9135i bk15: 0a 9166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.656374
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9586 n_nop=8038 n_act=12 n_pre=0 n_req=384 n_rd=1536 n_write=0 bw_util=0.3205
n_activity=5504 dram_eff=0.5581
bk0: 128a 9212i bk1: 128a 9234i bk2: 128a 9280i bk3: 128a 9270i bk4: 128a 9220i bk5: 128a 9222i bk6: 128a 9232i bk7: 128a 9219i bk8: 128a 9263i bk9: 128a 9206i bk10: 128a 9095i bk11: 128a 9226i bk12: 0a 9181i bk13: 0a 9170i bk14: 0a 9181i bk15: 0a 9113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.157939
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9586 n_nop=8038 n_act=12 n_pre=0 n_req=384 n_rd=1536 n_write=0 bw_util=0.3205
n_activity=5697 dram_eff=0.5392
bk0: 128a 9371i bk1: 128a 9244i bk2: 128a 9251i bk3: 128a 9193i bk4: 128a 9241i bk5: 128a 9190i bk6: 128a 9225i bk7: 128a 9175i bk8: 128a 9134i bk9: 128a 9082i bk10: 128a 9040i bk11: 128a 9129i bk12: 0a 9131i bk13: 0a 8992i bk14: 0a 9111i bk15: 0a 9037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.558419
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9586 n_nop=8038 n_act=12 n_pre=0 n_req=384 n_rd=1536 n_write=0 bw_util=0.3205
n_activity=5619 dram_eff=0.5467
bk0: 128a 9338i bk1: 128a 9293i bk2: 128a 9252i bk3: 128a 9360i bk4: 128a 9204i bk5: 128a 9243i bk6: 128a 9256i bk7: 128a 9233i bk8: 128a 9240i bk9: 128a 9201i bk10: 128a 9146i bk11: 128a 9199i bk12: 0a 9046i bk13: 0a 9120i bk14: 0a 9102i bk15: 0a 9051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.167223
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9586 n_nop=8038 n_act=12 n_pre=0 n_req=384 n_rd=1536 n_write=0 bw_util=0.3205
n_activity=5682 dram_eff=0.5407
bk0: 128a 9308i bk1: 128a 9280i bk2: 128a 9220i bk3: 128a 9305i bk4: 128a 9202i bk5: 128a 9227i bk6: 128a 9128i bk7: 128a 9242i bk8: 128a 9124i bk9: 128a 9063i bk10: 128a 9051i bk11: 128a 9055i bk12: 0a 9140i bk13: 0a 9132i bk14: 0a 9136i bk15: 0a 9110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.539433
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9586 n_nop=8038 n_act=12 n_pre=0 n_req=384 n_rd=1536 n_write=0 bw_util=0.3205
n_activity=5467 dram_eff=0.5619
bk0: 128a 9369i bk1: 128a 9323i bk2: 128a 9237i bk3: 128a 9284i bk4: 128a 9282i bk5: 128a 9287i bk6: 128a 9231i bk7: 128a 9288i bk8: 128a 9159i bk9: 128a 9196i bk10: 128a 9197i bk11: 128a 9100i bk12: 0a 9153i bk13: 0a 9096i bk14: 0a 9191i bk15: 0a 8987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.201648
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 12355
gpu_sim_insn = 1376256
gpu_ipc = 111.393
gpu_tot_sim_cycle = 12355
gpu_tot_sim_insn = 1376256
gpu_tot_ipc =     111.3926
gpu_stall_dramfull = 527
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=196608
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 1376256
gpgpu_n_stall_shd_mem = 54059
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 4096
gpgpu_n_accesses[global_store] = 2048
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 131072
gpgpu_n_insn[store] = 65536
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 262144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2590
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2590
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34176
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 17293
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:58839	W0_Idle:98242	W0_Scoreboard:190993	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43008
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12854 n_act=63 n_pre=47 n_req=836 n_rd=3084 n_write=260 bw_util=0.4101
n_activity=11328 dram_eff=0.5904
bk0: 268a 15541i bk1: 256a 15551i bk2: 256a 15522i bk3: 256a 15457i bk4: 256a 15303i bk5: 256a 15268i bk6: 256a 15273i bk7: 256a 15126i bk8: 128a 15237i bk9: 128a 15285i bk10: 128a 15292i bk11: 128a 15282i bk12: 128a 15286i bk13: 128a 15023i bk14: 128a 14657i bk15: 128a 14137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.698185
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12900 n_act=54 n_pre=38 n_req=829 n_rd=3072 n_write=244 bw_util=0.4067
n_activity=11136 dram_eff=0.5955
bk0: 256a 15490i bk1: 256a 15639i bk2: 256a 15493i bk3: 256a 15443i bk4: 256a 15314i bk5: 256a 15376i bk6: 256a 15191i bk7: 256a 15252i bk8: 128a 15166i bk9: 128a 15174i bk10: 128a 15246i bk11: 128a 15287i bk12: 128a 15191i bk13: 128a 15048i bk14: 128a 14917i bk15: 128a 14399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.336399
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12912 n_act=40 n_pre=24 n_req=833 n_rd=3072 n_write=260 bw_util=0.4086
n_activity=11336 dram_eff=0.5879
bk0: 256a 15608i bk1: 256a 15516i bk2: 256a 15388i bk3: 256a 15398i bk4: 256a 15273i bk5: 256a 15239i bk6: 256a 15215i bk7: 256a 15231i bk8: 128a 15246i bk9: 128a 15400i bk10: 128a 15378i bk11: 128a 15449i bk12: 128a 15153i bk13: 128a 15080i bk14: 128a 15112i bk15: 128a 14717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.506009
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12892 n_act=58 n_pre=42 n_req=829 n_rd=3072 n_write=244 bw_util=0.4067
n_activity=11308 dram_eff=0.5865
bk0: 256a 15663i bk1: 256a 15632i bk2: 256a 15556i bk3: 256a 15277i bk4: 256a 15350i bk5: 256a 15274i bk6: 256a 15452i bk7: 256a 15283i bk8: 128a 15360i bk9: 128a 15353i bk10: 128a 15317i bk11: 128a 15281i bk12: 128a 15027i bk13: 128a 15071i bk14: 128a 14935i bk15: 128a 14163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.288754
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12892 n_act=50 n_pre=34 n_req=833 n_rd=3072 n_write=260 bw_util=0.4086
n_activity=11508 dram_eff=0.5791
bk0: 256a 15434i bk1: 256a 15560i bk2: 256a 15557i bk3: 256a 15566i bk4: 256a 15384i bk5: 256a 15492i bk6: 256a 15324i bk7: 256a 15356i bk8: 128a 15387i bk9: 128a 15357i bk10: 128a 15190i bk11: 128a 15370i bk12: 128a 15171i bk13: 128a 15173i bk14: 128a 14867i bk15: 128a 14495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.471732
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12912 n_act=48 n_pre=32 n_req=829 n_rd=3072 n_write=244 bw_util=0.4067
n_activity=11655 dram_eff=0.569
bk0: 256a 15455i bk1: 256a 15585i bk2: 256a 15497i bk3: 256a 15463i bk4: 256a 15444i bk5: 256a 15486i bk6: 256a 15468i bk7: 256a 15258i bk8: 128a 15272i bk9: 128a 15405i bk10: 128a 15264i bk11: 128a 15337i bk12: 128a 15160i bk13: 128a 14830i bk14: 128a 14802i bk15: 128a 14428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.286914
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12908 n_act=40 n_pre=24 n_req=834 n_rd=3072 n_write=264 bw_util=0.4091
n_activity=11451 dram_eff=0.5827
bk0: 256a 15421i bk1: 256a 15462i bk2: 256a 15425i bk3: 256a 15445i bk4: 256a 15289i bk5: 256a 15224i bk6: 256a 15280i bk7: 256a 15298i bk8: 128a 15250i bk9: 128a 15283i bk10: 128a 15232i bk11: 128a 15329i bk12: 128a 15373i bk13: 128a 15204i bk14: 128a 14986i bk15: 128a 14681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.534155
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12900 n_act=48 n_pre=32 n_req=832 n_rd=3072 n_write=256 bw_util=0.4081
n_activity=11839 dram_eff=0.5622
bk0: 256a 15626i bk1: 256a 15462i bk2: 256a 15493i bk3: 256a 15468i bk4: 256a 15490i bk5: 256a 15242i bk6: 256a 15224i bk7: 256a 15390i bk8: 128a 15170i bk9: 128a 15415i bk10: 128a 15292i bk11: 128a 15195i bk12: 128a 15204i bk13: 128a 15243i bk14: 128a 14924i bk15: 128a 14584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.206954
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 12355
gpu_sim_insn = 1376256
gpu_ipc = 111.393
gpu_tot_sim_cycle = 12355
gpu_tot_sim_insn = 1376256
gpu_tot_ipc =     111.3926
gpu_stall_dramfull = 527
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=196608
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 1376256
gpgpu_n_stall_shd_mem = 54059
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 4096
gpgpu_n_accesses[global_store] = 2048
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 131072
gpgpu_n_insn[store] = 65536
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 262144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2590
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2590
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34176
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 17293
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:58839	W0_Idle:98242	W0_Scoreboard:190993	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43008
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12854 n_act=63 n_pre=47 n_req=836 n_rd=3084 n_write=260 bw_util=0.4101
n_activity=11328 dram_eff=0.5904
bk0: 268a 15541i bk1: 256a 15551i bk2: 256a 15522i bk3: 256a 15457i bk4: 256a 15303i bk5: 256a 15268i bk6: 256a 15273i bk7: 256a 15126i bk8: 128a 15237i bk9: 128a 15285i bk10: 128a 15292i bk11: 128a 15282i bk12: 128a 15286i bk13: 128a 15023i bk14: 128a 14657i bk15: 128a 14137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.698185
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12900 n_act=54 n_pre=38 n_req=829 n_rd=3072 n_write=244 bw_util=0.4067
n_activity=11136 dram_eff=0.5955
bk0: 256a 15490i bk1: 256a 15639i bk2: 256a 15493i bk3: 256a 15443i bk4: 256a 15314i bk5: 256a 15376i bk6: 256a 15191i bk7: 256a 15252i bk8: 128a 15166i bk9: 128a 15174i bk10: 128a 15246i bk11: 128a 15287i bk12: 128a 15191i bk13: 128a 15048i bk14: 128a 14917i bk15: 128a 14399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.336399
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12912 n_act=40 n_pre=24 n_req=833 n_rd=3072 n_write=260 bw_util=0.4086
n_activity=11336 dram_eff=0.5879
bk0: 256a 15608i bk1: 256a 15516i bk2: 256a 15388i bk3: 256a 15398i bk4: 256a 15273i bk5: 256a 15239i bk6: 256a 15215i bk7: 256a 15231i bk8: 128a 15246i bk9: 128a 15400i bk10: 128a 15378i bk11: 128a 15449i bk12: 128a 15153i bk13: 128a 15080i bk14: 128a 15112i bk15: 128a 14717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.506009
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12892 n_act=58 n_pre=42 n_req=829 n_rd=3072 n_write=244 bw_util=0.4067
n_activity=11308 dram_eff=0.5865
bk0: 256a 15663i bk1: 256a 15632i bk2: 256a 15556i bk3: 256a 15277i bk4: 256a 15350i bk5: 256a 15274i bk6: 256a 15452i bk7: 256a 15283i bk8: 128a 15360i bk9: 128a 15353i bk10: 128a 15317i bk11: 128a 15281i bk12: 128a 15027i bk13: 128a 15071i bk14: 128a 14935i bk15: 128a 14163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.288754
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12892 n_act=50 n_pre=34 n_req=833 n_rd=3072 n_write=260 bw_util=0.4086
n_activity=11508 dram_eff=0.5791
bk0: 256a 15434i bk1: 256a 15560i bk2: 256a 15557i bk3: 256a 15566i bk4: 256a 15384i bk5: 256a 15492i bk6: 256a 15324i bk7: 256a 15356i bk8: 128a 15387i bk9: 128a 15357i bk10: 128a 15190i bk11: 128a 15370i bk12: 128a 15171i bk13: 128a 15173i bk14: 128a 14867i bk15: 128a 14495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.471732
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12912 n_act=48 n_pre=32 n_req=829 n_rd=3072 n_write=244 bw_util=0.4067
n_activity=11655 dram_eff=0.569
bk0: 256a 15455i bk1: 256a 15585i bk2: 256a 15497i bk3: 256a 15463i bk4: 256a 15444i bk5: 256a 15486i bk6: 256a 15468i bk7: 256a 15258i bk8: 128a 15272i bk9: 128a 15405i bk10: 128a 15264i bk11: 128a 15337i bk12: 128a 15160i bk13: 128a 14830i bk14: 128a 14802i bk15: 128a 14428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.286914
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12908 n_act=40 n_pre=24 n_req=834 n_rd=3072 n_write=264 bw_util=0.4091
n_activity=11451 dram_eff=0.5827
bk0: 256a 15421i bk1: 256a 15462i bk2: 256a 15425i bk3: 256a 15445i bk4: 256a 15289i bk5: 256a 15224i bk6: 256a 15280i bk7: 256a 15298i bk8: 128a 15250i bk9: 128a 15283i bk10: 128a 15232i bk11: 128a 15329i bk12: 128a 15373i bk13: 128a 15204i bk14: 128a 14986i bk15: 128a 14681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.534155
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16308 n_nop=12900 n_act=48 n_pre=32 n_req=832 n_rd=3072 n_write=256 bw_util=0.4081
n_activity=11839 dram_eff=0.5622
bk0: 256a 15626i bk1: 256a 15462i bk2: 256a 15493i bk3: 256a 15468i bk4: 256a 15490i bk5: 256a 15242i bk6: 256a 15224i bk7: 256a 15390i bk8: 128a 15170i bk9: 128a 15415i bk10: 128a 15292i bk11: 128a 15195i bk12: 128a 15204i bk13: 128a 15243i bk14: 128a 14924i bk15: 128a 14584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.206954
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 12275
gpu_sim_insn = 1376256
gpu_ipc = 112.119
gpu_tot_sim_cycle = 12275
gpu_tot_sim_insn = 1376256
gpu_tot_ipc =     112.1186
gpu_stall_dramfull = 527
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=196608
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 1376256
gpgpu_n_stall_shd_mem = 55738
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 4096
gpgpu_n_accesses[global_store] = 2048
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 131072
gpgpu_n_insn[store] = 65536
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 262144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2590
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2590
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34798
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 18350
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:60647	W0_Idle:96496	W0_Scoreboard:186681	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43008
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12732 n_act=71 n_pre=55 n_req=836 n_rd=3084 n_write=260 bw_util=0.4128
n_activity=11413 dram_eff=0.586
bk0: 268a 15464i bk1: 256a 15471i bk2: 256a 15327i bk3: 256a 15349i bk4: 256a 15222i bk5: 256a 15110i bk6: 256a 15180i bk7: 256a 15098i bk8: 128a 15158i bk9: 128a 15159i bk10: 128a 15107i bk11: 128a 15133i bk12: 128a 15147i bk13: 128a 14887i bk14: 128a 14726i bk15: 128a 13912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.574312
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=60 n_pre=44 n_req=829 n_rd=3072 n_write=244 bw_util=0.4093
n_activity=11317 dram_eff=0.586
bk0: 256a 15510i bk1: 256a 15651i bk2: 256a 15352i bk3: 256a 15437i bk4: 256a 15327i bk5: 256a 15306i bk6: 256a 15199i bk7: 256a 15179i bk8: 128a 15178i bk9: 128a 15218i bk10: 128a 15250i bk11: 128a 15359i bk12: 128a 15117i bk13: 128a 15080i bk14: 128a 14840i bk15: 128a 14220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.270275
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=52 n_pre=36 n_req=833 n_rd=3072 n_write=260 bw_util=0.4113
n_activity=11431 dram_eff=0.583
bk0: 256a 15507i bk1: 256a 15370i bk2: 256a 15305i bk3: 256a 15255i bk4: 256a 15094i bk5: 256a 15120i bk6: 256a 15146i bk7: 256a 15144i bk8: 128a 15268i bk9: 128a 15298i bk10: 128a 15294i bk11: 128a 15248i bk12: 128a 15054i bk13: 128a 14864i bk14: 128a 14802i bk15: 128a 14400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.512344
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12774 n_act=64 n_pre=48 n_req=829 n_rd=3072 n_write=244 bw_util=0.4093
n_activity=11444 dram_eff=0.5795
bk0: 256a 15463i bk1: 256a 15497i bk2: 256a 15436i bk3: 256a 15196i bk4: 256a 15342i bk5: 256a 15227i bk6: 256a 15375i bk7: 256a 15161i bk8: 128a 15300i bk9: 128a 15302i bk10: 128a 15312i bk11: 128a 15254i bk12: 128a 15120i bk13: 128a 15023i bk14: 128a 14801i bk15: 128a 13982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.242933
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=52 n_pre=36 n_req=833 n_rd=3072 n_write=260 bw_util=0.4113
n_activity=11524 dram_eff=0.5783
bk0: 256a 15338i bk1: 256a 15334i bk2: 256a 15374i bk3: 256a 15297i bk4: 256a 15260i bk5: 256a 15298i bk6: 256a 15245i bk7: 256a 15146i bk8: 128a 15321i bk9: 128a 15205i bk10: 128a 15327i bk11: 128a 15258i bk12: 128a 15144i bk13: 128a 15000i bk14: 128a 14730i bk15: 128a 14238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.432107
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=60 n_pre=44 n_req=829 n_rd=3072 n_write=244 bw_util=0.4093
n_activity=11480 dram_eff=0.5777
bk0: 256a 15584i bk1: 256a 15516i bk2: 256a 15499i bk3: 256a 15339i bk4: 256a 15306i bk5: 256a 15363i bk6: 256a 15207i bk7: 256a 15128i bk8: 128a 15165i bk9: 128a 15394i bk10: 128a 14961i bk11: 128a 15250i bk12: 128a 15099i bk13: 128a 14867i bk14: 128a 14630i bk15: 128a 14117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.225034
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=50 n_pre=34 n_req=834 n_rd=3072 n_write=264 bw_util=0.4118
n_activity=11499 dram_eff=0.5802
bk0: 256a 15330i bk1: 256a 15516i bk2: 256a 15389i bk3: 256a 15412i bk4: 256a 15329i bk5: 256a 15212i bk6: 256a 15377i bk7: 256a 15400i bk8: 128a 15165i bk9: 128a 15265i bk10: 128a 15067i bk11: 128a 15232i bk12: 128a 15213i bk13: 128a 15139i bk14: 128a 14689i bk15: 128a 14371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.478459
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=54 n_pre=38 n_req=832 n_rd=3072 n_write=256 bw_util=0.4108
n_activity=11556 dram_eff=0.576
bk0: 256a 15337i bk1: 256a 15432i bk2: 256a 15512i bk3: 256a 15334i bk4: 256a 15303i bk5: 256a 15300i bk6: 256a 15144i bk7: 256a 15216i bk8: 128a 15304i bk9: 128a 15319i bk10: 128a 15228i bk11: 128a 15070i bk12: 128a 14998i bk13: 128a 15140i bk14: 128a 14759i bk15: 128a 14448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.19763
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 22883
gpu_sim_insn = 2752512
gpu_ipc = 120.286
gpu_tot_sim_cycle = 22883
gpu_tot_sim_insn = 2752512
gpu_tot_ipc =     120.2863
gpu_stall_dramfull = 524
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=196608
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 2752512
gpgpu_n_stall_shd_mem = 85885
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 8192
gpgpu_n_accesses[global_store] = 4096
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 262144
gpgpu_n_insn[store] = 131072
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 524288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2590
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2590
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 56169
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 27126
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:86941	W0_Idle:110159	W0_Scoreboard:442324	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:86016
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30205 n_nop=22061 n_act=364 n_pre=348 n_req=1858 n_rd=6156 n_write=1276 bw_util=0.4921
n_activity=26065 dram_eff=0.5703
bk0: 396a 27245i bk1: 384a 29214i bk2: 384a 29284i bk3: 384a 29008i bk4: 384a 28692i bk5: 384a 28309i bk6: 384a 27747i bk7: 384a 27133i bk8: 384a 26143i bk9: 384a 24905i bk10: 384a 26782i bk11: 384a 27158i bk12: 384a 26375i bk13: 384a 25085i bk14: 384a 22773i bk15: 384a 20105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.06135
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30205 n_nop=22033 n_act=394 n_pre=378 n_req=1850 n_rd=6144 n_write=1256 bw_util=0.49
n_activity=25641 dram_eff=0.5772
bk0: 384a 26793i bk1: 384a 28726i bk2: 384a 29047i bk3: 384a 28766i bk4: 384a 28523i bk5: 384a 28141i bk6: 384a 27499i bk7: 384a 26784i bk8: 384a 26145i bk9: 384a 24766i bk10: 384a 26424i bk11: 384a 26749i bk12: 384a 26008i bk13: 384a 24643i bk14: 384a 22364i bk15: 384a 19703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.48767
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30205 n_nop=22135 n_act=335 n_pre=319 n_req=1854 n_rd=6144 n_write=1272 bw_util=0.491
n_activity=25792 dram_eff=0.5751
bk0: 384a 27201i bk1: 384a 28970i bk2: 384a 29082i bk3: 384a 28748i bk4: 384a 28370i bk5: 384a 27967i bk6: 384a 27770i bk7: 384a 27038i bk8: 384a 26128i bk9: 384a 25062i bk10: 384a 26445i bk11: 384a 26857i bk12: 384a 26539i bk13: 384a 25243i bk14: 384a 23301i bk15: 384a 20809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.16878
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30205 n_nop=22041 n_act=394 n_pre=378 n_req=1848 n_rd=6144 n_write=1248 bw_util=0.4895
n_activity=25862 dram_eff=0.5716
bk0: 384a 26795i bk1: 384a 28825i bk2: 384a 28998i bk3: 384a 28812i bk4: 384a 28520i bk5: 384a 28100i bk6: 384a 27781i bk7: 384a 26969i bk8: 384a 25802i bk9: 384a 24737i bk10: 384a 26654i bk11: 384a 26913i bk12: 384a 26454i bk13: 384a 24892i bk14: 384a 22361i bk15: 384a 19163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.19854
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30205 n_nop=22141 n_act=342 n_pre=326 n_req=1849 n_rd=6144 n_write=1252 bw_util=0.4897
n_activity=25843 dram_eff=0.5724
bk0: 384a 27401i bk1: 384a 29138i bk2: 384a 29083i bk3: 384a 28889i bk4: 384a 28531i bk5: 384a 28136i bk6: 384a 27642i bk7: 384a 27151i bk8: 384a 25943i bk9: 384a 25094i bk10: 384a 26692i bk11: 384a 27034i bk12: 384a 26263i bk13: 384a 25174i bk14: 384a 22864i bk15: 384a 20713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.12243
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30205 n_nop=22047 n_act=401 n_pre=385 n_req=1843 n_rd=6144 n_write=1228 bw_util=0.4881
n_activity=25840 dram_eff=0.5706
bk0: 384a 27014i bk1: 384a 28677i bk2: 384a 29056i bk3: 384a 28848i bk4: 384a 28486i bk5: 384a 28071i bk6: 384a 27676i bk7: 384a 27132i bk8: 384a 26036i bk9: 384a 25165i bk10: 384a 26354i bk11: 384a 26346i bk12: 384a 25584i bk13: 384a 24270i bk14: 384a 22271i bk15: 384a 19626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.33147
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30205 n_nop=22135 n_act=353 n_pre=337 n_req=1845 n_rd=6144 n_write=1236 bw_util=0.4887
n_activity=25995 dram_eff=0.5678
bk0: 384a 27229i bk1: 384a 29262i bk2: 384a 29156i bk3: 384a 29065i bk4: 384a 28865i bk5: 384a 28267i bk6: 384a 27890i bk7: 384a 26905i bk8: 384a 26164i bk9: 384a 25389i bk10: 384a 26873i bk11: 384a 27227i bk12: 384a 26607i bk13: 384a 25009i bk14: 384a 22864i bk15: 384a 20503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.42268
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30205 n_nop=22049 n_act=400 n_pre=384 n_req=1843 n_rd=6144 n_write=1228 bw_util=0.4881
n_activity=26067 dram_eff=0.5656
bk0: 384a 26955i bk1: 384a 28752i bk2: 384a 28975i bk3: 384a 28837i bk4: 384a 28538i bk5: 384a 28172i bk6: 384a 27740i bk7: 384a 26821i bk8: 384a 25830i bk9: 384a 25366i bk10: 384a 26796i bk11: 384a 26820i bk12: 384a 26083i bk13: 384a 24501i bk14: 384a 22250i bk15: 384a 19630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.27439
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 43833
gpu_sim_insn = 5505024
gpu_ipc = 125.591
gpu_tot_sim_cycle = 43833
gpu_tot_sim_insn = 5505024
gpu_tot_ipc =     125.5909
gpu_stall_dramfull = 524
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=203889
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 5505024
gpgpu_n_stall_shd_mem = 93252
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 16384
gpgpu_n_accesses[global_store] = 8192
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 524288
gpgpu_n_insn[store] = 262144
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 1048576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2590
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2590
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 61025
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 29637
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:95717	W0_Idle:120466	W0_Scoreboard:1011453	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:172032
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57859 n_nop=40897 n_act=675 n_pre=659 n_req=3907 n_rd=12300 n_write=3328 bw_util=0.5402
n_activity=53187 dram_eff=0.5877
bk0: 780a 52157i bk1: 768a 55466i bk2: 768a 55492i bk3: 768a 54902i bk4: 768a 54190i bk5: 768a 53363i bk6: 768a 52117i bk7: 768a 50522i bk8: 768a 48050i bk9: 768a 45588i bk10: 768a 50688i bk11: 768a 51564i bk12: 768a 50038i bk13: 768a 47677i bk14: 768a 43562i bk15: 768a 38624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.90498
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57859 n_nop=40831 n_act=714 n_pre=698 n_req=3904 n_rd=12288 n_write=3328 bw_util=0.5398
n_activity=52816 dram_eff=0.5913
bk0: 768a 51419i bk1: 768a 54943i bk2: 768a 55259i bk3: 768a 54631i bk4: 768a 53884i bk5: 768a 53002i bk6: 768a 51756i bk7: 768a 50355i bk8: 768a 48361i bk9: 768a 45572i bk10: 768a 49939i bk11: 768a 50755i bk12: 768a 49549i bk13: 768a 47564i bk14: 768a 43237i bk15: 768a 38112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.59699
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57859 n_nop=40957 n_act=651 n_pre=635 n_req=3904 n_rd=12288 n_write=3328 bw_util=0.5398
n_activity=52869 dram_eff=0.5907
bk0: 768a 51915i bk1: 768a 55266i bk2: 768a 55422i bk3: 768a 54637i bk4: 768a 53975i bk5: 768a 53056i bk6: 768a 52445i bk7: 768a 50730i bk8: 768a 48616i bk9: 768a 45590i bk10: 768a 50017i bk11: 768a 50952i bk12: 768a 50374i bk13: 768a 47745i bk14: 768a 43910i bk15: 768a 39520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.93194
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57859 n_nop=40831 n_act=714 n_pre=698 n_req=3904 n_rd=12288 n_write=3328 bw_util=0.5398
n_activity=52880 dram_eff=0.5906
bk0: 768a 51289i bk1: 768a 55046i bk2: 768a 55144i bk3: 768a 54622i bk4: 768a 53834i bk5: 768a 53015i bk6: 768a 52193i bk7: 768a 50183i bk8: 768a 47457i bk9: 768a 45204i bk10: 768a 50126i bk11: 768a 50965i bk12: 768a 50032i bk13: 768a 47437i bk14: 768a 42661i bk15: 768a 37493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.29949
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57859 n_nop=40931 n_act=664 n_pre=648 n_req=3904 n_rd=12288 n_write=3328 bw_util=0.5398
n_activity=52868 dram_eff=0.5908
bk0: 768a 51730i bk1: 768a 55064i bk2: 768a 55131i bk3: 768a 54611i bk4: 768a 53985i bk5: 768a 53093i bk6: 768a 51943i bk7: 768a 50075i bk8: 768a 47817i bk9: 768a 45414i bk10: 768a 49962i bk11: 768a 50788i bk12: 768a 49829i bk13: 768a 47525i bk14: 768a 43478i bk15: 768a 39254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.08929
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57859 n_nop=40823 n_act=718 n_pre=702 n_req=3904 n_rd=12288 n_write=3328 bw_util=0.5398
n_activity=52734 dram_eff=0.5923
bk0: 768a 51053i bk1: 768a 54532i bk2: 768a 54818i bk3: 768a 54206i bk4: 768a 53607i bk5: 768a 52381i bk6: 768a 51370i bk7: 768a 49452i bk8: 768a 47223i bk9: 768a 45546i bk10: 768a 49780i bk11: 768a 50009i bk12: 768a 48741i bk13: 768a 46243i bk14: 768a 42648i bk15: 768a 37815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.95461
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57859 n_nop=40929 n_act=665 n_pre=649 n_req=3904 n_rd=12288 n_write=3328 bw_util=0.5398
n_activity=52935 dram_eff=0.59
bk0: 768a 51744i bk1: 768a 55078i bk2: 768a 55099i bk3: 768a 54739i bk4: 768a 54149i bk5: 768a 52664i bk6: 768a 51391i bk7: 768a 49343i bk8: 768a 47049i bk9: 768a 45633i bk10: 768a 50192i bk11: 768a 51037i bk12: 768a 49824i bk13: 768a 47464i bk14: 768a 43348i bk15: 768a 39010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.81061
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57859 n_nop=40823 n_act=722 n_pre=706 n_req=3902 n_rd=12288 n_write=3320 bw_util=0.5395
n_activity=53067 dram_eff=0.5882
bk0: 768a 51483i bk1: 768a 54275i bk2: 768a 54736i bk3: 768a 54104i bk4: 768a 53419i bk5: 768a 52258i bk6: 768a 50951i bk7: 768a 49237i bk8: 768a 47081i bk9: 768a 45853i bk10: 768a 50019i bk11: 768a 50416i bk12: 768a 49314i bk13: 768a 46484i bk14: 768a 42284i bk15: 768a 37909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.64153
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 165786
gpu_sim_insn = 22020096
gpu_ipc = 132.822
gpu_tot_sim_cycle = 165786
gpu_tot_sim_insn = 22020096
gpu_tot_ipc =     132.8224
gpu_stall_dramfull = 524
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=203889
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 22020096
gpgpu_n_stall_shd_mem = 134835
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 65536
gpgpu_n_accesses[global_store] = 32768
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 2097152
gpgpu_n_insn[store] = 1048576
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 4194304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2590
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2590
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 89899
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 42346
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:140705	W0_Idle:154733	W0_Scoreboard:4317866	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:688128
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149307 n_act=2383 n_pre=2367 n_req=16195 n_rd=49164 n_write=15616 bw_util=0.592
n_activity=214053 dram_eff=0.6053
bk0: 3084a 194495i bk1: 3072a 207012i bk2: 3072a 205637i bk3: 3072a 202953i bk4: 3072a 200034i bk5: 3072a 196420i bk6: 3072a 192103i bk7: 3072a 185589i bk8: 3072a 173911i bk9: 3072a 163629i bk10: 3072a 186967i bk11: 3072a 193212i bk12: 3072a 188318i bk13: 3072a 179635i bk14: 3072a 164637i bk15: 3072a 147033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.79439
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149093 n_act=2496 n_pre=2480 n_req=16192 n_rd=49152 n_write=15616 bw_util=0.5919
n_activity=213638 dram_eff=0.6063
bk0: 3072a 193454i bk1: 3072a 206970i bk2: 3072a 205980i bk3: 3072a 203483i bk4: 3072a 199759i bk5: 3072a 196294i bk6: 3072a 191891i bk7: 3072a 185018i bk8: 3072a 172910i bk9: 3072a 162933i bk10: 3072a 185906i bk11: 3072a 191696i bk12: 3072a 187259i bk13: 3072a 179454i bk14: 3072a 162790i bk15: 3072a 145041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.4575
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149365 n_act=2360 n_pre=2344 n_req=16192 n_rd=49152 n_write=15616 bw_util=0.5919
n_activity=213559 dram_eff=0.6066
bk0: 3072a 193739i bk1: 3072a 206719i bk2: 3072a 205611i bk3: 3072a 202650i bk4: 3072a 199368i bk5: 3072a 195618i bk6: 3072a 191942i bk7: 3072a 185809i bk8: 3072a 174202i bk9: 3072a 162989i bk10: 3072a 185619i bk11: 3072a 191938i bk12: 3072a 188980i bk13: 3072a 180091i bk14: 3072a 164742i bk15: 3072a 147824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.61917
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149107 n_act=2489 n_pre=2473 n_req=16192 n_rd=49152 n_write=15616 bw_util=0.5919
n_activity=213534 dram_eff=0.6066
bk0: 3072a 192564i bk1: 3072a 206271i bk2: 3072a 205173i bk3: 3072a 202821i bk4: 3072a 199699i bk5: 3072a 196027i bk6: 3072a 191689i bk7: 3072a 184507i bk8: 3072a 172114i bk9: 3072a 162705i bk10: 3072a 185615i bk11: 3072a 191890i bk12: 3072a 187664i bk13: 3072a 178888i bk14: 3072a 161266i bk15: 3072a 144547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.03446
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149255 n_act=2415 n_pre=2399 n_req=16192 n_rd=49152 n_write=15616 bw_util=0.5919
n_activity=212903 dram_eff=0.6084
bk0: 3072a 193666i bk1: 3072a 206334i bk2: 3072a 205053i bk3: 3072a 202410i bk4: 3072a 199616i bk5: 3072a 195799i bk6: 3072a 191083i bk7: 3072a 183652i bk8: 3072a 171494i bk9: 3072a 161313i bk10: 3072a 184375i bk11: 3072a 191074i bk12: 3072a 186950i bk13: 3072a 177874i bk14: 3072a 162983i bk15: 3072a 146674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.3676
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149101 n_act=2494 n_pre=2478 n_req=16191 n_rd=49152 n_write=15612 bw_util=0.5919
n_activity=212293 dram_eff=0.6101
bk0: 3072a 191640i bk1: 3072a 204498i bk2: 3072a 203784i bk3: 3072a 200905i bk4: 3072a 197756i bk5: 3072a 193419i bk6: 3072a 188220i bk7: 3072a 180543i bk8: 3072a 169243i bk9: 3072a 161018i bk10: 3072a 184481i bk11: 3072a 190369i bk12: 3072a 185052i bk13: 3072a 175383i bk14: 3072a 160130i bk15: 3072a 144574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.32705
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149335 n_act=2379 n_pre=2363 n_req=16190 n_rd=49152 n_write=15608 bw_util=0.5919
n_activity=212310 dram_eff=0.6101
bk0: 3072a 193632i bk1: 3072a 204750i bk2: 3072a 203570i bk3: 3072a 200870i bk4: 3072a 198286i bk5: 3072a 193175i bk6: 3072a 187695i bk7: 3072a 179846i bk8: 3072a 169497i bk9: 3072a 162923i bk10: 3072a 185230i bk11: 3072a 189531i bk12: 3072a 184146i bk13: 3072a 175036i bk14: 3072a 161008i bk15: 3072a 147299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.87381
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149355 n_act=2371 n_pre=2355 n_req=16189 n_rd=49152 n_write=15604 bw_util=0.5918
n_activity=212295 dram_eff=0.6101
bk0: 3072a 192836i bk1: 3072a 202578i bk2: 3072a 201007i bk3: 3072a 198953i bk4: 3072a 195780i bk5: 3072a 191531i bk6: 3072a 185283i bk7: 3072a 175728i bk8: 3072a 168814i bk9: 3072a 163759i bk10: 3072a 184451i bk11: 3072a 187038i bk12: 3072a 182127i bk13: 3072a 173453i bk14: 3072a 160782i bk15: 3072a 146477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.87842
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 1078
gpu_sim_insn = 21504
gpu_ipc = 19.948
gpu_tot_sim_cycle = 1078
gpu_tot_sim_insn = 21504
gpu_tot_ipc =      19.9481
gpu_stall_dramfull = 0
gpu_stall_icnt2sh  = 16
gpu_total_sim_rate=21504
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 21504
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 4
gpgpu_n_accesses[global_load] = 64
gpgpu_n_accesses[global_store] = 32
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 2048
gpgpu_n_insn[store] = 1024
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 4096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:41	W0_Idle:5548	W0_Scoreboard:2269	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:672
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1355 n_act=4 n_pre=3 n_req=15 n_rd=60 n_write=0 bw_util=0.08439
n_activity=347 dram_eff=0.3458
bk0: 60a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1422i bk5: 0a 1422i bk6: 0a 1420i bk7: 0a 1410i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1412i bk11: 0a 1410i bk12: 0a 1400i bk13: 0a 1400i bk14: 0a 1398i bk15: 0a 1298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0583685
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=211 dram_eff=0.455
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1412i bk10: 0a 1412i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.033052
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0379747
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0365682
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=203 dram_eff=0.4729
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0365682
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=195 dram_eff=0.4923
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.035865
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=202 dram_eff=0.4752
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0414909
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0372714
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 12, Miss = 3 (0.25), PendingHit = 9 (0.75)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.250
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 12275
gpu_sim_insn = 1376256
gpu_ipc = 112.119
gpu_tot_sim_cycle = 12275
gpu_tot_sim_insn = 1376256
gpu_tot_ipc =     112.1186
gpu_stall_dramfull = 527
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=196608
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 1376256
gpgpu_n_stall_shd_mem = 55738
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 4096
gpgpu_n_accesses[global_store] = 2048
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 131072
gpgpu_n_insn[store] = 65536
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 262144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2590
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2590
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34798
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 18350
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:60647	W0_Idle:96496	W0_Scoreboard:186681	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43008
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12732 n_act=71 n_pre=55 n_req=836 n_rd=3084 n_write=260 bw_util=0.4128
n_activity=11413 dram_eff=0.586
bk0: 268a 15464i bk1: 256a 15471i bk2: 256a 15327i bk3: 256a 15349i bk4: 256a 15222i bk5: 256a 15110i bk6: 256a 15180i bk7: 256a 15098i bk8: 128a 15158i bk9: 128a 15159i bk10: 128a 15107i bk11: 128a 15133i bk12: 128a 15147i bk13: 128a 14887i bk14: 128a 14726i bk15: 128a 13912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.574312
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=60 n_pre=44 n_req=829 n_rd=3072 n_write=244 bw_util=0.4093
n_activity=11317 dram_eff=0.586
bk0: 256a 15510i bk1: 256a 15651i bk2: 256a 15352i bk3: 256a 15437i bk4: 256a 15327i bk5: 256a 15306i bk6: 256a 15199i bk7: 256a 15179i bk8: 128a 15178i bk9: 128a 15218i bk10: 128a 15250i bk11: 128a 15359i bk12: 128a 15117i bk13: 128a 15080i bk14: 128a 14840i bk15: 128a 14220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.270275
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=52 n_pre=36 n_req=833 n_rd=3072 n_write=260 bw_util=0.4113
n_activity=11431 dram_eff=0.583
bk0: 256a 15507i bk1: 256a 15370i bk2: 256a 15305i bk3: 256a 15255i bk4: 256a 15094i bk5: 256a 15120i bk6: 256a 15146i bk7: 256a 15144i bk8: 128a 15268i bk9: 128a 15298i bk10: 128a 15294i bk11: 128a 15248i bk12: 128a 15054i bk13: 128a 14864i bk14: 128a 14802i bk15: 128a 14400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.512344
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12774 n_act=64 n_pre=48 n_req=829 n_rd=3072 n_write=244 bw_util=0.4093
n_activity=11444 dram_eff=0.5795
bk0: 256a 15463i bk1: 256a 15497i bk2: 256a 15436i bk3: 256a 15196i bk4: 256a 15342i bk5: 256a 15227i bk6: 256a 15375i bk7: 256a 15161i bk8: 128a 15300i bk9: 128a 15302i bk10: 128a 15312i bk11: 128a 15254i bk12: 128a 15120i bk13: 128a 15023i bk14: 128a 14801i bk15: 128a 13982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.242933
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=52 n_pre=36 n_req=833 n_rd=3072 n_write=260 bw_util=0.4113
n_activity=11524 dram_eff=0.5783
bk0: 256a 15338i bk1: 256a 15334i bk2: 256a 15374i bk3: 256a 15297i bk4: 256a 15260i bk5: 256a 15298i bk6: 256a 15245i bk7: 256a 15146i bk8: 128a 15321i bk9: 128a 15205i bk10: 128a 15327i bk11: 128a 15258i bk12: 128a 15144i bk13: 128a 15000i bk14: 128a 14730i bk15: 128a 14238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.432107
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=60 n_pre=44 n_req=829 n_rd=3072 n_write=244 bw_util=0.4093
n_activity=11480 dram_eff=0.5777
bk0: 256a 15584i bk1: 256a 15516i bk2: 256a 15499i bk3: 256a 15339i bk4: 256a 15306i bk5: 256a 15363i bk6: 256a 15207i bk7: 256a 15128i bk8: 128a 15165i bk9: 128a 15394i bk10: 128a 14961i bk11: 128a 15250i bk12: 128a 15099i bk13: 128a 14867i bk14: 128a 14630i bk15: 128a 14117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.225034
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=50 n_pre=34 n_req=834 n_rd=3072 n_write=264 bw_util=0.4118
n_activity=11499 dram_eff=0.5802
bk0: 256a 15330i bk1: 256a 15516i bk2: 256a 15389i bk3: 256a 15412i bk4: 256a 15329i bk5: 256a 15212i bk6: 256a 15377i bk7: 256a 15400i bk8: 128a 15165i bk9: 128a 15265i bk10: 128a 15067i bk11: 128a 15232i bk12: 128a 15213i bk13: 128a 15139i bk14: 128a 14689i bk15: 128a 14371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.478459
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=54 n_pre=38 n_req=832 n_rd=3072 n_write=256 bw_util=0.4108
n_activity=11556 dram_eff=0.576
bk0: 256a 15337i bk1: 256a 15432i bk2: 256a 15512i bk3: 256a 15334i bk4: 256a 15303i bk5: 256a 15300i bk6: 256a 15144i bk7: 256a 15216i bk8: 128a 15304i bk9: 128a 15319i bk10: 128a 15228i bk11: 128a 15070i bk12: 128a 14998i bk13: 128a 15140i bk14: 128a 14759i bk15: 128a 14448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.19763
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 1078
gpu_sim_insn = 21504
gpu_ipc = 19.948
gpu_tot_sim_cycle = 1078
gpu_tot_sim_insn = 21504
gpu_tot_ipc =      19.9481
gpu_stall_dramfull = 0
gpu_stall_icnt2sh  = 16
gpu_total_sim_rate=21504
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 21504
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 4
gpgpu_n_accesses[global_load] = 64
gpgpu_n_accesses[global_store] = 32
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 2048
gpgpu_n_insn[store] = 1024
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 4096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:41	W0_Idle:5548	W0_Scoreboard:2269	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:672
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1355 n_act=4 n_pre=3 n_req=15 n_rd=60 n_write=0 bw_util=0.08439
n_activity=347 dram_eff=0.3458
bk0: 60a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1422i bk5: 0a 1422i bk6: 0a 1420i bk7: 0a 1410i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1412i bk11: 0a 1410i bk12: 0a 1400i bk13: 0a 1400i bk14: 0a 1398i bk15: 0a 1298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0583685
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=211 dram_eff=0.455
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1412i bk10: 0a 1412i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.033052
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0379747
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0365682
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=203 dram_eff=0.4729
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0365682
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=195 dram_eff=0.4923
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.035865
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=202 dram_eff=0.4752
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0414909
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0372714
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 12, Miss = 3 (0.25), PendingHit = 9 (0.75)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.250
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 12275
gpu_sim_insn = 1376256
gpu_ipc = 112.119
gpu_tot_sim_cycle = 12275
gpu_tot_sim_insn = 1376256
gpu_tot_ipc =     112.1186
gpu_stall_dramfull = 527
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=196608
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 1376256
gpgpu_n_stall_shd_mem = 55738
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 4096
gpgpu_n_accesses[global_store] = 2048
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 131072
gpgpu_n_insn[store] = 65536
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 262144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2590
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2590
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34798
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 18350
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:60647	W0_Idle:96496	W0_Scoreboard:186681	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43008
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12732 n_act=71 n_pre=55 n_req=836 n_rd=3084 n_write=260 bw_util=0.4128
n_activity=11413 dram_eff=0.586
bk0: 268a 15464i bk1: 256a 15471i bk2: 256a 15327i bk3: 256a 15349i bk4: 256a 15222i bk5: 256a 15110i bk6: 256a 15180i bk7: 256a 15098i bk8: 128a 15158i bk9: 128a 15159i bk10: 128a 15107i bk11: 128a 15133i bk12: 128a 15147i bk13: 128a 14887i bk14: 128a 14726i bk15: 128a 13912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.574312
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=60 n_pre=44 n_req=829 n_rd=3072 n_write=244 bw_util=0.4093
n_activity=11317 dram_eff=0.586
bk0: 256a 15510i bk1: 256a 15651i bk2: 256a 15352i bk3: 256a 15437i bk4: 256a 15327i bk5: 256a 15306i bk6: 256a 15199i bk7: 256a 15179i bk8: 128a 15178i bk9: 128a 15218i bk10: 128a 15250i bk11: 128a 15359i bk12: 128a 15117i bk13: 128a 15080i bk14: 128a 14840i bk15: 128a 14220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.270275
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=52 n_pre=36 n_req=833 n_rd=3072 n_write=260 bw_util=0.4113
n_activity=11431 dram_eff=0.583
bk0: 256a 15507i bk1: 256a 15370i bk2: 256a 15305i bk3: 256a 15255i bk4: 256a 15094i bk5: 256a 15120i bk6: 256a 15146i bk7: 256a 15144i bk8: 128a 15268i bk9: 128a 15298i bk10: 128a 15294i bk11: 128a 15248i bk12: 128a 15054i bk13: 128a 14864i bk14: 128a 14802i bk15: 128a 14400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.512344
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12774 n_act=64 n_pre=48 n_req=829 n_rd=3072 n_write=244 bw_util=0.4093
n_activity=11444 dram_eff=0.5795
bk0: 256a 15463i bk1: 256a 15497i bk2: 256a 15436i bk3: 256a 15196i bk4: 256a 15342i bk5: 256a 15227i bk6: 256a 15375i bk7: 256a 15161i bk8: 128a 15300i bk9: 128a 15302i bk10: 128a 15312i bk11: 128a 15254i bk12: 128a 15120i bk13: 128a 15023i bk14: 128a 14801i bk15: 128a 13982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.242933
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=52 n_pre=36 n_req=833 n_rd=3072 n_write=260 bw_util=0.4113
n_activity=11524 dram_eff=0.5783
bk0: 256a 15338i bk1: 256a 15334i bk2: 256a 15374i bk3: 256a 15297i bk4: 256a 15260i bk5: 256a 15298i bk6: 256a 15245i bk7: 256a 15146i bk8: 128a 15321i bk9: 128a 15205i bk10: 128a 15327i bk11: 128a 15258i bk12: 128a 15144i bk13: 128a 15000i bk14: 128a 14730i bk15: 128a 14238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.432107
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=60 n_pre=44 n_req=829 n_rd=3072 n_write=244 bw_util=0.4093
n_activity=11480 dram_eff=0.5777
bk0: 256a 15584i bk1: 256a 15516i bk2: 256a 15499i bk3: 256a 15339i bk4: 256a 15306i bk5: 256a 15363i bk6: 256a 15207i bk7: 256a 15128i bk8: 128a 15165i bk9: 128a 15394i bk10: 128a 14961i bk11: 128a 15250i bk12: 128a 15099i bk13: 128a 14867i bk14: 128a 14630i bk15: 128a 14117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.225034
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=50 n_pre=34 n_req=834 n_rd=3072 n_write=264 bw_util=0.4118
n_activity=11499 dram_eff=0.5802
bk0: 256a 15330i bk1: 256a 15516i bk2: 256a 15389i bk3: 256a 15412i bk4: 256a 15329i bk5: 256a 15212i bk6: 256a 15377i bk7: 256a 15400i bk8: 128a 15165i bk9: 128a 15265i bk10: 128a 15067i bk11: 128a 15232i bk12: 128a 15213i bk13: 128a 15139i bk14: 128a 14689i bk15: 128a 14371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.478459
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=54 n_pre=38 n_req=832 n_rd=3072 n_write=256 bw_util=0.4108
n_activity=11556 dram_eff=0.576
bk0: 256a 15337i bk1: 256a 15432i bk2: 256a 15512i bk3: 256a 15334i bk4: 256a 15303i bk5: 256a 15300i bk6: 256a 15144i bk7: 256a 15216i bk8: 128a 15304i bk9: 128a 15319i bk10: 128a 15228i bk11: 128a 15070i bk12: 128a 14998i bk13: 128a 15140i bk14: 128a 14759i bk15: 128a 14448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.19763
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 165786
gpu_sim_insn = 22020096
gpu_ipc = 132.822
gpu_tot_sim_cycle = 165786
gpu_tot_sim_insn = 22020096
gpu_tot_ipc =     132.8224
gpu_stall_dramfull = 524
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=203889
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 22020096
gpgpu_n_stall_shd_mem = 134835
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 65536
gpgpu_n_accesses[global_store] = 32768
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 2097152
gpgpu_n_insn[store] = 1048576
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 4194304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2590
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2590
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 89899
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 42346
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:140705	W0_Idle:154733	W0_Scoreboard:4317866	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:688128
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149307 n_act=2383 n_pre=2367 n_req=16195 n_rd=49164 n_write=15616 bw_util=0.592
n_activity=214053 dram_eff=0.6053
bk0: 3084a 194495i bk1: 3072a 207012i bk2: 3072a 205637i bk3: 3072a 202953i bk4: 3072a 200034i bk5: 3072a 196420i bk6: 3072a 192103i bk7: 3072a 185589i bk8: 3072a 173911i bk9: 3072a 163629i bk10: 3072a 186967i bk11: 3072a 193212i bk12: 3072a 188318i bk13: 3072a 179635i bk14: 3072a 164637i bk15: 3072a 147033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.79439
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149093 n_act=2496 n_pre=2480 n_req=16192 n_rd=49152 n_write=15616 bw_util=0.5919
n_activity=213638 dram_eff=0.6063
bk0: 3072a 193454i bk1: 3072a 206970i bk2: 3072a 205980i bk3: 3072a 203483i bk4: 3072a 199759i bk5: 3072a 196294i bk6: 3072a 191891i bk7: 3072a 185018i bk8: 3072a 172910i bk9: 3072a 162933i bk10: 3072a 185906i bk11: 3072a 191696i bk12: 3072a 187259i bk13: 3072a 179454i bk14: 3072a 162790i bk15: 3072a 145041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.4575
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149365 n_act=2360 n_pre=2344 n_req=16192 n_rd=49152 n_write=15616 bw_util=0.5919
n_activity=213559 dram_eff=0.6066
bk0: 3072a 193739i bk1: 3072a 206719i bk2: 3072a 205611i bk3: 3072a 202650i bk4: 3072a 199368i bk5: 3072a 195618i bk6: 3072a 191942i bk7: 3072a 185809i bk8: 3072a 174202i bk9: 3072a 162989i bk10: 3072a 185619i bk11: 3072a 191938i bk12: 3072a 188980i bk13: 3072a 180091i bk14: 3072a 164742i bk15: 3072a 147824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.61917
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149107 n_act=2489 n_pre=2473 n_req=16192 n_rd=49152 n_write=15616 bw_util=0.5919
n_activity=213534 dram_eff=0.6066
bk0: 3072a 192564i bk1: 3072a 206271i bk2: 3072a 205173i bk3: 3072a 202821i bk4: 3072a 199699i bk5: 3072a 196027i bk6: 3072a 191689i bk7: 3072a 184507i bk8: 3072a 172114i bk9: 3072a 162705i bk10: 3072a 185615i bk11: 3072a 191890i bk12: 3072a 187664i bk13: 3072a 178888i bk14: 3072a 161266i bk15: 3072a 144547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.03446
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149255 n_act=2415 n_pre=2399 n_req=16192 n_rd=49152 n_write=15616 bw_util=0.5919
n_activity=212903 dram_eff=0.6084
bk0: 3072a 193666i bk1: 3072a 206334i bk2: 3072a 205053i bk3: 3072a 202410i bk4: 3072a 199616i bk5: 3072a 195799i bk6: 3072a 191083i bk7: 3072a 183652i bk8: 3072a 171494i bk9: 3072a 161313i bk10: 3072a 184375i bk11: 3072a 191074i bk12: 3072a 186950i bk13: 3072a 177874i bk14: 3072a 162983i bk15: 3072a 146674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.3676
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149101 n_act=2494 n_pre=2478 n_req=16191 n_rd=49152 n_write=15612 bw_util=0.5919
n_activity=212293 dram_eff=0.6101
bk0: 3072a 191640i bk1: 3072a 204498i bk2: 3072a 203784i bk3: 3072a 200905i bk4: 3072a 197756i bk5: 3072a 193419i bk6: 3072a 188220i bk7: 3072a 180543i bk8: 3072a 169243i bk9: 3072a 161018i bk10: 3072a 184481i bk11: 3072a 190369i bk12: 3072a 185052i bk13: 3072a 175383i bk14: 3072a 160130i bk15: 3072a 144574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.32705
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149335 n_act=2379 n_pre=2363 n_req=16190 n_rd=49152 n_write=15608 bw_util=0.5919
n_activity=212310 dram_eff=0.6101
bk0: 3072a 193632i bk1: 3072a 204750i bk2: 3072a 203570i bk3: 3072a 200870i bk4: 3072a 198286i bk5: 3072a 193175i bk6: 3072a 187695i bk7: 3072a 179846i bk8: 3072a 169497i bk9: 3072a 162923i bk10: 3072a 185230i bk11: 3072a 189531i bk12: 3072a 184146i bk13: 3072a 175036i bk14: 3072a 161008i bk15: 3072a 147299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.87381
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149355 n_act=2371 n_pre=2355 n_req=16189 n_rd=49152 n_write=15604 bw_util=0.5918
n_activity=212295 dram_eff=0.6101
bk0: 3072a 192836i bk1: 3072a 202578i bk2: 3072a 201007i bk3: 3072a 198953i bk4: 3072a 195780i bk5: 3072a 191531i bk6: 3072a 185283i bk7: 3072a 175728i bk8: 3072a 168814i bk9: 3072a 163759i bk10: 3072a 184451i bk11: 3072a 187038i bk12: 3072a 182127i bk13: 3072a 173453i bk14: 3072a 160782i bk15: 3072a 146477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.87842
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 1078
gpu_sim_insn = 21504
gpu_ipc = 19.948
gpu_tot_sim_cycle = 1078
gpu_tot_sim_insn = 21504
gpu_tot_ipc =      19.9481
gpu_stall_dramfull = 0
gpu_stall_icnt2sh  = 16
gpu_total_sim_rate=21504
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 21504
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 4
gpgpu_n_accesses[global_load] = 64
gpgpu_n_accesses[global_store] = 32
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 2048
gpgpu_n_insn[store] = 1024
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 4096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:41	W0_Idle:5548	W0_Scoreboard:2269	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:672
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1355 n_act=4 n_pre=3 n_req=15 n_rd=60 n_write=0 bw_util=0.08439
n_activity=347 dram_eff=0.3458
bk0: 60a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1422i bk5: 0a 1422i bk6: 0a 1420i bk7: 0a 1410i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1412i bk11: 0a 1410i bk12: 0a 1400i bk13: 0a 1400i bk14: 0a 1398i bk15: 0a 1298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0583685
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=211 dram_eff=0.455
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1412i bk10: 0a 1412i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.033052
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0379747
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0365682
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=203 dram_eff=0.4729
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0365682
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=195 dram_eff=0.4923
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.035865
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=202 dram_eff=0.4752
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0414909
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0372714
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 12, Miss = 3 (0.25), PendingHit = 9 (0.75)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.250
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 12275
gpu_sim_insn = 1376256
gpu_ipc = 112.119
gpu_tot_sim_cycle = 12275
gpu_tot_sim_insn = 1376256
gpu_tot_ipc =     112.1186
gpu_stall_dramfull = 527
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=196608
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 1376256
gpgpu_n_stall_shd_mem = 55738
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 4096
gpgpu_n_accesses[global_store] = 2048
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 131072
gpgpu_n_insn[store] = 65536
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 262144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2590
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2590
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34798
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 18350
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:60647	W0_Idle:96496	W0_Scoreboard:186681	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43008
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12732 n_act=71 n_pre=55 n_req=836 n_rd=3084 n_write=260 bw_util=0.4128
n_activity=11413 dram_eff=0.586
bk0: 268a 15464i bk1: 256a 15471i bk2: 256a 15327i bk3: 256a 15349i bk4: 256a 15222i bk5: 256a 15110i bk6: 256a 15180i bk7: 256a 15098i bk8: 128a 15158i bk9: 128a 15159i bk10: 128a 15107i bk11: 128a 15133i bk12: 128a 15147i bk13: 128a 14887i bk14: 128a 14726i bk15: 128a 13912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.574312
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=60 n_pre=44 n_req=829 n_rd=3072 n_write=244 bw_util=0.4093
n_activity=11317 dram_eff=0.586
bk0: 256a 15510i bk1: 256a 15651i bk2: 256a 15352i bk3: 256a 15437i bk4: 256a 15327i bk5: 256a 15306i bk6: 256a 15199i bk7: 256a 15179i bk8: 128a 15178i bk9: 128a 15218i bk10: 128a 15250i bk11: 128a 15359i bk12: 128a 15117i bk13: 128a 15080i bk14: 128a 14840i bk15: 128a 14220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.270275
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=52 n_pre=36 n_req=833 n_rd=3072 n_write=260 bw_util=0.4113
n_activity=11431 dram_eff=0.583
bk0: 256a 15507i bk1: 256a 15370i bk2: 256a 15305i bk3: 256a 15255i bk4: 256a 15094i bk5: 256a 15120i bk6: 256a 15146i bk7: 256a 15144i bk8: 128a 15268i bk9: 128a 15298i bk10: 128a 15294i bk11: 128a 15248i bk12: 128a 15054i bk13: 128a 14864i bk14: 128a 14802i bk15: 128a 14400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.512344
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12774 n_act=64 n_pre=48 n_req=829 n_rd=3072 n_write=244 bw_util=0.4093
n_activity=11444 dram_eff=0.5795
bk0: 256a 15463i bk1: 256a 15497i bk2: 256a 15436i bk3: 256a 15196i bk4: 256a 15342i bk5: 256a 15227i bk6: 256a 15375i bk7: 256a 15161i bk8: 128a 15300i bk9: 128a 15302i bk10: 128a 15312i bk11: 128a 15254i bk12: 128a 15120i bk13: 128a 15023i bk14: 128a 14801i bk15: 128a 13982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.242933
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=52 n_pre=36 n_req=833 n_rd=3072 n_write=260 bw_util=0.4113
n_activity=11524 dram_eff=0.5783
bk0: 256a 15338i bk1: 256a 15334i bk2: 256a 15374i bk3: 256a 15297i bk4: 256a 15260i bk5: 256a 15298i bk6: 256a 15245i bk7: 256a 15146i bk8: 128a 15321i bk9: 128a 15205i bk10: 128a 15327i bk11: 128a 15258i bk12: 128a 15144i bk13: 128a 15000i bk14: 128a 14730i bk15: 128a 14238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.432107
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=60 n_pre=44 n_req=829 n_rd=3072 n_write=244 bw_util=0.4093
n_activity=11480 dram_eff=0.5777
bk0: 256a 15584i bk1: 256a 15516i bk2: 256a 15499i bk3: 256a 15339i bk4: 256a 15306i bk5: 256a 15363i bk6: 256a 15207i bk7: 256a 15128i bk8: 128a 15165i bk9: 128a 15394i bk10: 128a 14961i bk11: 128a 15250i bk12: 128a 15099i bk13: 128a 14867i bk14: 128a 14630i bk15: 128a 14117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.225034
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=50 n_pre=34 n_req=834 n_rd=3072 n_write=264 bw_util=0.4118
n_activity=11499 dram_eff=0.5802
bk0: 256a 15330i bk1: 256a 15516i bk2: 256a 15389i bk3: 256a 15412i bk4: 256a 15329i bk5: 256a 15212i bk6: 256a 15377i bk7: 256a 15400i bk8: 128a 15165i bk9: 128a 15265i bk10: 128a 15067i bk11: 128a 15232i bk12: 128a 15213i bk13: 128a 15139i bk14: 128a 14689i bk15: 128a 14371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.478459
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16202 n_nop=12782 n_act=54 n_pre=38 n_req=832 n_rd=3072 n_write=256 bw_util=0.4108
n_activity=11556 dram_eff=0.576
bk0: 256a 15337i bk1: 256a 15432i bk2: 256a 15512i bk3: 256a 15334i bk4: 256a 15303i bk5: 256a 15300i bk6: 256a 15144i bk7: 256a 15216i bk8: 128a 15304i bk9: 128a 15319i bk10: 128a 15228i bk11: 128a 15070i bk12: 128a 14998i bk13: 128a 15140i bk14: 128a 14759i bk15: 128a 14448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.19763
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 165786
gpu_sim_insn = 22020096
gpu_ipc = 132.822
gpu_tot_sim_cycle = 165786
gpu_tot_sim_insn = 22020096
gpu_tot_ipc =     132.8224
gpu_stall_dramfull = 524
gpu_stall_icnt2sh  = 136
gpu_total_sim_rate=163111
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 22020096
gpgpu_n_stall_shd_mem = 134835
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 16
gpgpu_n_accesses[global_load] = 65536
gpgpu_n_accesses[global_store] = 32768
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 2097152
gpgpu_n_insn[store] = 1048576
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 4194304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2590
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2590
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 89899
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 42346
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:140705	W0_Idle:154733	W0_Scoreboard:4317866	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:688128
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149307 n_act=2383 n_pre=2367 n_req=16195 n_rd=49164 n_write=15616 bw_util=0.592
n_activity=214053 dram_eff=0.6053
bk0: 3084a 194495i bk1: 3072a 207012i bk2: 3072a 205637i bk3: 3072a 202953i bk4: 3072a 200034i bk5: 3072a 196420i bk6: 3072a 192103i bk7: 3072a 185589i bk8: 3072a 173911i bk9: 3072a 163629i bk10: 3072a 186967i bk11: 3072a 193212i bk12: 3072a 188318i bk13: 3072a 179635i bk14: 3072a 164637i bk15: 3072a 147033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.79439
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149093 n_act=2496 n_pre=2480 n_req=16192 n_rd=49152 n_write=15616 bw_util=0.5919
n_activity=213638 dram_eff=0.6063
bk0: 3072a 193454i bk1: 3072a 206970i bk2: 3072a 205980i bk3: 3072a 203483i bk4: 3072a 199759i bk5: 3072a 196294i bk6: 3072a 191891i bk7: 3072a 185018i bk8: 3072a 172910i bk9: 3072a 162933i bk10: 3072a 185906i bk11: 3072a 191696i bk12: 3072a 187259i bk13: 3072a 179454i bk14: 3072a 162790i bk15: 3072a 145041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.4575
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149365 n_act=2360 n_pre=2344 n_req=16192 n_rd=49152 n_write=15616 bw_util=0.5919
n_activity=213559 dram_eff=0.6066
bk0: 3072a 193739i bk1: 3072a 206719i bk2: 3072a 205611i bk3: 3072a 202650i bk4: 3072a 199368i bk5: 3072a 195618i bk6: 3072a 191942i bk7: 3072a 185809i bk8: 3072a 174202i bk9: 3072a 162989i bk10: 3072a 185619i bk11: 3072a 191938i bk12: 3072a 188980i bk13: 3072a 180091i bk14: 3072a 164742i bk15: 3072a 147824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.61917
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149107 n_act=2489 n_pre=2473 n_req=16192 n_rd=49152 n_write=15616 bw_util=0.5919
n_activity=213534 dram_eff=0.6066
bk0: 3072a 192564i bk1: 3072a 206271i bk2: 3072a 205173i bk3: 3072a 202821i bk4: 3072a 199699i bk5: 3072a 196027i bk6: 3072a 191689i bk7: 3072a 184507i bk8: 3072a 172114i bk9: 3072a 162705i bk10: 3072a 185615i bk11: 3072a 191890i bk12: 3072a 187664i bk13: 3072a 178888i bk14: 3072a 161266i bk15: 3072a 144547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.03446
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149255 n_act=2415 n_pre=2399 n_req=16192 n_rd=49152 n_write=15616 bw_util=0.5919
n_activity=212903 dram_eff=0.6084
bk0: 3072a 193666i bk1: 3072a 206334i bk2: 3072a 205053i bk3: 3072a 202410i bk4: 3072a 199616i bk5: 3072a 195799i bk6: 3072a 191083i bk7: 3072a 183652i bk8: 3072a 171494i bk9: 3072a 161313i bk10: 3072a 184375i bk11: 3072a 191074i bk12: 3072a 186950i bk13: 3072a 177874i bk14: 3072a 162983i bk15: 3072a 146674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.3676
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149101 n_act=2494 n_pre=2478 n_req=16191 n_rd=49152 n_write=15612 bw_util=0.5919
n_activity=212293 dram_eff=0.6101
bk0: 3072a 191640i bk1: 3072a 204498i bk2: 3072a 203784i bk3: 3072a 200905i bk4: 3072a 197756i bk5: 3072a 193419i bk6: 3072a 188220i bk7: 3072a 180543i bk8: 3072a 169243i bk9: 3072a 161018i bk10: 3072a 184481i bk11: 3072a 190369i bk12: 3072a 185052i bk13: 3072a 175383i bk14: 3072a 160130i bk15: 3072a 144574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.32705
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149335 n_act=2379 n_pre=2363 n_req=16190 n_rd=49152 n_write=15608 bw_util=0.5919
n_activity=212310 dram_eff=0.6101
bk0: 3072a 193632i bk1: 3072a 204750i bk2: 3072a 203570i bk3: 3072a 200870i bk4: 3072a 198286i bk5: 3072a 193175i bk6: 3072a 187695i bk7: 3072a 179846i bk8: 3072a 169497i bk9: 3072a 162923i bk10: 3072a 185230i bk11: 3072a 189531i bk12: 3072a 184146i bk13: 3072a 175036i bk14: 3072a 161008i bk15: 3072a 147299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.87381
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=218837 n_nop=149355 n_act=2371 n_pre=2355 n_req=16189 n_rd=49152 n_write=15604 bw_util=0.5918
n_activity=212295 dram_eff=0.6101
bk0: 3072a 192836i bk1: 3072a 202578i bk2: 3072a 201007i bk3: 3072a 198953i bk4: 3072a 195780i bk5: 3072a 191531i bk6: 3072a 185283i bk7: 3072a 175728i bk8: 3072a 168814i bk9: 3072a 163759i bk10: 3072a 184451i bk11: 3072a 187038i bk12: 3072a 182127i bk13: 3072a 173453i bk14: 3072a 160782i bk15: 3072a 146477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.87842
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 48, Miss = 3 (0.0625), PendingHit = 9 (0.188)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.062
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
gpu_sim_cycle = 1078
gpu_sim_insn = 21504
gpu_ipc = 19.948
gpu_tot_sim_cycle = 1078
gpu_tot_sim_insn = 21504
gpu_tot_ipc =      19.9481
gpu_stall_dramfull = 0
gpu_stall_icnt2sh  = 16
gpu_total_sim_rate=21504
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 21504
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_accesses[read_local] = 0
gpgpu_n_mem_accesses[write_local] = 0
gpgpu_n_mem_accesses[read_global] = 0
gpgpu_n_mem_accesses[write_global] = 0
gpgpu_n_mem_accesses[atomic_global] = 0
gpgpu_n_mem_accesses[texture] = 0
gpgpu_n_mem_accesses[const] = 4
gpgpu_n_accesses[global_load] = 64
gpgpu_n_accesses[global_store] = 32
gpgpu_n_accesses[global_atomic] = 0
gpgpu_n_accesses[local_load] = 0
gpgpu_n_accesses[local_store] = 0
gpgpu_n_insn[load]  = 2048
gpgpu_n_insn[store] = 1024
gpgpu_n_insn[atomic] = 0
gpgpu_n_insn[shmem] = 0
gpgpu_n_insn[tex] = 0
gpgpu_n_insn[const_mem] = 0
gpgpu_n_insn[param_mem] = 4096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
tot_bar_waiting_cycle = 0
tot_membar_waiting_cycle = 0
tot_ibsync_waiting_cycle = 0
tot_wait_cta_cycle = 0
tot_wait_atom_cycle = 0
Warp Occupancy Distribution:
Stall:41	W0_Idle:5548	W0_Scoreboard:2269	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:672
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1355 n_act=4 n_pre=3 n_req=15 n_rd=60 n_write=0 bw_util=0.08439
n_activity=347 dram_eff=0.3458
bk0: 60a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1422i bk5: 0a 1422i bk6: 0a 1420i bk7: 0a 1410i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1412i bk11: 0a 1410i bk12: 0a 1400i bk13: 0a 1400i bk14: 0a 1398i bk15: 0a 1298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0583685
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=211 dram_eff=0.455
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1412i bk10: 0a 1412i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.033052
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0379747
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0365682
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=203 dram_eff=0.4729
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0365682
Cache L2_bank_005:
MSHR contents

DRAM[5]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=195 dram_eff=0.4923
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.035865
Cache L2_bank_006:
MSHR contents

DRAM[6]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=202 dram_eff=0.4752
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0414909
Cache L2_bank_007:
MSHR contents

DRAM[7]: 16 bks, busW=4 BL=4 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1422 n_nop=1373 n_act=1 n_pre=0 n_req=12 n_rd=48 n_write=0 bw_util=0.06751
n_activity=187 dram_eff=0.5134
bk0: 48a 1422i bk1: 0a 1422i bk2: 0a 1422i bk3: 0a 1422i bk4: 0a 1412i bk5: 0a 1412i bk6: 0a 1412i bk7: 0a 1412i bk8: 0a 1410i bk9: 0a 1410i bk10: 0a 1410i bk11: 0a 1412i bk12: 0a 1410i bk13: 0a 1410i bk14: 0a 1410i bk15: 0a 1400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0372714
Cache L2_bank_000:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 12, Miss = 3 (0.25), PendingHit = 9 (0.75)
Cache L2_bank_001:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_002:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_003:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_004:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_005:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_006:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
Cache L2_bank_007:	Size = 131072 B (128 Set x 8-way x 128 byte line)
		Access = 0, Miss = 0 (-nan), PendingHit = 0 (-nan)
L2 Cache Total Miss Rate = 0.250
L2_cacheblock_lifetimes_aggr = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 max=0 avg=0.00 
