Classic Timing Analyzer report for seg7
Fri Mar 24 22:38:31 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                            ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------+--------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 28.805 ns                        ; clock_controller:clock_controller_inst|data[22] ; hex5[5]                  ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.682 ns                        ; rst_n                                           ; hex4[2]                  ; --         ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 24.28 MHz ( period = 41.184 ns ) ; clock_controller:clock_controller_inst|data[29] ; LCD_TEST:u5|mLCD_DATA[2] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                 ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------+--------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 24.28 MHz ( period = 41.184 ns )                    ; clock_controller:clock_controller_inst|data[29] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 16.600 ns               ;
; N/A                                     ; 24.29 MHz ( period = 41.164 ns )                    ; clock_controller:clock_controller_inst|data[13] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 16.588 ns               ;
; N/A                                     ; 24.31 MHz ( period = 41.136 ns )                    ; clock_controller:clock_controller_inst|data[13] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 16.583 ns               ;
; N/A                                     ; 24.39 MHz ( period = 41.000 ns )                    ; clock_controller:clock_controller_inst|data[13] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 16.515 ns               ;
; N/A                                     ; 24.40 MHz ( period = 40.984 ns )                    ; clock_controller:clock_controller_inst|data[30] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 16.500 ns               ;
; N/A                                     ; 24.49 MHz ( period = 40.830 ns )                    ; clock_controller:clock_controller_inst|data[31] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 16.423 ns               ;
; N/A                                     ; 24.50 MHz ( period = 40.824 ns )                    ; clock_controller:clock_controller_inst|data[29] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 16.411 ns               ;
; N/A                                     ; 24.53 MHz ( period = 40.772 ns )                    ; clock_controller:clock_controller_inst|data[29] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 16.394 ns               ;
; N/A                                     ; 24.62 MHz ( period = 40.624 ns )                    ; clock_controller:clock_controller_inst|data[30] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 16.311 ns               ;
; N/A                                     ; 24.65 MHz ( period = 40.572 ns )                    ; clock_controller:clock_controller_inst|data[30] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 16.294 ns               ;
; N/A                                     ; 24.71 MHz ( period = 40.470 ns )                    ; clock_controller:clock_controller_inst|data[31] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 16.234 ns               ;
; N/A                                     ; 24.74 MHz ( period = 40.428 ns )                    ; clock_controller:clock_controller_inst|data[14] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 16.213 ns               ;
; N/A                                     ; 24.74 MHz ( period = 40.418 ns )                    ; clock_controller:clock_controller_inst|data[31] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 16.217 ns               ;
; N/A                                     ; 24.75 MHz ( period = 40.400 ns )                    ; clock_controller:clock_controller_inst|data[14] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 16.208 ns               ;
; N/A                                     ; 24.82 MHz ( period = 40.282 ns )                    ; clock_controller:clock_controller_inst|data[15] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 16.140 ns               ;
; N/A                                     ; 24.84 MHz ( period = 40.264 ns )                    ; clock_controller:clock_controller_inst|data[14] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 16.140 ns               ;
; N/A                                     ; 24.84 MHz ( period = 40.256 ns )                    ; clock_controller:clock_controller_inst|data[22] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 16.143 ns               ;
; N/A                                     ; 24.84 MHz ( period = 40.254 ns )                    ; clock_controller:clock_controller_inst|data[15] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 16.135 ns               ;
; N/A                                     ; 24.93 MHz ( period = 40.118 ns )                    ; clock_controller:clock_controller_inst|data[15] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 16.067 ns               ;
; N/A                                     ; 25.01 MHz ( period = 39.992 ns )                    ; clock_controller:clock_controller_inst|data[28] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 16.005 ns               ;
; N/A                                     ; 25.05 MHz ( period = 39.928 ns )                    ; clock_controller:clock_controller_inst|data[21] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 15.973 ns               ;
; N/A                                     ; 25.09 MHz ( period = 39.862 ns )                    ; clock_controller:clock_controller_inst|data[23] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 15.946 ns               ;
; N/A                                     ; 25.10 MHz ( period = 39.834 ns )                    ; clock_controller:clock_controller_inst|data[13] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 15.932 ns               ;
; N/A                                     ; 25.23 MHz ( period = 39.632 ns )                    ; clock_controller:clock_controller_inst|data[28] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 15.816 ns               ;
; N/A                                     ; 25.23 MHz ( period = 39.630 ns )                    ; clock_controller:clock_controller_inst|data[29] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 15.823 ns               ;
; N/A                                     ; 25.27 MHz ( period = 39.580 ns )                    ; clock_controller:clock_controller_inst|data[28] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 15.799 ns               ;
; N/A                                     ; 25.36 MHz ( period = 39.430 ns )                    ; clock_controller:clock_controller_inst|data[30] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 15.723 ns               ;
; N/A                                     ; 25.45 MHz ( period = 39.294 ns )                    ; clock_controller:clock_controller_inst|data[22] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 15.662 ns               ;
; N/A                                     ; 25.46 MHz ( period = 39.276 ns )                    ; clock_controller:clock_controller_inst|data[31] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 15.646 ns               ;
; N/A                                     ; 25.53 MHz ( period = 39.172 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 15.600 ns               ;
; N/A                                     ; 25.58 MHz ( period = 39.098 ns )                    ; clock_controller:clock_controller_inst|data[14] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 15.557 ns               ;
; N/A                                     ; 25.58 MHz ( period = 39.088 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 15.559 ns               ;
; N/A                                     ; 25.65 MHz ( period = 38.982 ns )                    ; clock_controller:clock_controller_inst|data[6]  ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 15.506 ns               ;
; N/A                                     ; 25.66 MHz ( period = 38.966 ns )                    ; clock_controller:clock_controller_inst|data[21] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 15.492 ns               ;
; N/A                                     ; 25.67 MHz ( period = 38.952 ns )                    ; clock_controller:clock_controller_inst|data[15] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 15.484 ns               ;
; N/A                                     ; 25.71 MHz ( period = 38.900 ns )                    ; clock_controller:clock_controller_inst|data[23] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 15.465 ns               ;
; N/A                                     ; 25.81 MHz ( period = 38.750 ns )                    ; clock_controller:clock_controller_inst|data[22] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 15.381 ns               ;
; N/A                                     ; 25.83 MHz ( period = 38.710 ns )                    ; clock_controller:clock_controller_inst|data[22] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 15.370 ns               ;
; N/A                                     ; 26.00 MHz ( period = 38.466 ns )                    ; clock_controller:clock_controller_inst|data[12] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 15.239 ns               ;
; N/A                                     ; 26.02 MHz ( period = 38.438 ns )                    ; clock_controller:clock_controller_inst|data[28] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 15.228 ns               ;
; N/A                                     ; 26.02 MHz ( period = 38.438 ns )                    ; clock_controller:clock_controller_inst|data[12] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 15.234 ns               ;
; N/A                                     ; 26.03 MHz ( period = 38.422 ns )                    ; clock_controller:clock_controller_inst|data[21] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 15.211 ns               ;
; N/A                                     ; 26.05 MHz ( period = 38.382 ns )                    ; clock_controller:clock_controller_inst|data[21] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 15.200 ns               ;
; N/A                                     ; 26.07 MHz ( period = 38.356 ns )                    ; clock_controller:clock_controller_inst|data[23] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 15.184 ns               ;
; N/A                                     ; 26.10 MHz ( period = 38.316 ns )                    ; clock_controller:clock_controller_inst|data[23] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 15.173 ns               ;
; N/A                                     ; 26.11 MHz ( period = 38.302 ns )                    ; clock_controller:clock_controller_inst|data[12] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 15.166 ns               ;
; N/A                                     ; 26.73 MHz ( period = 37.408 ns )                    ; clock_controller:clock_controller_inst|data[20] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 14.713 ns               ;
; N/A                                     ; 26.83 MHz ( period = 37.272 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 14.650 ns               ;
; N/A                                     ; 26.85 MHz ( period = 37.242 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 14.635 ns               ;
; N/A                                     ; 26.89 MHz ( period = 37.188 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 14.609 ns               ;
; N/A                                     ; 26.93 MHz ( period = 37.136 ns )                    ; clock_controller:clock_controller_inst|data[12] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 14.583 ns               ;
; N/A                                     ; 26.97 MHz ( period = 37.082 ns )                    ; clock_controller:clock_controller_inst|data[6]  ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 14.556 ns               ;
; N/A                                     ; 27.14 MHz ( period = 36.842 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 14.435 ns               ;
; N/A                                     ; 27.20 MHz ( period = 36.758 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 14.394 ns               ;
; N/A                                     ; 27.28 MHz ( period = 36.652 ns )                    ; clock_controller:clock_controller_inst|data[6]  ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 14.341 ns               ;
; N/A                                     ; 27.37 MHz ( period = 36.534 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 14.272 ns               ;
; N/A                                     ; 27.43 MHz ( period = 36.450 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 14.231 ns               ;
; N/A                                     ; 27.44 MHz ( period = 36.446 ns )                    ; clock_controller:clock_controller_inst|data[20] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 14.232 ns               ;
; N/A                                     ; 27.51 MHz ( period = 36.344 ns )                    ; clock_controller:clock_controller_inst|data[6]  ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 14.178 ns               ;
; N/A                                     ; 27.85 MHz ( period = 35.902 ns )                    ; clock_controller:clock_controller_inst|data[20] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 13.951 ns               ;
; N/A                                     ; 27.88 MHz ( period = 35.862 ns )                    ; clock_controller:clock_controller_inst|data[20] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 13.940 ns               ;
; N/A                                     ; 28.19 MHz ( period = 35.478 ns )                    ; clock_controller:clock_controller_inst|data[27] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 13.748 ns               ;
; N/A                                     ; 28.29 MHz ( period = 35.342 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 13.685 ns               ;
; N/A                                     ; 28.48 MHz ( period = 35.118 ns )                    ; clock_controller:clock_controller_inst|data[27] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 13.559 ns               ;
; N/A                                     ; 28.52 MHz ( period = 35.066 ns )                    ; clock_controller:clock_controller_inst|data[27] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 13.542 ns               ;
; N/A                                     ; 28.64 MHz ( period = 34.912 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 13.470 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.604 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 13.307 ns               ;
; N/A                                     ; 29.31 MHz ( period = 34.118 ns )                    ; clock_controller:clock_controller_inst|data[11] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 13.065 ns               ;
; N/A                                     ; 29.33 MHz ( period = 34.090 ns )                    ; clock_controller:clock_controller_inst|data[11] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 13.060 ns               ;
; N/A                                     ; 29.45 MHz ( period = 33.954 ns )                    ; clock_controller:clock_controller_inst|data[11] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 12.992 ns               ;
; N/A                                     ; 29.48 MHz ( period = 33.924 ns )                    ; clock_controller:clock_controller_inst|data[27] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 12.971 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.430 ns )                    ; clock_controller:clock_controller_inst|data[19] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 12.724 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.930 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 12.479 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.788 ns )                    ; clock_controller:clock_controller_inst|data[11] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 12.409 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.468 ns )                    ; clock_controller:clock_controller_inst|data[19] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 12.243 ns               ;
; N/A                                     ; 31.32 MHz ( period = 31.924 ns )                    ; clock_controller:clock_controller_inst|data[19] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 11.962 ns               ;
; N/A                                     ; 31.36 MHz ( period = 31.884 ns )                    ; clock_controller:clock_controller_inst|data[19] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 11.951 ns               ;
; N/A                                     ; 31.40 MHz ( period = 31.846 ns )                    ; clock_controller:clock_controller_inst|data[26] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 11.932 ns               ;
; N/A                                     ; 31.76 MHz ( period = 31.486 ns )                    ; clock_controller:clock_controller_inst|data[26] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 11.743 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.434 ns )                    ; clock_controller:clock_controller_inst|data[26] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 11.726 ns               ;
; N/A                                     ; 32.23 MHz ( period = 31.030 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 11.529 ns               ;
; N/A                                     ; 32.68 MHz ( period = 30.600 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 11.314 ns               ;
; N/A                                     ; 33.01 MHz ( period = 30.292 ns )                    ; clock_controller:clock_controller_inst|data[26] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 11.155 ns               ;
; N/A                                     ; 33.01 MHz ( period = 30.292 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 33.27 MHz ( period = 30.060 ns )                    ; clock_controller:clock_controller_inst|data[18] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 11.039 ns               ;
; N/A                                     ; 33.76 MHz ( period = 29.622 ns )                    ; clock_controller:clock_controller_inst|data[10] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 10.817 ns               ;
; N/A                                     ; 33.79 MHz ( period = 29.594 ns )                    ; clock_controller:clock_controller_inst|data[10] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 10.812 ns               ;
; N/A                                     ; 33.95 MHz ( period = 29.458 ns )                    ; clock_controller:clock_controller_inst|data[10] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 10.744 ns               ;
; N/A                                     ; 33.95 MHz ( period = 29.452 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 10.741 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.098 ns )                    ; clock_controller:clock_controller_inst|data[18] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 10.558 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.554 ns )                    ; clock_controller:clock_controller_inst|data[18] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 10.277 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.514 ns )                    ; clock_controller:clock_controller_inst|data[18] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 10.266 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.292 ns )                    ; clock_controller:clock_controller_inst|data[10] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 10.161 ns               ;
; N/A                                     ; 36.30 MHz ( period = 27.552 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 9.791 ns                ;
; N/A                                     ; 36.87 MHz ( period = 27.122 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 9.576 ns                ;
; N/A                                     ; 37.29 MHz ( period = 26.814 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 9.413 ns                ;
; N/A                                     ; 37.51 MHz ( period = 26.660 ns )                    ; clock_controller:clock_controller_inst|data[25] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 9.339 ns                ;
; N/A                                     ; 38.02 MHz ( period = 26.300 ns )                    ; clock_controller:clock_controller_inst|data[25] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 9.150 ns                ;
; N/A                                     ; 38.10 MHz ( period = 26.248 ns )                    ; clock_controller:clock_controller_inst|data[25] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 9.133 ns                ;
; N/A                                     ; 38.86 MHz ( period = 25.736 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 8.874 ns                ;
; N/A                                     ; 38.90 MHz ( period = 25.708 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 8.869 ns                ;
; N/A                                     ; 39.11 MHz ( period = 25.572 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 8.801 ns                ;
; N/A                                     ; 39.26 MHz ( period = 25.472 ns )                    ; clock_controller:clock_controller_inst|data[17] ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 8.751 ns                ;
; N/A                                     ; 39.83 MHz ( period = 25.106 ns )                    ; clock_controller:clock_controller_inst|data[25] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 8.562 ns                ;
; N/A                                     ; 40.61 MHz ( period = 24.626 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 8.327 ns                ;
; N/A                                     ; 40.80 MHz ( period = 24.510 ns )                    ; clock_controller:clock_controller_inst|data[17] ; LCD_TEST:u5|mLCD_DATA[2]                        ; clk        ; clk      ; None                        ; None                      ; 8.270 ns                ;
; N/A                                     ; 40.97 MHz ( period = 24.406 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 8.218 ns                ;
; N/A                                     ; 41.73 MHz ( period = 23.966 ns )                    ; clock_controller:clock_controller_inst|data[17] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 7.989 ns                ;
; N/A                                     ; 41.80 MHz ( period = 23.926 ns )                    ; clock_controller:clock_controller_inst|data[17] ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 7.978 ns                ;
; N/A                                     ; 44.00 MHz ( period = 22.726 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; LCD_TEST:u5|mLCD_DATA[3]                        ; clk        ; clk      ; None                        ; None                      ; 7.377 ns                ;
; N/A                                     ; 44.85 MHz ( period = 22.296 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; LCD_TEST:u5|mLCD_DATA[1]                        ; clk        ; clk      ; None                        ; None                      ; 7.162 ns                ;
; N/A                                     ; 45.48 MHz ( period = 21.988 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 6.999 ns                ;
; N/A                                     ; 58.07 MHz ( period = 17.222 ns )                    ; clock_controller:clock_controller_inst|data[8]  ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 60.07 MHz ( period = 16.648 ns )                    ; clock_controller:clock_controller_inst|data[24] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; 65.63 MHz ( period = 15.238 ns )                    ; clock_controller:clock_controller_inst|data[16] ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 82.18 MHz ( period = 12.168 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; LCD_TEST:u5|mLCD_DATA[0]                        ; clk        ; clk      ; None                        ; None                      ; 2.089 ns                ;
; N/A                                     ; 103.37 MHz ( period = 9.674 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 9.467 ns                ;
; N/A                                     ; 103.41 MHz ( period = 9.670 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 9.450 ns                ;
; N/A                                     ; 103.59 MHz ( period = 9.653 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 9.445 ns                ;
; N/A                                     ; 104.12 MHz ( period = 9.604 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 9.397 ns                ;
; N/A                                     ; 104.16 MHz ( period = 9.601 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 9.393 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 9.392 ns                ;
; N/A                                     ; 104.29 MHz ( period = 9.589 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 9.382 ns                ;
; N/A                                     ; 104.34 MHz ( period = 9.584 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 9.376 ns                ;
; N/A                                     ; 104.47 MHz ( period = 9.572 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 104.92 MHz ( period = 9.531 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 9.323 ns                ;
; N/A                                     ; 105.05 MHz ( period = 9.519 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 9.312 ns                ;
; N/A                                     ; 106.44 MHz ( period = 9.395 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 9.187 ns                ;
; N/A                                     ; 106.48 MHz ( period = 9.391 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 9.182 ns                ;
; N/A                                     ; 107.27 MHz ( period = 9.322 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 107.41 MHz ( period = 9.310 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 9.102 ns                ;
; N/A                                     ; 108.48 MHz ( period = 9.218 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 108.53 MHz ( period = 9.214 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; None                        ; None                      ; 9.005 ns                ;
; N/A                                     ; 109.35 MHz ( period = 9.145 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 109.49 MHz ( period = 9.133 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; None                        ; None                      ; 8.925 ns                ;
; N/A                                     ; 111.97 MHz ( period = 8.931 ns )                    ; clock_controller:clock_controller_inst|data[10] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 8.724 ns                ;
; N/A                                     ; 112.18 MHz ( period = 8.914 ns )                    ; clock_controller:clock_controller_inst|data[10] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 8.707 ns                ;
; N/A                                     ; 112.28 MHz ( period = 8.906 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 8.699 ns                ;
; N/A                                     ; 112.50 MHz ( period = 8.889 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 8.682 ns                ;
; N/A                                     ; 112.85 MHz ( period = 8.861 ns )                    ; clock_controller:clock_controller_inst|data[10] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 8.654 ns                ;
; N/A                                     ; 113.17 MHz ( period = 8.836 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 8.629 ns                ;
; N/A                                     ; 113.31 MHz ( period = 8.825 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 8.618 ns                ;
; N/A                                     ; 113.53 MHz ( period = 8.808 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 8.601 ns                ;
; N/A                                     ; 113.60 MHz ( period = 8.803 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; None                        ; None                      ; 8.595 ns                ;
; N/A                                     ; 113.65 MHz ( period = 8.799 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; None                        ; None                      ; 8.590 ns                ;
; N/A                                     ; 114.17 MHz ( period = 8.759 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 8.551 ns                ;
; N/A                                     ; 114.22 MHz ( period = 8.755 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 8.548 ns                ;
; N/A                                     ; 114.39 MHz ( period = 8.742 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 8.534 ns                ;
; N/A                                     ; 114.55 MHz ( period = 8.730 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; None                        ; None                      ; 8.521 ns                ;
; N/A                                     ; 114.71 MHz ( period = 8.718 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; None                        ; None                      ; 8.510 ns                ;
; N/A                                     ; 115.00 MHz ( period = 8.696 ns )                    ; clock_controller:clock_controller_inst|data[8]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 8.489 ns                ;
; N/A                                     ; 115.09 MHz ( period = 8.689 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 8.481 ns                ;
; N/A                                     ; 115.19 MHz ( period = 8.681 ns )                    ; clock_controller:clock_controller_inst|data[12] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 8.474 ns                ;
; N/A                                     ; 115.22 MHz ( period = 8.679 ns )                    ; clock_controller:clock_controller_inst|data[8]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 8.472 ns                ;
; N/A                                     ; 115.42 MHz ( period = 8.664 ns )                    ; clock_controller:clock_controller_inst|data[12] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 8.457 ns                ;
; N/A                                     ; 115.58 MHz ( period = 8.652 ns )                    ; clock_controller:clock_controller_inst|data[10] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 8.444 ns                ;
; N/A                                     ; 115.92 MHz ( period = 8.627 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 8.419 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; clock_controller:clock_controller_inst|data[8]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 8.419 ns                ;
; N/A                                     ; 116.13 MHz ( period = 8.611 ns )                    ; clock_controller:clock_controller_inst|data[12] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 8.404 ns                ;
; N/A                                     ; 117.01 MHz ( period = 8.546 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 8.338 ns                ;
; N/A                                     ; 117.92 MHz ( period = 8.480 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 8.271 ns                ;
; N/A                                     ; 117.99 MHz ( period = 8.475 ns )                    ; clock_controller:clock_controller_inst|data[10] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; None                        ; None                      ; 8.267 ns                ;
; N/A                                     ; 118.11 MHz ( period = 8.467 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; None                        ; None                      ; 8.259 ns                ;
; N/A                                     ; 118.15 MHz ( period = 8.464 ns )                    ; clock_controller:clock_controller_inst|data[13] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 8.257 ns                ;
; N/A                                     ; 118.16 MHz ( period = 8.463 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; None                        ; None                      ; 8.254 ns                ;
; N/A                                     ; 118.34 MHz ( period = 8.450 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; None                        ; None                      ; 8.242 ns                ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; clock_controller:clock_controller_inst|data[13] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 8.240 ns                ;
; N/A                                     ; 118.81 MHz ( period = 8.417 ns )                    ; clock_controller:clock_controller_inst|data[8]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 8.209 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; clock_controller:clock_controller_inst|data[12] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 8.194 ns                ;
; N/A                                     ; 119.13 MHz ( period = 8.394 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 119.13 MHz ( period = 8.394 ns )                    ; clock_controller:clock_controller_inst|data[13] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 8.187 ns                ;
; N/A                                     ; 119.30 MHz ( period = 8.382 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; None                        ; None                      ; 8.174 ns                ;
; N/A                                     ; 119.49 MHz ( period = 8.369 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; None                        ; None                      ; 8.161 ns                ;
; N/A                                     ; 120.44 MHz ( period = 8.303 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; None                        ; None                      ; 8.094 ns                ;
; N/A                                     ; 121.36 MHz ( period = 8.240 ns )                    ; clock_controller:clock_controller_inst|data[8]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; 121.58 MHz ( period = 8.225 ns )                    ; clock_controller:clock_controller_inst|data[12] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; None                        ; None                      ; 8.017 ns                ;
; N/A                                     ; 121.70 MHz ( period = 8.217 ns )                    ; clock_controller:clock_controller_inst|data[14] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 8.003 ns                ;
; N/A                                     ; 121.71 MHz ( period = 8.216 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 8.008 ns                ;
; N/A                                     ; 121.95 MHz ( period = 8.200 ns )                    ; clock_controller:clock_controller_inst|data[14] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 7.986 ns                ;
; N/A                                     ; 121.97 MHz ( period = 8.199 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 7.991 ns                ;
; N/A                                     ; 122.17 MHz ( period = 8.185 ns )                    ; clock_controller:clock_controller_inst|data[13] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 7.977 ns                ;
; N/A                                     ; 122.74 MHz ( period = 8.147 ns )                    ; clock_controller:clock_controller_inst|data[14] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 7.933 ns                ;
; N/A                                     ; 122.76 MHz ( period = 8.146 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 7.938 ns                ;
; N/A                                     ; 123.50 MHz ( period = 8.097 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 7.889 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; clock_controller:clock_controller_inst|data[15] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 123.76 MHz ( period = 8.080 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 7.872 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; clock_controller:clock_controller_inst|data[15] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 124.07 MHz ( period = 8.060 ns )                    ; clock_controller:clock_controller_inst|data[10] ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; None                        ; None                      ; 7.852 ns                ;
; N/A                                     ; 124.46 MHz ( period = 8.035 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; None                        ; None                      ; 7.827 ns                ;
; N/A                                     ; 124.58 MHz ( period = 8.027 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 7.819 ns                ;
; N/A                                     ; 124.66 MHz ( period = 8.022 ns )                    ; clock_controller:clock_controller_inst|data[15] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; None                        ; None                      ; 7.808 ns                ;
; N/A                                     ; 124.88 MHz ( period = 8.008 ns )                    ; clock_controller:clock_controller_inst|data[13] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 125.72 MHz ( period = 7.954 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; None                        ; None                      ; 7.746 ns                ;
; N/A                                     ; 125.98 MHz ( period = 7.938 ns )                    ; clock_controller:clock_controller_inst|data[14] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 7.723 ns                ;
; N/A                                     ; 125.99 MHz ( period = 7.937 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 126.77 MHz ( period = 7.888 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; None                        ; None                      ; 7.679 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; clock_controller:clock_controller_inst|data[8]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 127.91 MHz ( period = 7.818 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 7.609 ns                ;
; N/A                                     ; 127.99 MHz ( period = 7.813 ns )                    ; clock_controller:clock_controller_inst|data[15] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; None                        ; None                      ; 7.598 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                 ;                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                            ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 28.805 ns  ; clock_controller:clock_controller_inst|data[22] ; hex5[5] ; clk        ;
; N/A                                     ; None                                                ; 28.759 ns  ; clock_controller:clock_controller_inst|data[22] ; hex5[1] ; clk        ;
; N/A                                     ; None                                                ; 28.643 ns  ; clock_controller:clock_controller_inst|data[22] ; hex5[3] ; clk        ;
; N/A                                     ; None                                                ; 28.641 ns  ; clock_controller:clock_controller_inst|data[21] ; hex5[5] ; clk        ;
; N/A                                     ; None                                                ; 28.631 ns  ; clock_controller:clock_controller_inst|data[22] ; hex5[0] ; clk        ;
; N/A                                     ; None                                                ; 28.608 ns  ; clock_controller:clock_controller_inst|data[23] ; hex5[5] ; clk        ;
; N/A                                     ; None                                                ; 28.595 ns  ; clock_controller:clock_controller_inst|data[21] ; hex5[1] ; clk        ;
; N/A                                     ; None                                                ; 28.594 ns  ; clock_controller:clock_controller_inst|data[22] ; hex5[4] ; clk        ;
; N/A                                     ; None                                                ; 28.593 ns  ; clock_controller:clock_controller_inst|data[22] ; hex5[2] ; clk        ;
; N/A                                     ; None                                                ; 28.562 ns  ; clock_controller:clock_controller_inst|data[23] ; hex5[1] ; clk        ;
; N/A                                     ; None                                                ; 28.479 ns  ; clock_controller:clock_controller_inst|data[21] ; hex5[3] ; clk        ;
; N/A                                     ; None                                                ; 28.477 ns  ; clock_controller:clock_controller_inst|data[22] ; hex5[6] ; clk        ;
; N/A                                     ; None                                                ; 28.467 ns  ; clock_controller:clock_controller_inst|data[21] ; hex5[0] ; clk        ;
; N/A                                     ; None                                                ; 28.446 ns  ; clock_controller:clock_controller_inst|data[23] ; hex5[3] ; clk        ;
; N/A                                     ; None                                                ; 28.434 ns  ; clock_controller:clock_controller_inst|data[23] ; hex5[0] ; clk        ;
; N/A                                     ; None                                                ; 28.430 ns  ; clock_controller:clock_controller_inst|data[21] ; hex5[4] ; clk        ;
; N/A                                     ; None                                                ; 28.429 ns  ; clock_controller:clock_controller_inst|data[21] ; hex5[2] ; clk        ;
; N/A                                     ; None                                                ; 28.397 ns  ; clock_controller:clock_controller_inst|data[23] ; hex5[4] ; clk        ;
; N/A                                     ; None                                                ; 28.396 ns  ; clock_controller:clock_controller_inst|data[23] ; hex5[2] ; clk        ;
; N/A                                     ; None                                                ; 28.313 ns  ; clock_controller:clock_controller_inst|data[21] ; hex5[6] ; clk        ;
; N/A                                     ; None                                                ; 28.280 ns  ; clock_controller:clock_controller_inst|data[23] ; hex5[6] ; clk        ;
; N/A                                     ; None                                                ; 27.988 ns  ; clock_controller:clock_controller_inst|data[29] ; hex7[6] ; clk        ;
; N/A                                     ; None                                                ; 27.955 ns  ; clock_controller:clock_controller_inst|data[29] ; hex7[5] ; clk        ;
; N/A                                     ; None                                                ; 27.888 ns  ; clock_controller:clock_controller_inst|data[30] ; hex7[6] ; clk        ;
; N/A                                     ; None                                                ; 27.869 ns  ; clock_controller:clock_controller_inst|data[29] ; hex7[3] ; clk        ;
; N/A                                     ; None                                                ; 27.855 ns  ; clock_controller:clock_controller_inst|data[30] ; hex7[5] ; clk        ;
; N/A                                     ; None                                                ; 27.850 ns  ; clock_controller:clock_controller_inst|data[29] ; hex7[1] ; clk        ;
; N/A                                     ; None                                                ; 27.846 ns  ; clock_controller:clock_controller_inst|data[29] ; hex7[0] ; clk        ;
; N/A                                     ; None                                                ; 27.811 ns  ; clock_controller:clock_controller_inst|data[31] ; hex7[6] ; clk        ;
; N/A                                     ; None                                                ; 27.778 ns  ; clock_controller:clock_controller_inst|data[31] ; hex7[5] ; clk        ;
; N/A                                     ; None                                                ; 27.769 ns  ; clock_controller:clock_controller_inst|data[30] ; hex7[3] ; clk        ;
; N/A                                     ; None                                                ; 27.750 ns  ; clock_controller:clock_controller_inst|data[30] ; hex7[1] ; clk        ;
; N/A                                     ; None                                                ; 27.746 ns  ; clock_controller:clock_controller_inst|data[30] ; hex7[0] ; clk        ;
; N/A                                     ; None                                                ; 27.692 ns  ; clock_controller:clock_controller_inst|data[31] ; hex7[3] ; clk        ;
; N/A                                     ; None                                                ; 27.673 ns  ; clock_controller:clock_controller_inst|data[31] ; hex7[1] ; clk        ;
; N/A                                     ; None                                                ; 27.669 ns  ; clock_controller:clock_controller_inst|data[31] ; hex7[0] ; clk        ;
; N/A                                     ; None                                                ; 27.653 ns  ; clock_controller:clock_controller_inst|data[29] ; hex7[4] ; clk        ;
; N/A                                     ; None                                                ; 27.652 ns  ; clock_controller:clock_controller_inst|data[29] ; hex7[2] ; clk        ;
; N/A                                     ; None                                                ; 27.553 ns  ; clock_controller:clock_controller_inst|data[30] ; hex7[4] ; clk        ;
; N/A                                     ; None                                                ; 27.552 ns  ; clock_controller:clock_controller_inst|data[30] ; hex7[2] ; clk        ;
; N/A                                     ; None                                                ; 27.550 ns  ; clock_controller:clock_controller_inst|data[13] ; hex3[1] ; clk        ;
; N/A                                     ; None                                                ; 27.493 ns  ; clock_controller:clock_controller_inst|data[13] ; hex3[3] ; clk        ;
; N/A                                     ; None                                                ; 27.476 ns  ; clock_controller:clock_controller_inst|data[31] ; hex7[4] ; clk        ;
; N/A                                     ; None                                                ; 27.475 ns  ; clock_controller:clock_controller_inst|data[31] ; hex7[2] ; clk        ;
; N/A                                     ; None                                                ; 27.439 ns  ; clock_controller:clock_controller_inst|data[13] ; hex3[5] ; clk        ;
; N/A                                     ; None                                                ; 27.392 ns  ; clock_controller:clock_controller_inst|data[28] ; hex7[6] ; clk        ;
; N/A                                     ; None                                                ; 27.381 ns  ; clock_controller:clock_controller_inst|data[20] ; hex5[5] ; clk        ;
; N/A                                     ; None                                                ; 27.359 ns  ; clock_controller:clock_controller_inst|data[28] ; hex7[5] ; clk        ;
; N/A                                     ; None                                                ; 27.335 ns  ; clock_controller:clock_controller_inst|data[20] ; hex5[1] ; clk        ;
; N/A                                     ; None                                                ; 27.278 ns  ; clock_controller:clock_controller_inst|data[13] ; hex3[6] ; clk        ;
; N/A                                     ; None                                                ; 27.273 ns  ; clock_controller:clock_controller_inst|data[28] ; hex7[3] ; clk        ;
; N/A                                     ; None                                                ; 27.254 ns  ; clock_controller:clock_controller_inst|data[28] ; hex7[1] ; clk        ;
; N/A                                     ; None                                                ; 27.250 ns  ; clock_controller:clock_controller_inst|data[28] ; hex7[0] ; clk        ;
; N/A                                     ; None                                                ; 27.249 ns  ; clock_controller:clock_controller_inst|data[13] ; hex3[0] ; clk        ;
; N/A                                     ; None                                                ; 27.230 ns  ; clock_controller:clock_controller_inst|data[13] ; hex3[4] ; clk        ;
; N/A                                     ; None                                                ; 27.219 ns  ; clock_controller:clock_controller_inst|data[20] ; hex5[3] ; clk        ;
; N/A                                     ; None                                                ; 27.218 ns  ; clock_controller:clock_controller_inst|data[13] ; hex3[2] ; clk        ;
; N/A                                     ; None                                                ; 27.207 ns  ; clock_controller:clock_controller_inst|data[20] ; hex5[0] ; clk        ;
; N/A                                     ; None                                                ; 27.182 ns  ; clock_controller:clock_controller_inst|data[14] ; hex3[1] ; clk        ;
; N/A                                     ; None                                                ; 27.170 ns  ; clock_controller:clock_controller_inst|data[20] ; hex5[4] ; clk        ;
; N/A                                     ; None                                                ; 27.169 ns  ; clock_controller:clock_controller_inst|data[20] ; hex5[2] ; clk        ;
; N/A                                     ; None                                                ; 27.125 ns  ; clock_controller:clock_controller_inst|data[14] ; hex3[3] ; clk        ;
; N/A                                     ; None                                                ; 27.112 ns  ; clock_controller:clock_controller_inst|data[22] ; hex4[1] ; clk        ;
; N/A                                     ; None                                                ; 27.109 ns  ; clock_controller:clock_controller_inst|data[15] ; hex3[1] ; clk        ;
; N/A                                     ; None                                                ; 27.080 ns  ; clock_controller:clock_controller_inst|data[22] ; hex4[0] ; clk        ;
; N/A                                     ; None                                                ; 27.071 ns  ; clock_controller:clock_controller_inst|data[14] ; hex3[5] ; clk        ;
; N/A                                     ; None                                                ; 27.057 ns  ; clock_controller:clock_controller_inst|data[28] ; hex7[4] ; clk        ;
; N/A                                     ; None                                                ; 27.056 ns  ; clock_controller:clock_controller_inst|data[28] ; hex7[2] ; clk        ;
; N/A                                     ; None                                                ; 27.053 ns  ; clock_controller:clock_controller_inst|data[20] ; hex5[6] ; clk        ;
; N/A                                     ; None                                                ; 27.052 ns  ; clock_controller:clock_controller_inst|data[15] ; hex3[3] ; clk        ;
; N/A                                     ; None                                                ; 26.998 ns  ; clock_controller:clock_controller_inst|data[15] ; hex3[5] ; clk        ;
; N/A                                     ; None                                                ; 26.948 ns  ; clock_controller:clock_controller_inst|data[21] ; hex4[1] ; clk        ;
; N/A                                     ; None                                                ; 26.921 ns  ; clock_controller:clock_controller_inst|data[22] ; hex4[6] ; clk        ;
; N/A                                     ; None                                                ; 26.916 ns  ; clock_controller:clock_controller_inst|data[21] ; hex4[0] ; clk        ;
; N/A                                     ; None                                                ; 26.915 ns  ; clock_controller:clock_controller_inst|data[23] ; hex4[1] ; clk        ;
; N/A                                     ; None                                                ; 26.910 ns  ; clock_controller:clock_controller_inst|data[14] ; hex3[6] ; clk        ;
; N/A                                     ; None                                                ; 26.900 ns  ; clock_controller:clock_controller_inst|data[22] ; hex4[2] ; clk        ;
; N/A                                     ; None                                                ; 26.883 ns  ; clock_controller:clock_controller_inst|data[23] ; hex4[0] ; clk        ;
; N/A                                     ; None                                                ; 26.881 ns  ; clock_controller:clock_controller_inst|data[14] ; hex3[0] ; clk        ;
; N/A                                     ; None                                                ; 26.862 ns  ; clock_controller:clock_controller_inst|data[14] ; hex3[4] ; clk        ;
; N/A                                     ; None                                                ; 26.850 ns  ; clock_controller:clock_controller_inst|data[14] ; hex3[2] ; clk        ;
; N/A                                     ; None                                                ; 26.837 ns  ; clock_controller:clock_controller_inst|data[15] ; hex3[6] ; clk        ;
; N/A                                     ; None                                                ; 26.808 ns  ; clock_controller:clock_controller_inst|data[15] ; hex3[0] ; clk        ;
; N/A                                     ; None                                                ; 26.802 ns  ; clock_controller:clock_controller_inst|data[13] ; hex2[0] ; clk        ;
; N/A                                     ; None                                                ; 26.789 ns  ; clock_controller:clock_controller_inst|data[15] ; hex3[4] ; clk        ;
; N/A                                     ; None                                                ; 26.777 ns  ; clock_controller:clock_controller_inst|data[15] ; hex3[2] ; clk        ;
; N/A                                     ; None                                                ; 26.762 ns  ; clock_controller:clock_controller_inst|data[22] ; hex4[3] ; clk        ;
; N/A                                     ; None                                                ; 26.757 ns  ; clock_controller:clock_controller_inst|data[21] ; hex4[6] ; clk        ;
; N/A                                     ; None                                                ; 26.736 ns  ; clock_controller:clock_controller_inst|data[21] ; hex4[2] ; clk        ;
; N/A                                     ; None                                                ; 26.724 ns  ; clock_controller:clock_controller_inst|data[23] ; hex4[6] ; clk        ;
; N/A                                     ; None                                                ; 26.723 ns  ; clock_controller:clock_controller_inst|data[13] ; hex2[1] ; clk        ;
; N/A                                     ; None                                                ; 26.703 ns  ; clock_controller:clock_controller_inst|data[23] ; hex4[2] ; clk        ;
; N/A                                     ; None                                                ; 26.662 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex1[1] ; clk        ;
; N/A                                     ; None                                                ; 26.657 ns  ; clock_controller:clock_controller_inst|data[13] ; hex2[3] ; clk        ;
; N/A                                     ; None                                                ; 26.620 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex1[1] ; clk        ;
; N/A                                     ; None                                                ; 26.604 ns  ; clock_controller:clock_controller_inst|data[22] ; hex4[4] ; clk        ;
; N/A                                     ; None                                                ; 26.602 ns  ; clock_controller:clock_controller_inst|data[29] ; hex6[0] ; clk        ;
; N/A                                     ; None                                                ; 26.598 ns  ; clock_controller:clock_controller_inst|data[21] ; hex4[3] ; clk        ;
; N/A                                     ; None                                                ; 26.590 ns  ; clock_controller:clock_controller_inst|data[22] ; hex4[5] ; clk        ;
; N/A                                     ; None                                                ; 26.590 ns  ; clock_controller:clock_controller_inst|data[13] ; hex2[2] ; clk        ;
; N/A                                     ; None                                                ; 26.567 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex1[1] ; clk        ;
; N/A                                     ; None                                                ; 26.565 ns  ; clock_controller:clock_controller_inst|data[23] ; hex4[3] ; clk        ;
; N/A                                     ; None                                                ; 26.505 ns  ; clock_controller:clock_controller_inst|data[13] ; hex2[5] ; clk        ;
; N/A                                     ; None                                                ; 26.502 ns  ; clock_controller:clock_controller_inst|data[30] ; hex6[0] ; clk        ;
; N/A                                     ; None                                                ; 26.484 ns  ; clock_controller:clock_controller_inst|data[29] ; hex6[1] ; clk        ;
; N/A                                     ; None                                                ; 26.462 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex1[0] ; clk        ;
; N/A                                     ; None                                                ; 26.440 ns  ; clock_controller:clock_controller_inst|data[21] ; hex4[4] ; clk        ;
; N/A                                     ; None                                                ; 26.434 ns  ; clock_controller:clock_controller_inst|data[14] ; hex2[0] ; clk        ;
; N/A                                     ; None                                                ; 26.429 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex0[0] ; clk        ;
; N/A                                     ; None                                                ; 26.427 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex1[6] ; clk        ;
; N/A                                     ; None                                                ; 26.426 ns  ; clock_controller:clock_controller_inst|data[21] ; hex4[5] ; clk        ;
; N/A                                     ; None                                                ; 26.425 ns  ; clock_controller:clock_controller_inst|data[31] ; hex6[0] ; clk        ;
; N/A                                     ; None                                                ; 26.420 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex1[0] ; clk        ;
; N/A                                     ; None                                                ; 26.411 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex0[1] ; clk        ;
; N/A                                     ; None                                                ; 26.407 ns  ; clock_controller:clock_controller_inst|data[23] ; hex4[4] ; clk        ;
; N/A                                     ; None                                                ; 26.393 ns  ; clock_controller:clock_controller_inst|data[23] ; hex4[5] ; clk        ;
; N/A                                     ; None                                                ; 26.387 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex0[0] ; clk        ;
; N/A                                     ; None                                                ; 26.385 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex1[6] ; clk        ;
; N/A                                     ; None                                                ; 26.384 ns  ; clock_controller:clock_controller_inst|data[30] ; hex6[1] ; clk        ;
; N/A                                     ; None                                                ; 26.372 ns  ; clock_controller:clock_controller_inst|data[13] ; hex2[6] ; clk        ;
; N/A                                     ; None                                                ; 26.369 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex0[1] ; clk        ;
; N/A                                     ; None                                                ; 26.367 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex1[0] ; clk        ;
; N/A                                     ; None                                                ; 26.361 ns  ; clock_controller:clock_controller_inst|data[15] ; hex2[0] ; clk        ;
; N/A                                     ; None                                                ; 26.359 ns  ; clock_controller:clock_controller_inst|data[13] ; hex2[4] ; clk        ;
; N/A                                     ; None                                                ; 26.355 ns  ; clock_controller:clock_controller_inst|data[14] ; hex2[1] ; clk        ;
; N/A                                     ; None                                                ; 26.334 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex0[0] ; clk        ;
; N/A                                     ; None                                                ; 26.332 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex1[6] ; clk        ;
; N/A                                     ; None                                                ; 26.324 ns  ; clock_controller:clock_controller_inst|data[29] ; hex6[2] ; clk        ;
; N/A                                     ; None                                                ; 26.316 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex0[1] ; clk        ;
; N/A                                     ; None                                                ; 26.307 ns  ; clock_controller:clock_controller_inst|data[31] ; hex6[1] ; clk        ;
; N/A                                     ; None                                                ; 26.306 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex1[5] ; clk        ;
; N/A                                     ; None                                                ; 26.289 ns  ; clock_controller:clock_controller_inst|data[14] ; hex2[3] ; clk        ;
; N/A                                     ; None                                                ; 26.282 ns  ; clock_controller:clock_controller_inst|data[15] ; hex2[1] ; clk        ;
; N/A                                     ; None                                                ; 26.264 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex1[5] ; clk        ;
; N/A                                     ; None                                                ; 26.251 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex1[4] ; clk        ;
; N/A                                     ; None                                                ; 26.249 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex1[3] ; clk        ;
; N/A                                     ; None                                                ; 26.237 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex0[2] ; clk        ;
; N/A                                     ; None                                                ; 26.224 ns  ; clock_controller:clock_controller_inst|data[30] ; hex6[2] ; clk        ;
; N/A                                     ; None                                                ; 26.222 ns  ; clock_controller:clock_controller_inst|data[14] ; hex2[2] ; clk        ;
; N/A                                     ; None                                                ; 26.216 ns  ; clock_controller:clock_controller_inst|data[15] ; hex2[3] ; clk        ;
; N/A                                     ; None                                                ; 26.211 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex1[5] ; clk        ;
; N/A                                     ; None                                                ; 26.209 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex1[4] ; clk        ;
; N/A                                     ; None                                                ; 26.207 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex1[3] ; clk        ;
; N/A                                     ; None                                                ; 26.201 ns  ; clock_controller:clock_controller_inst|data[12] ; hex3[1] ; clk        ;
; N/A                                     ; None                                                ; 26.195 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex0[2] ; clk        ;
; N/A                                     ; None                                                ; 26.181 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex0[5] ; clk        ;
; N/A                                     ; None                                                ; 26.156 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex1[4] ; clk        ;
; N/A                                     ; None                                                ; 26.154 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex1[3] ; clk        ;
; N/A                                     ; None                                                ; 26.149 ns  ; clock_controller:clock_controller_inst|data[15] ; hex2[2] ; clk        ;
; N/A                                     ; None                                                ; 26.147 ns  ; clock_controller:clock_controller_inst|data[31] ; hex6[2] ; clk        ;
; N/A                                     ; None                                                ; 26.144 ns  ; clock_controller:clock_controller_inst|data[12] ; hex3[3] ; clk        ;
; N/A                                     ; None                                                ; 26.142 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex0[2] ; clk        ;
; N/A                                     ; None                                                ; 26.139 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex0[5] ; clk        ;
; N/A                                     ; None                                                ; 26.137 ns  ; clock_controller:clock_controller_inst|data[14] ; hex2[5] ; clk        ;
; N/A                                     ; None                                                ; 26.096 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex1[2] ; clk        ;
; N/A                                     ; None                                                ; 26.090 ns  ; clock_controller:clock_controller_inst|data[12] ; hex3[5] ; clk        ;
; N/A                                     ; None                                                ; 26.086 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex0[5] ; clk        ;
; N/A                                     ; None                                                ; 26.064 ns  ; clock_controller:clock_controller_inst|data[15] ; hex2[5] ; clk        ;
; N/A                                     ; None                                                ; 26.054 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex1[2] ; clk        ;
; N/A                                     ; None                                                ; 26.031 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex0[6] ; clk        ;
; N/A                                     ; None                                                ; 26.023 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex0[3] ; clk        ;
; N/A                                     ; None                                                ; 26.021 ns  ; clock_controller:clock_controller_inst|data[7]  ; hex0[4] ; clk        ;
; N/A                                     ; None                                                ; 26.006 ns  ; clock_controller:clock_controller_inst|data[28] ; hex6[0] ; clk        ;
; N/A                                     ; None                                                ; 26.004 ns  ; clock_controller:clock_controller_inst|data[14] ; hex2[6] ; clk        ;
; N/A                                     ; None                                                ; 26.001 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex1[2] ; clk        ;
; N/A                                     ; None                                                ; 25.991 ns  ; clock_controller:clock_controller_inst|data[14] ; hex2[4] ; clk        ;
; N/A                                     ; None                                                ; 25.989 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex0[6] ; clk        ;
; N/A                                     ; None                                                ; 25.981 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex0[3] ; clk        ;
; N/A                                     ; None                                                ; 25.979 ns  ; clock_controller:clock_controller_inst|data[5]  ; hex0[4] ; clk        ;
; N/A                                     ; None                                                ; 25.936 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex0[6] ; clk        ;
; N/A                                     ; None                                                ; 25.931 ns  ; clock_controller:clock_controller_inst|data[15] ; hex2[6] ; clk        ;
; N/A                                     ; None                                                ; 25.929 ns  ; clock_controller:clock_controller_inst|data[12] ; hex3[6] ; clk        ;
; N/A                                     ; None                                                ; 25.928 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex0[3] ; clk        ;
; N/A                                     ; None                                                ; 25.926 ns  ; clock_controller:clock_controller_inst|data[6]  ; hex0[4] ; clk        ;
; N/A                                     ; None                                                ; 25.918 ns  ; clock_controller:clock_controller_inst|data[15] ; hex2[4] ; clk        ;
; N/A                                     ; None                                                ; 25.907 ns  ; clock_controller:clock_controller_inst|data[29] ; hex6[5] ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; clock_controller:clock_controller_inst|data[12] ; hex3[0] ; clk        ;
; N/A                                     ; None                                                ; 25.888 ns  ; clock_controller:clock_controller_inst|data[28] ; hex6[1] ; clk        ;
; N/A                                     ; None                                                ; 25.881 ns  ; clock_controller:clock_controller_inst|data[12] ; hex3[4] ; clk        ;
; N/A                                     ; None                                                ; 25.869 ns  ; clock_controller:clock_controller_inst|data[12] ; hex3[2] ; clk        ;
; N/A                                     ; None                                                ; 25.807 ns  ; clock_controller:clock_controller_inst|data[30] ; hex6[5] ; clk        ;
; N/A                                     ; None                                                ; 25.764 ns  ; clock_controller:clock_controller_inst|data[29] ; hex6[3] ; clk        ;
; N/A                                     ; None                                                ; 25.758 ns  ; clock_controller:clock_controller_inst|data[29] ; hex6[6] ; clk        ;
; N/A                                     ; None                                                ; 25.730 ns  ; clock_controller:clock_controller_inst|data[31] ; hex6[5] ; clk        ;
; N/A                                     ; None                                                ; 25.728 ns  ; clock_controller:clock_controller_inst|data[28] ; hex6[2] ; clk        ;
; N/A                                     ; None                                                ; 25.721 ns  ; clock_controller:clock_controller_inst|data[29] ; hex6[4] ; clk        ;
; N/A                                     ; None                                                ; 25.697 ns  ; clock_controller:clock_controller_inst|data[4]  ; hex1[1] ; clk        ;
; N/A                                     ; None                                                ; 25.688 ns  ; clock_controller:clock_controller_inst|data[20] ; hex4[1] ; clk        ;
; N/A                                     ; None                                                ; 25.664 ns  ; clock_controller:clock_controller_inst|data[30] ; hex6[3] ; clk        ;
; N/A                                     ; None                                                ; 25.658 ns  ; clock_controller:clock_controller_inst|data[30] ; hex6[6] ; clk        ;
; N/A                                     ; None                                                ; 25.656 ns  ; clock_controller:clock_controller_inst|data[20] ; hex4[0] ; clk        ;
; N/A                                     ; None                                                ; 25.621 ns  ; clock_controller:clock_controller_inst|data[30] ; hex6[4] ; clk        ;
; N/A                                     ; None                                                ; 25.587 ns  ; clock_controller:clock_controller_inst|data[31] ; hex6[3] ; clk        ;
; N/A                                     ; None                                                ; 25.581 ns  ; clock_controller:clock_controller_inst|data[31] ; hex6[6] ; clk        ;
; N/A                                     ; None                                                ; 25.544 ns  ; clock_controller:clock_controller_inst|data[31] ; hex6[4] ; clk        ;
; N/A                                     ; None                                                ; 25.497 ns  ; clock_controller:clock_controller_inst|data[20] ; hex4[6] ; clk        ;
; N/A                                     ; None                                                ; 25.497 ns  ; clock_controller:clock_controller_inst|data[4]  ; hex1[0] ; clk        ;
; N/A                                     ; None                                                ; 25.476 ns  ; clock_controller:clock_controller_inst|data[20] ; hex4[2] ; clk        ;
; N/A                                     ; None                                                ; 25.464 ns  ; clock_controller:clock_controller_inst|data[4]  ; hex0[0] ; clk        ;
; N/A                                     ; None                                                ; 25.462 ns  ; clock_controller:clock_controller_inst|data[4]  ; hex1[6] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                 ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+---------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 11.682 ns       ; rst_n ; hex4[2] ;
; N/A   ; None              ; 11.677 ns       ; rst_n ; hex5[3] ;
; N/A   ; None              ; 11.675 ns       ; rst_n ; hex5[0] ;
; N/A   ; None              ; 11.672 ns       ; rst_n ; hex4[6] ;
; N/A   ; None              ; 11.644 ns       ; rst_n ; hex5[2] ;
; N/A   ; None              ; 11.630 ns       ; rst_n ; hex5[4] ;
; N/A   ; None              ; 11.519 ns       ; rst_n ; hex4[1] ;
; N/A   ; None              ; 11.511 ns       ; rst_n ; hex5[5] ;
; N/A   ; None              ; 11.499 ns       ; rst_n ; hex5[1] ;
; N/A   ; None              ; 11.492 ns       ; rst_n ; hex4[0] ;
; N/A   ; None              ; 11.401 ns       ; rst_n ; hex4[5] ;
; N/A   ; None              ; 11.394 ns       ; rst_n ; hex4[4] ;
; N/A   ; None              ; 11.381 ns       ; rst_n ; hex0[0] ;
; N/A   ; None              ; 11.358 ns       ; rst_n ; hex0[2] ;
; N/A   ; None              ; 11.355 ns       ; rst_n ; hex0[1] ;
; N/A   ; None              ; 11.294 ns       ; rst_n ; hex6[0] ;
; N/A   ; None              ; 11.216 ns       ; rst_n ; hex5[6] ;
; N/A   ; None              ; 11.207 ns       ; rst_n ; hex4[3] ;
; N/A   ; None              ; 11.163 ns       ; rst_n ; hex6[1] ;
; N/A   ; None              ; 11.162 ns       ; rst_n ; hex6[2] ;
; N/A   ; None              ; 11.143 ns       ; rst_n ; hex0[3] ;
; N/A   ; None              ; 11.135 ns       ; rst_n ; hex0[4] ;
; N/A   ; None              ; 11.126 ns       ; rst_n ; hex0[5] ;
; N/A   ; None              ; 11.110 ns       ; rst_n ; hex0[6] ;
; N/A   ; None              ; 11.008 ns       ; rst_n ; hex1[0] ;
; N/A   ; None              ; 10.924 ns       ; rst_n ; hex1[6] ;
; N/A   ; None              ; 10.894 ns       ; rst_n ; hex3[3] ;
; N/A   ; None              ; 10.891 ns       ; rst_n ; hex3[1] ;
; N/A   ; None              ; 10.874 ns       ; rst_n ; hex7[6] ;
; N/A   ; None              ; 10.871 ns       ; rst_n ; hex7[5] ;
; N/A   ; None              ; 10.851 ns       ; rst_n ; hex1[5] ;
; N/A   ; None              ; 10.845 ns       ; rst_n ; hex3[6] ;
; N/A   ; None              ; 10.843 ns       ; rst_n ; hex3[0] ;
; N/A   ; None              ; 10.841 ns       ; rst_n ; hex3[2] ;
; N/A   ; None              ; 10.841 ns       ; rst_n ; hex1[1] ;
; N/A   ; None              ; 10.838 ns       ; rst_n ; hex3[5] ;
; N/A   ; None              ; 10.830 ns       ; rst_n ; hex3[4] ;
; N/A   ; None              ; 10.614 ns       ; rst_n ; hex1[2] ;
; N/A   ; None              ; 10.605 ns       ; rst_n ; hex6[3] ;
; N/A   ; None              ; 10.600 ns       ; rst_n ; hex7[0] ;
; N/A   ; None              ; 10.599 ns       ; rst_n ; hex7[1] ;
; N/A   ; None              ; 10.594 ns       ; rst_n ; hex6[4] ;
; N/A   ; None              ; 10.584 ns       ; rst_n ; hex7[3] ;
; N/A   ; None              ; 10.570 ns       ; rst_n ; hex6[6] ;
; N/A   ; None              ; 10.570 ns       ; rst_n ; hex6[5] ;
; N/A   ; None              ; 10.564 ns       ; rst_n ; hex7[2] ;
; N/A   ; None              ; 10.563 ns       ; rst_n ; hex7[4] ;
; N/A   ; None              ; 10.449 ns       ; rst_n ; hex1[4] ;
; N/A   ; None              ; 10.393 ns       ; rst_n ; hex1[3] ;
; N/A   ; None              ; 10.137 ns       ; rst_n ; hex2[3] ;
; N/A   ; None              ; 10.132 ns       ; rst_n ; hex2[0] ;
; N/A   ; None              ; 10.088 ns       ; rst_n ; hex2[2] ;
; N/A   ; None              ; 10.046 ns       ; rst_n ; hex2[1] ;
; N/A   ; None              ; 9.837 ns        ; rst_n ; hex2[4] ;
; N/A   ; None              ; 9.827 ns        ; rst_n ; hex2[6] ;
; N/A   ; None              ; 9.795 ns        ; rst_n ; hex2[5] ;
+-------+-------------------+-----------------+-------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Mar 24 22:38:30 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off seg7 -c seg7 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock_controller:clock_controller_inst|clk_10ms" as buffer
Info: Clock "clk" has Internal fmax of 24.28 MHz between source register "clock_controller:clock_controller_inst|data[29]" and destination register "LCD_TEST:u5|mLCD_DATA[2]" (period= 41.184 ns)
    Info: + Longest register to register delay is 16.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y21_N29; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst|data[29]'
        Info: 2: + IC(0.346 ns) + CELL(0.393 ns) = 0.739 ns; Loc. = LCCOMB_X56_Y21_N20; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[1]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.810 ns; Loc. = LCCOMB_X56_Y21_N22; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.881 ns; Loc. = LCCOMB_X56_Y21_N24; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.291 ns; Loc. = LCCOMB_X56_Y21_N26; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6'
        Info: 6: + IC(0.313 ns) + CELL(0.150 ns) = 1.754 ns; Loc. = LCCOMB_X56_Y21_N8; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~43'
        Info: 7: + IC(0.653 ns) + CELL(0.393 ns) = 2.800 ns; Loc. = LCCOMB_X56_Y21_N12; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.959 ns; Loc. = LCCOMB_X56_Y21_N14; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.030 ns; Loc. = LCCOMB_X56_Y21_N16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.440 ns; Loc. = LCCOMB_X56_Y21_N18; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8'
        Info: 11: + IC(0.487 ns) + CELL(0.150 ns) = 4.077 ns; Loc. = LCCOMB_X57_Y21_N26; Fanout = 3; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[22]~119'
        Info: 12: + IC(0.693 ns) + CELL(0.414 ns) = 5.184 ns; Loc. = LCCOMB_X59_Y21_N8; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.255 ns; Loc. = LCCOMB_X59_Y21_N10; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7'
        Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 5.665 ns; Loc. = LCCOMB_X59_Y21_N12; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8'
        Info: 15: + IC(0.692 ns) + CELL(0.150 ns) = 6.507 ns; Loc. = LCCOMB_X57_Y21_N18; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[26]~23'
        Info: 16: + IC(0.439 ns) + CELL(0.393 ns) = 7.339 ns; Loc. = LCCOMB_X58_Y21_N2; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.410 ns; Loc. = LCCOMB_X58_Y21_N4; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.481 ns; Loc. = LCCOMB_X58_Y21_N6; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7'
        Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 7.891 ns; Loc. = LCCOMB_X58_Y21_N8; Fanout = 12; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8'
        Info: 20: + IC(0.461 ns) + CELL(0.275 ns) = 8.627 ns; Loc. = LCCOMB_X57_Y21_N6; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[32]~121'
        Info: 21: + IC(0.428 ns) + CELL(0.393 ns) = 9.448 ns; Loc. = LCCOMB_X58_Y21_N24; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.519 ns; Loc. = LCCOMB_X58_Y21_N26; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7'
        Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 9.929 ns; Loc. = LCCOMB_X58_Y21_N28; Fanout = 4; COMB Node = 'b2bcd_99:b2bcd_99_inst1|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8'
        Info: 24: + IC(0.929 ns) + CELL(0.414 ns) = 11.272 ns; Loc. = LCCOMB_X50_Y21_N18; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1|Add0~1'
        Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 11.682 ns; Loc. = LCCOMB_X50_Y21_N20; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1|Add0~2'
        Info: 26: + IC(0.266 ns) + CELL(0.414 ns) = 12.362 ns; Loc. = LCCOMB_X50_Y21_N6; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1|dout[3]~5'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 12.433 ns; Loc. = LCCOMB_X50_Y21_N8; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1|dout[4]~7'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 12.504 ns; Loc. = LCCOMB_X50_Y21_N10; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst1|dout[5]~9'
        Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 12.914 ns; Loc. = LCCOMB_X50_Y21_N12; Fanout = 8; COMB Node = 'b2bcd_99:b2bcd_99_inst1|dout[6]~10'
        Info: 30: + IC(0.674 ns) + CELL(0.150 ns) = 13.738 ns; Loc. = LCCOMB_X47_Y21_N22; Fanout = 1; COMB Node = 'LCD_TEST:u5|Mux1~7'
        Info: 31: + IC(0.245 ns) + CELL(0.150 ns) = 14.133 ns; Loc. = LCCOMB_X47_Y21_N0; Fanout = 1; COMB Node = 'LCD_TEST:u5|Mux1~8'
        Info: 32: + IC(0.245 ns) + CELL(0.150 ns) = 14.528 ns; Loc. = LCCOMB_X47_Y21_N2; Fanout = 1; COMB Node = 'LCD_TEST:u5|Mux1~9'
        Info: 33: + IC(0.242 ns) + CELL(0.150 ns) = 14.920 ns; Loc. = LCCOMB_X47_Y21_N4; Fanout = 1; COMB Node = 'LCD_TEST:u5|Mux1~10'
        Info: 34: + IC(0.719 ns) + CELL(0.150 ns) = 15.789 ns; Loc. = LCCOMB_X48_Y20_N20; Fanout = 1; COMB Node = 'LCD_TEST:u5|Mux1~11'
        Info: 35: + IC(0.482 ns) + CELL(0.245 ns) = 16.516 ns; Loc. = LCCOMB_X49_Y20_N4; Fanout = 1; COMB Node = 'LCD_TEST:u5|Mux1~15'
        Info: 36: + IC(0.000 ns) + CELL(0.084 ns) = 16.600 ns; Loc. = LCFF_X49_Y20_N5; Fanout = 1; REG Node = 'LCD_TEST:u5|mLCD_DATA[2]'
        Info: Total cell delay = 8.286 ns ( 49.92 % )
        Info: Total interconnect delay = 8.314 ns ( 50.08 % )
    Info: - Smallest clock skew is -3.778 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.683 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 108; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X49_Y20_N5; Fanout = 1; REG Node = 'LCD_TEST:u5|mLCD_DATA[2]'
            Info: Total cell delay = 1.536 ns ( 57.25 % )
            Info: Total interconnect delay = 1.147 ns ( 42.75 % )
        Info: - Longest clock path from clock "clk" to source register is 6.461 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.538 ns) + CELL(0.787 ns) = 3.324 ns; Loc. = LCFF_X44_Y21_N23; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst|clk_10ms'
            Info: 3: + IC(1.585 ns) + CELL(0.000 ns) = 4.909 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst|clk_10ms~clkctrl'
            Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 6.461 ns; Loc. = LCFF_X56_Y21_N29; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst|data[29]'
            Info: Total cell delay = 2.323 ns ( 35.95 % )
            Info: Total interconnect delay = 4.138 ns ( 64.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "hex5[5]" through register "clock_controller:clock_controller_inst|data[22]" is 28.805 ns
    Info: + Longest clock path from clock "clk" to source register is 6.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.538 ns) + CELL(0.787 ns) = 3.324 ns; Loc. = LCFF_X44_Y21_N23; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst|clk_10ms'
        Info: 3: + IC(1.585 ns) + CELL(0.000 ns) = 4.909 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst|clk_10ms~clkctrl'
        Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.454 ns; Loc. = LCFF_X42_Y22_N5; Fanout = 13; REG Node = 'clock_controller:clock_controller_inst|data[22]'
        Info: Total cell delay = 2.323 ns ( 35.99 % )
        Info: Total interconnect delay = 4.131 ns ( 64.01 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 22.101 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y22_N5; Fanout = 13; REG Node = 'clock_controller:clock_controller_inst|data[22]'
        Info: 2: + IC(0.969 ns) + CELL(0.504 ns) = 1.473 ns; Loc. = LCCOMB_X48_Y22_N14; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.544 ns; Loc. = LCCOMB_X48_Y22_N16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5'
        Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.954 ns; Loc. = LCCOMB_X48_Y22_N18; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6'
        Info: 5: + IC(0.301 ns) + CELL(0.150 ns) = 2.405 ns; Loc. = LCCOMB_X48_Y22_N0; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~43'
        Info: 6: + IC(0.444 ns) + CELL(0.414 ns) = 3.263 ns; Loc. = LCCOMB_X48_Y22_N4; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.334 ns; Loc. = LCCOMB_X48_Y22_N6; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.405 ns; Loc. = LCCOMB_X48_Y22_N8; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.815 ns; Loc. = LCCOMB_X48_Y22_N10; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8'
        Info: 10: + IC(0.721 ns) + CELL(0.150 ns) = 4.686 ns; Loc. = LCCOMB_X50_Y22_N10; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39'
        Info: 11: + IC(0.265 ns) + CELL(0.414 ns) = 5.365 ns; Loc. = LCCOMB_X50_Y22_N20; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.436 ns; Loc. = LCCOMB_X50_Y22_N22; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.507 ns; Loc. = LCCOMB_X50_Y22_N24; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.578 ns; Loc. = LCCOMB_X50_Y22_N26; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7'
        Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 5.988 ns; Loc. = LCCOMB_X50_Y22_N28; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8'
        Info: 16: + IC(0.282 ns) + CELL(0.150 ns) = 6.420 ns; Loc. = LCCOMB_X50_Y22_N16; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~24'
        Info: 17: + IC(0.478 ns) + CELL(0.414 ns) = 7.312 ns; Loc. = LCCOMB_X49_Y22_N10; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.383 ns; Loc. = LCCOMB_X49_Y22_N12; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3'
        Info: 19: + IC(0.000 ns) + CELL(0.159 ns) = 7.542 ns; Loc. = LCCOMB_X49_Y22_N14; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.613 ns; Loc. = LCCOMB_X49_Y22_N16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7'
        Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 8.023 ns; Loc. = LCCOMB_X49_Y22_N18; Fanout = 12; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8'
        Info: 22: + IC(0.758 ns) + CELL(0.150 ns) = 8.931 ns; Loc. = LCCOMB_X48_Y21_N16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~14'
        Info: 23: + IC(0.262 ns) + CELL(0.414 ns) = 9.607 ns; Loc. = LCCOMB_X48_Y21_N0; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.678 ns; Loc. = LCCOMB_X48_Y21_N2; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 9.749 ns; Loc. = LCCOMB_X48_Y21_N4; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 9.820 ns; Loc. = LCCOMB_X48_Y21_N6; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7'
        Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 10.230 ns; Loc. = LCCOMB_X48_Y21_N8; Fanout = 4; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8'
        Info: 28: + IC(0.257 ns) + CELL(0.393 ns) = 10.880 ns; Loc. = LCCOMB_X48_Y21_N18; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|Add0~1'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 10.951 ns; Loc. = LCCOMB_X48_Y21_N20; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|Add0~3'
        Info: 30: + IC(0.000 ns) + CELL(0.410 ns) = 11.361 ns; Loc. = LCCOMB_X48_Y21_N22; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|Add0~4'
        Info: 31: + IC(0.677 ns) + CELL(0.393 ns) = 12.431 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|dout[4]~7'
        Info: 32: + IC(0.000 ns) + CELL(0.159 ns) = 12.590 ns; Loc. = LCCOMB_X47_Y21_N14; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|dout[5]~9'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 12.661 ns; Loc. = LCCOMB_X47_Y21_N16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|dout[6]~11'
        Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 13.071 ns; Loc. = LCCOMB_X47_Y21_N18; Fanout = 8; COMB Node = 'b2bcd_99:b2bcd_99_inst2|dout[7]~12'
        Info: 35: + IC(4.797 ns) + CELL(0.150 ns) = 18.018 ns; Loc. = LCCOMB_X1_Y17_N12; Fanout = 1; COMB Node = 'seg7:seg7_inst5|WideOr1~0'
        Info: 36: + IC(0.260 ns) + CELL(0.438 ns) = 18.716 ns; Loc. = LCCOMB_X1_Y17_N30; Fanout = 1; COMB Node = 'seg7:seg7_inst5|hex[5]~12'
        Info: 37: + IC(0.763 ns) + CELL(2.622 ns) = 22.101 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'hex5[5]'
        Info: Total cell delay = 10.867 ns ( 49.17 % )
        Info: Total interconnect delay = 11.234 ns ( 50.83 % )
Info: Longest tpd from source pin "rst_n" to destination pin "hex4[2]" is 11.682 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 109; PIN Node = 'rst_n'
    Info: 2: + IC(6.988 ns) + CELL(0.438 ns) = 8.288 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 1; COMB Node = 'seg7:seg7_inst4|hex[2]~9'
    Info: 3: + IC(0.752 ns) + CELL(2.642 ns) = 11.682 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'hex4[2]'
    Info: Total cell delay = 3.942 ns ( 33.74 % )
    Info: Total interconnect delay = 7.740 ns ( 66.26 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Fri Mar 24 22:38:31 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


