// Seed: 302250741
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    output wire id_4,
    output tri id_5,
    input tri id_6,
    input wor id_7,
    input supply0 id_8,
    output uwire id_9,
    input wor id_10,
    input wire id_11,
    output wire id_12
);
  assign id_1 = -1 - id_0;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1
    , id_7,
    input wire id_2,
    input tri id_3,
    output supply1 id_4,
    input wand id_5
);
  wire id_8;
  wire id_9;
  final $clog2(8);
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_0,
      id_4,
      id_1,
      id_5,
      id_0,
      id_3,
      id_4,
      id_5,
      id_0,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
