Vivado Simulator 2018.2
Time resolution is 1 ps
Block Memory Generator module mcs_top_vanilla.cpu_unit.inst.lmb_bram_I.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
