EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 3875 3850 0    50   ~ 0
input preattenuation.\ncontrols distortion
$Comp
L power:VCC #PWR01
U 1 1 5CF0E364
P 8200 2225
F 0 "#PWR01" H 8200 2075 50  0001 C CNN
F 1 "VCC" H 8217 2398 50  0000 C CNN
F 2 "" H 8200 2225 50  0001 C CNN
F 3 "" H 8200 2225 50  0001 C CNN
	1    8200 2225
	1    0    0    -1  
$EndComp
$Comp
L power:VEE #PWR02
U 1 1 5CF0FCB5
P 8200 3425
F 0 "#PWR02" H 8200 3275 50  0001 C CNN
F 1 "VEE" H 8218 3598 50  0000 C CNN
F 2 "" H 8200 3425 50  0001 C CNN
F 3 "" H 8200 3425 50  0001 C CNN
	1    8200 3425
	-1   0    0    1   
$EndComp
$Comp
L pspice:0 #GND01
U 1 1 5CF02FCA
P 8550 2875
F 0 "#GND01" H 8550 2775 50  0001 C CNN
F 1 "0" H 8500 2975 50  0000 C CNN
F 2 "" H 8550 2875 50  0001 C CNN
F 3 "~" H 8550 2875 50  0001 C CNN
	1    8550 2875
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR09
U 1 1 5E46C3BD
P 8700 2825
F 0 "#PWR09" H 8700 2575 50  0001 C CNN
F 1 "GND" H 8705 2652 50  0000 C CNN
F 2 "" H 8700 2825 50  0001 C CNN
F 3 "" H 8700 2825 50  0001 C CNN
	1    8700 2825
	1    0    0    -1  
$EndComp
Wire Wire Line
	8550 2875 8550 2825
Wire Wire Line
	8550 2825 8700 2825
Wire Wire Line
	8550 2825 8200 2825
Connection ~ 8550 2825
Connection ~ 8200 2825
$Comp
L pspice:QPNP Q4
U 1 1 5E490B12
P 6375 5050
F 0 "Q4" H 6025 4850 50  0000 L CNN
F 1 "BC557B" V 6675 4900 50  0000 L CNN
F 2 "" H 6375 5050 50  0001 C CNN
F 3 "~" H 6375 5050 50  0001 C CNN
F 4 "Q" H 6375 5050 50  0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 6375 5050 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6375 5050 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 6375 5050 50  0001 C CNN "Spice_Lib_File"
	1    6375 5050
	-1   0    0    1   
$EndComp
$Comp
L pspice:QPNP Q2
U 1 1 5E49336A
P 5775 5050
F 0 "Q2" H 5775 4675 50  0000 L CNN
F 1 "BC557B" H 5325 5200 50  0001 L CNN
F 2 "" H 5775 5050 50  0001 C CNN
F 3 "~" H 5775 5050 50  0001 C CNN
F 4 "Q" H 5775 5050 50  0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 5775 5050 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5775 5050 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 5775 5050 50  0001 C CNN "Spice_Lib_File"
	1    5775 5050
	1    0    0    1   
$EndComp
$Comp
L Device:R R3
U 1 1 5E4AA323
P 4775 3775
F 0 "R3" H 4850 3725 50  0000 L CNN
F 1 "1k" V 4775 3725 50  0000 L CNN
F 2 "" V 4705 3775 50  0001 C CNN
F 3 "~" H 4775 3775 50  0001 C CNN
	1    4775 3775
	1    0    0    1   
$EndComp
Wire Wire Line
	4675 3525 4775 3525
Wire Wire Line
	4775 3525 4775 3625
$Comp
L pspice:VSOURCE V4
U 1 1 5E4DBEAC
P 3650 3825
F 0 "V4" H 3250 3925 50  0000 L CNN
F 1 "SIN(0 2 300)" H 3225 3175 50  0000 L CNN
F 2 "" H 3650 3825 50  0001 C CNN
F 3 "~" H 3650 3825 50  0001 C CNN
	1    3650 3825
	1    0    0    -1  
$EndComp
Text GLabel 3850 3525 1    50   Input ~ 0
signal_in
$Comp
L power:GND #PWR08
U 1 1 5E4DE552
P 4775 3925
F 0 "#PWR08" H 4775 3675 50  0001 C CNN
F 1 "GND" H 4780 3752 50  0000 C CNN
F 2 "" H 4775 3925 50  0001 C CNN
F 3 "" H 4775 3925 50  0001 C CNN
	1    4775 3925
	1    0    0    -1  
$EndComp
Text GLabel 9225 5475 1    50   Input ~ 0
diff1
Text GLabel 9225 5675 3    50   Input ~ 0
diff2
$Comp
L power:GND #PWR04
U 1 1 5E4DF6C2
P 3650 4125
F 0 "#PWR04" H 3650 3875 50  0001 C CNN
F 1 "GND" H 3655 3952 50  0000 C CNN
F 2 "" H 3650 4125 50  0001 C CNN
F 3 "" H 3650 4125 50  0001 C CNN
	1    3650 4125
	1    0    0    -1  
$EndComp
$Comp
L pspice:QPNP Q12
U 1 1 5E56D8B8
P 6375 5950
F 0 "Q12" H 6025 5750 50  0000 L CNN
F 1 "BC557B" V 6675 5800 50  0000 L CNN
F 2 "" H 6375 5950 50  0001 C CNN
F 3 "~" H 6375 5950 50  0001 C CNN
F 4 "Q" H 6375 5950 50  0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 6375 5950 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6375 5950 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 6375 5950 50  0001 C CNN "Spice_Lib_File"
	1    6375 5950
	-1   0    0    1   
$EndComp
$Comp
L pspice:QPNP Q8
U 1 1 5E56D8C2
P 5775 5950
F 0 "Q8" H 5775 5575 50  0000 L CNN
F 1 "BC557B" H 5325 6100 50  0001 L CNN
F 2 "" H 5775 5950 50  0001 C CNN
F 3 "~" H 5775 5950 50  0001 C CNN
F 4 "Q" H 5775 5950 50  0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 5775 5950 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5775 5950 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 5775 5950 50  0001 C CNN "Spice_Lib_File"
	1    5775 5950
	1    0    0    1   
$EndComp
$Comp
L pspice:QPNP Q11
U 1 1 5E581D3A
P 6375 4250
F 0 "Q11" H 6025 4050 50  0000 L CNN
F 1 "BC557B" V 6675 4100 50  0000 L CNN
F 2 "" H 6375 4250 50  0001 C CNN
F 3 "~" H 6375 4250 50  0001 C CNN
F 4 "Q" H 6375 4250 50  0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 6375 4250 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6375 4250 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 6375 4250 50  0001 C CNN "Spice_Lib_File"
	1    6375 4250
	-1   0    0    1   
$EndComp
$Comp
L pspice:QPNP Q7
U 1 1 5E581D44
P 5775 4250
F 0 "Q7" H 5775 3875 50  0000 L CNN
F 1 "BC557B" H 5325 4400 50  0001 L CNN
F 2 "" H 5775 4250 50  0001 C CNN
F 3 "~" H 5775 4250 50  0001 C CNN
F 4 "Q" H 5775 4250 50  0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 5775 4250 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5775 4250 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 5775 4250 50  0001 C CNN "Spice_Lib_File"
	1    5775 4250
	1    0    0    1   
$EndComp
Wire Wire Line
	5925 4600 5925 4650
Connection ~ 5925 4650
Wire Wire Line
	5925 4650 5925 4700
Wire Wire Line
	6225 4600 6225 4650
Connection ~ 6225 4650
Wire Wire Line
	6225 4650 6225 4700
$Comp
L pspice:QPNP Q10
U 1 1 5E588661
P 6375 3450
F 0 "Q10" H 6025 3250 50  0000 L CNN
F 1 "BC557B" V 6675 3300 50  0000 L CNN
F 2 "" H 6375 3450 50  0001 C CNN
F 3 "~" H 6375 3450 50  0001 C CNN
F 4 "Q" H 6375 3450 50  0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 6375 3450 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6375 3450 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 6375 3450 50  0001 C CNN "Spice_Lib_File"
	1    6375 3450
	-1   0    0    1   
$EndComp
$Comp
L pspice:QPNP Q6
U 1 1 5E58866B
P 5775 3450
F 0 "Q6" H 5775 3075 50  0000 L CNN
F 1 "BC557B" H 5325 3600 50  0001 L CNN
F 2 "" H 5775 3450 50  0001 C CNN
F 3 "~" H 5775 3450 50  0001 C CNN
F 4 "Q" H 5775 3450 50  0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 5775 3450 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5775 3450 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 5775 3450 50  0001 C CNN "Spice_Lib_File"
	1    5775 3450
	1    0    0    1   
$EndComp
Wire Wire Line
	5925 3800 5925 3850
Connection ~ 5925 3850
Wire Wire Line
	5925 3850 5925 3900
Wire Wire Line
	6225 3800 6225 3850
Connection ~ 6225 3850
Wire Wire Line
	6225 3850 6225 3900
Wire Wire Line
	5925 3000 5925 3050
Connection ~ 5925 3050
Wire Wire Line
	5925 3050 5925 3100
Wire Wire Line
	6225 3000 6225 3050
Connection ~ 6225 3050
Wire Wire Line
	6225 3050 6225 3100
$Comp
L Device:R R11
U 1 1 5E5F7CB4
P 5475 3950
F 0 "R11" H 5275 4025 50  0000 L CNN
F 1 "150" V 5475 3875 50  0000 L CNN
F 2 "Resistor_SMD:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder" V 5405 3950 50  0001 C CNN
F 3 "~" H 5475 3950 50  0001 C CNN
	1    5475 3950
	1    0    0    -1  
$EndComp
Wire Wire Line
	5475 4250 5475 4100
Wire Wire Line
	5475 3800 5475 3650
Wire Wire Line
	6675 3450 6675 3650
Wire Wire Line
	6675 3650 5475 3650
Connection ~ 5475 3650
Wire Wire Line
	5475 3650 5475 3450
$Comp
L Device:R R12
U 1 1 5E6209B4
P 5475 4750
F 0 "R12" H 5275 4825 50  0000 L CNN
F 1 "150" V 5475 4675 50  0000 L CNN
F 2 "Resistor_SMD:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder" V 5405 4750 50  0001 C CNN
F 3 "~" H 5475 4750 50  0001 C CNN
	1    5475 4750
	1    0    0    -1  
$EndComp
$Comp
L Device:R R13
U 1 1 5E620DF1
P 5475 5600
F 0 "R13" H 5275 5675 50  0000 L CNN
F 1 "150" V 5475 5525 50  0000 L CNN
F 2 "Resistor_SMD:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder" V 5405 5600 50  0001 C CNN
F 3 "~" H 5475 5600 50  0001 C CNN
	1    5475 5600
	1    0    0    -1  
$EndComp
Connection ~ 5475 5050
Wire Wire Line
	5475 5050 5475 4900
Wire Wire Line
	5475 4600 5475 4450
Connection ~ 5475 4250
Wire Wire Line
	6675 4250 6675 4450
Wire Wire Line
	6675 4450 5475 4450
Connection ~ 5475 4450
Wire Wire Line
	5475 4450 5475 4250
Wire Wire Line
	6675 5050 6675 5250
Wire Wire Line
	6675 5250 5475 5250
Connection ~ 5475 5250
Wire Wire Line
	5475 5250 5475 5050
$Comp
L Device:R R14
U 1 1 5E648DC2
P 5475 6350
F 0 "R14" H 5275 6425 50  0000 L CNN
F 1 "220" V 5475 6275 50  0000 L CNN
F 2 "Resistor_SMD:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder" V 5405 6350 50  0001 C CNN
F 3 "~" H 5475 6350 50  0001 C CNN
	1    5475 6350
	1    0    0    -1  
$EndComp
Wire Wire Line
	5475 6200 5475 6150
Connection ~ 5475 5950
Wire Wire Line
	6675 5950 6675 6150
Wire Wire Line
	6675 6150 5475 6150
Connection ~ 5475 6150
Wire Wire Line
	5475 6150 5475 5950
Connection ~ 5925 5550
Wire Wire Line
	5925 5550 5925 5600
Wire Wire Line
	6225 5400 6225 5550
Connection ~ 6225 5550
Wire Wire Line
	6225 5550 6225 5600
Wire Wire Line
	5475 5250 5475 5450
Wire Wire Line
	5475 5750 5475 5950
Wire Wire Line
	5925 5400 5925 5450
Connection ~ 5925 5450
Wire Wire Line
	5925 5450 5925 5550
Wire Wire Line
	5925 5450 6450 5450
Wire Wire Line
	6225 5550 6450 5550
Wire Wire Line
	6675 2950 5475 2950
Wire Wire Line
	5475 2950 5475 3050
Connection ~ 5475 3450
Wire Wire Line
	5475 3350 5475 3450
$Comp
L Device:R R6
U 1 1 5E7B578C
P 5475 3200
F 0 "R6" H 5525 3300 50  0000 L CNN
F 1 "150" V 5475 3125 50  0000 L CNN
F 2 "Resistor_SMD:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder" V 5405 3200 50  0001 C CNN
F 3 "~" H 5475 3200 50  0001 C CNN
	1    5475 3200
	1    0    0    -1  
$EndComp
$Comp
L Device:R R4
U 1 1 5E7CAAFA
P 5325 3200
F 0 "R4" H 5125 3125 50  0000 L CNN
F 1 "180" V 5325 3125 50  0000 L CNN
F 2 "Resistor_SMD:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder" V 5255 3200 50  0001 C CNN
F 3 "~" H 5325 3200 50  0001 C CNN
	1    5325 3200
	1    0    0    1   
$EndComp
$Comp
L power:GND #PWR010
U 1 1 5E7CDEFA
P 5325 3350
F 0 "#PWR010" H 5325 3100 50  0001 C CNN
F 1 "GND" H 5330 3177 50  0000 C CNN
F 2 "" H 5325 3350 50  0001 C CNN
F 3 "" H 5325 3350 50  0001 C CNN
	1    5325 3350
	1    0    0    -1  
$EndComp
Wire Wire Line
	5475 3050 5325 3050
Connection ~ 5475 3050
Wire Wire Line
	5475 2650 5475 2600
Wire Wire Line
	4775 2600 4775 3525
Connection ~ 4775 3525
Text GLabel 4775 2800 0    50   Input ~ 0
signal_preatt
$Comp
L pspice:QPNP Q5
U 1 1 5E5A7AAF
P 5775 2650
F 0 "Q5" H 5775 2275 50  0000 L CNN
F 1 "BC557B" H 5325 2800 50  0001 L CNN
F 2 "" H 5775 2650 50  0001 C CNN
F 3 "~" H 5775 2650 50  0001 C CNN
F 4 "Q" H 5775 2650 50  0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 5775 2650 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5775 2650 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 5775 2650 50  0001 C CNN "Spice_Lib_File"
	1    5775 2650
	1    0    0    1   
$EndComp
Connection ~ 5475 2650
Connection ~ 5475 2950
Text GLabel 10275 5575 2    50   Input ~ 0
signal_out
Text Notes 10350 5850 0    50   ~ 0
differential to\nsingle-ended
Wire Wire Line
	10100 6175 10275 6175
Wire Wire Line
	9600 5675 9675 5675
Wire Wire Line
	9600 6175 9800 6175
Wire Wire Line
	9600 5675 9600 6175
Connection ~ 9600 5675
Wire Wire Line
	9525 5675 9600 5675
$Comp
L pspice:QPNP Q9
U 1 1 5E5A7AA5
P 6375 2650
F 0 "Q9" H 6025 2450 50  0000 L CNN
F 1 "BC557B" V 6675 2500 50  0000 L CNN
F 2 "" H 6375 2650 50  0001 C CNN
F 3 "~" H 6375 2650 50  0001 C CNN
F 4 "Q" H 6375 2650 50  0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 6375 2650 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6375 2650 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 6375 2650 50  0001 C CNN "Spice_Lib_File"
	1    6375 2650
	-1   0    0    1   
$EndComp
$Comp
L pspice:0 #GND02
U 1 1 5E50138F
P 6075 1500
F 0 "#GND02" H 6075 1400 50  0001 C CNN
F 1 "0" H 6075 1589 50  0000 C CNN
F 2 "" H 6075 1500 50  0001 C CNN
F 3 "~" H 6075 1500 50  0001 C CNN
	1    6075 1500
	-1   0    0    1   
$EndComp
Wire Wire Line
	5925 2300 6075 2300
Connection ~ 6075 2300
Wire Wire Line
	6075 2300 6225 2300
Wire Wire Line
	5300 2600 5475 2600
Wire Wire Line
	5000 2600 4775 2600
$Comp
L Device:R R2
U 1 1 5E4ABD6D
P 4525 3525
F 0 "R2" V 4425 3475 50  0000 L CNN
F 1 "100k" V 4525 3425 50  0000 L CNN
F 2 "" V 4455 3525 50  0001 C CNN
F 3 "~" H 4525 3525 50  0001 C CNN
	1    4525 3525
	0    -1   1    0   
$EndComp
$Comp
L Device:R R15
U 1 1 5E770C21
P 6675 2800
F 0 "R15" H 6525 2800 50  0000 L CNN
F 1 "470" V 6675 2725 50  0000 L CNN
F 2 "Resistor_SMD:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder" V 6605 2800 50  0001 C CNN
F 3 "~" H 6675 2800 50  0001 C CNN
	1    6675 2800
	1    0    0    1   
$EndComp
$Comp
L Device:R R5
U 1 1 5E795EB8
P 5475 2800
F 0 "R5" H 5325 2800 50  0000 L CNN
F 1 "470" V 5475 2725 50  0000 L CNN
F 2 "Resistor_SMD:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder" V 5405 2800 50  0001 C CNN
F 3 "~" H 5475 2800 50  0001 C CNN
	1    5475 2800
	1    0    0    1   
$EndComp
Connection ~ 6075 6500
$Comp
L power:VEE #PWR011
U 1 1 5E671F11
P 6075 6500
F 0 "#PWR011" H 6075 6350 50  0001 C CNN
F 1 "VEE" H 6092 6673 50  0000 C CNN
F 2 "" H 6075 6500 50  0001 C CNN
F 3 "" H 6075 6500 50  0001 C CNN
	1    6075 6500
	1    0    0    1   
$EndComp
Wire Wire Line
	6075 6300 6225 6300
Connection ~ 6075 6300
Wire Wire Line
	6075 6500 5475 6500
Wire Wire Line
	6075 6300 6075 6500
Wire Wire Line
	5925 6300 6075 6300
$Comp
L Device:C C5
U 1 1 5E566114
P 6075 5550
F 0 "C5" V 6025 5775 50  0000 C CNN
F 1 "47n" V 6100 5800 50  0000 C CNN
F 2 "footprints:C_rect_smd_combo" H 6113 5400 50  0001 C CNN
F 3 "~" H 6075 5550 50  0001 C CNN
	1    6075 5550
	0    1    1    0   
$EndComp
$Comp
L pspice:VSOURCE V1
U 1 1 5E46A8BC
P 8200 2525
F 0 "V1" H 7800 2625 50  0000 L CNN
F 1 "5" H 8650 2525 50  0000 L CNN
F 2 "" H 8200 2525 50  0001 C CNN
F 3 "~" H 8200 2525 50  0001 C CNN
	1    8200 2525
	1    0    0    -1  
$EndComp
$Comp
L pspice:VSOURCE V2
U 1 1 5E46AAF2
P 8200 3125
F 0 "V2" H 7800 3225 50  0000 L CNN
F 1 "5" H 8500 2775 50  0000 L CNN
F 2 "" H 8200 3125 50  0001 C CNN
F 3 "~" H 8200 3125 50  0001 C CNN
	1    8200 3125
	1    0    0    -1  
$EndComp
$Comp
L Device:C C4
U 1 1 5E581D4A
P 6075 4650
F 0 "C4" V 6025 4875 50  0000 C CNN
F 1 "47n" V 6100 4900 50  0000 C CNN
F 2 "footprints:C_rect_smd_combo" H 6113 4500 50  0001 C CNN
F 3 "~" H 6075 4650 50  0001 C CNN
	1    6075 4650
	0    1    1    0   
$EndComp
$Comp
L Device:C C3
U 1 1 5E588671
P 6075 3850
F 0 "C3" V 6025 4075 50  0000 C CNN
F 1 "47n" V 6100 4100 50  0000 C CNN
F 2 "footprints:C_rect_smd_combo" H 6113 3700 50  0001 C CNN
F 3 "~" H 6075 3850 50  0001 C CNN
	1    6075 3850
	0    1    1    0   
$EndComp
$Comp
L Device:C C2
U 1 1 5E5A7AB5
P 6075 3050
F 0 "C2" V 6025 3275 50  0000 C CNN
F 1 "47n" V 6100 3300 50  0000 C CNN
F 2 "footprints:C_rect_smd_combo" H 6113 2900 50  0001 C CNN
F 3 "~" H 6075 3050 50  0001 C CNN
	1    6075 3050
	0    1    1    0   
$EndComp
$Comp
L pspice:ISOURCE I1
U 1 1 5E5006E5
P 6075 1900
F 0 "I1" H 6305 1946 50  0000 L CNN
F 1 "0.5m" H 6305 1855 50  0000 L CNN
F 2 "" H 6075 1900 50  0001 C CNN
F 3 "~" H 6075 1900 50  0001 C CNN
	1    6075 1900
	1    0    0    -1  
$EndComp
Wire Wire Line
	9600 5375 9600 5475
Connection ~ 9600 5475
Wire Wire Line
	9600 5475 9675 5475
$Comp
L Device:C C6
U 1 1 5E50CBFF
P 5150 2600
F 0 "C6" V 4898 2600 50  0000 C CNN
F 1 "10u" V 4989 2600 50  0000 C CNN
F 2 "" H 5188 2450 50  0001 C CNN
F 3 "~" H 5150 2600 50  0001 C CNN
	1    5150 2600
	0    1    1    0   
$EndComp
$Comp
L power:VEE #PWR05
U 1 1 5CF108F1
P 9875 5875
F 0 "#PWR05" H 9875 5725 50  0001 C CNN
F 1 "VEE" H 9975 5925 50  0000 C CNN
F 2 "" H 9875 5875 50  0001 C CNN
F 3 "" H 9875 5875 50  0001 C CNN
	1    9875 5875
	1    0    0    1   
$EndComp
$Comp
L power:VCC #PWR06
U 1 1 5CF1034A
P 9875 5275
F 0 "#PWR06" H 9875 5125 50  0001 C CNN
F 1 "VCC" H 9775 5325 50  0000 C CNN
F 2 "" H 9875 5275 50  0001 C CNN
F 3 "" H 9875 5275 50  0001 C CNN
	1    9875 5275
	-1   0    0    -1  
$EndComp
Wire Wire Line
	6450 5450 6550 5550
Wire Wire Line
	6450 5550 6550 5450
Wire Wire Line
	8875 5525 9225 5525
$Comp
L power:GND #PWR012
U 1 1 5E6BBA9A
P 9600 5100
F 0 "#PWR012" H 9600 4850 50  0001 C CNN
F 1 "GND" H 9605 4927 50  0000 C CNN
F 2 "" H 9600 5100 50  0001 C CNN
F 3 "" H 9600 5100 50  0001 C CNN
	1    9600 5100
	-1   0    0    1   
$EndComp
Wire Wire Line
	9600 5100 9600 5075
Wire Wire Line
	3650 3525 4375 3525
Wire Wire Line
	10275 6175 10275 5575
$Comp
L pspice:OPAMP U2
U 1 1 5CF0F48E
P 9975 5575
F 0 "U2" H 10100 5475 50  0000 L CNN
F 1 "TL074" H 9975 5375 50  0000 L CNN
F 2 "" H 9975 5575 50  0001 C CNN
F 3 "~" H 9975 5575 50  0001 C CNN
F 4 "X" H 9975 5575 50  0001 C CNN "Spice_Primitive"
F 5 "TL074" H 9975 5575 50  0001 C CNN "Spice_Model"
F 6 "Y" H 9975 5575 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/TL074.ti.lib" H 9975 5575 50  0001 C CNN "Spice_Lib_File"
F 8 "1,2,4,5,3" H 9975 5575 50  0001 C CNN "Spice_Node_Sequence"
	1    9975 5575
	1    0    0    -1  
$EndComp
Wire Wire Line
	9525 5475 9600 5475
Text Notes 7050 3975 0    50   ~ 0
resonance control.\n(good resonance at 50k-100k)
Text Notes 7175 6300 0    50   ~ 0
ca 6 uA
Text Notes 6375 6325 0    50   ~ 0
ca 0.5* I1 each
Text Notes 6650 6475 0    50   ~ 0
diff1,2 = -3.3V ca
Text GLabel 5475 5950 0    50   Input ~ 0
foo
Text Notes 5050 5975 0    50   ~ 0
-3.9V
Wire Wire Line
	9225 5475 9225 5525
Wire Wire Line
	9225 5625 9225 5675
Wire Wire Line
	6550 5550 7450 5550
Wire Wire Line
	7450 5550 7450 5975
Wire Wire Line
	6550 5450 7450 5450
Wire Wire Line
	8875 4650 8875 5525
Wire Wire Line
	7900 4650 8875 4650
Wire Wire Line
	7450 5450 7450 5000
$Comp
L power:VEE #PWR0103
U 1 1 6010EEAF
P 7900 6325
F 0 "#PWR0103" H 7900 6175 50  0001 C CNN
F 1 "VEE" H 7917 6498 50  0000 C CNN
F 2 "" H 7900 6325 50  0001 C CNN
F 3 "" H 7900 6325 50  0001 C CNN
	1    7900 6325
	1    0    0    1   
$EndComp
$Comp
L power:VCC #PWR0104
U 1 1 60111CB0
P 8300 5325
F 0 "#PWR0104" H 8300 5175 50  0001 C CNN
F 1 "VCC" H 8317 5498 50  0000 C CNN
F 2 "" H 8300 5325 50  0001 C CNN
F 3 "" H 8300 5325 50  0001 C CNN
	1    8300 5325
	1    0    0    -1  
$EndComp
Wire Wire Line
	8300 5625 9225 5625
Wire Wire Line
	7900 5625 8300 5625
Connection ~ 8300 5625
$Comp
L power:VEE #PWR0102
U 1 1 6010F2B9
P 7900 5350
F 0 "#PWR0102" H 7900 5200 50  0001 C CNN
F 1 "VEE" H 7917 5523 50  0000 C CNN
F 2 "" H 7900 5350 50  0001 C CNN
F 3 "" H 7900 5350 50  0001 C CNN
	1    7900 5350
	1    0    0    1   
$EndComp
$Comp
L power:VCC #PWR0101
U 1 1 6011373C
P 7900 4350
F 0 "#PWR0101" H 7900 4200 50  0001 C CNN
F 1 "VCC" H 7917 4523 50  0000 C CNN
F 2 "" H 7900 4350 50  0001 C CNN
F 3 "" H 7900 4350 50  0001 C CNN
	1    7900 4350
	1    0    0    -1  
$EndComp
$Comp
L Device:R R7
U 1 1 5D98E38E
P 9375 5475
F 0 "R7" V 9275 5450 50  0000 L CNN
F 1 "10k" V 9375 5375 50  0000 L CNN
F 2 "" V 9305 5475 50  0001 C CNN
F 3 "~" H 9375 5475 50  0001 C CNN
	1    9375 5475
	0    1    1    0   
$EndComp
$Comp
L Device:R R8
U 1 1 5D9923C5
P 9375 5675
F 0 "R8" V 9475 5650 50  0000 L CNN
F 1 "10k" V 9375 5575 50  0000 L CNN
F 2 "" V 9305 5675 50  0001 C CNN
F 3 "~" H 9375 5675 50  0001 C CNN
	1    9375 5675
	0    1    1    0   
$EndComp
$Comp
L Device:R R9
U 1 1 5D9941E7
P 9600 5225
F 0 "R9" H 9650 5175 50  0000 L CNN
F 1 "5Meg" V 9600 5125 50  0000 L CNN
F 2 "" V 9530 5225 50  0001 C CNN
F 3 "~" H 9600 5225 50  0001 C CNN
	1    9600 5225
	-1   0    0    1   
$EndComp
$Comp
L Device:R R10
U 1 1 5D992BCF
P 9950 6175
F 0 "R10" V 9850 6150 50  0000 L CNN
F 1 "5Meg" V 9950 6075 50  0000 L CNN
F 2 "" V 9880 6175 50  0001 C CNN
F 3 "~" H 9950 6175 50  0001 C CNN
	1    9950 6175
	0    1    1    0   
$EndComp
$Comp
L Device:R R101
U 1 1 6011335A
P 7900 4500
F 0 "R101" H 7700 4575 50  0000 L CNN
F 1 "10k" V 7900 4425 50  0000 L CNN
F 2 "Resistor_SMD:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder" V 7830 4500 50  0001 C CNN
F 3 "~" H 7900 4500 50  0001 C CNN
	1    7900 4500
	1    0    0    -1  
$EndComp
$Comp
L pspice:QPNP Q102
U 1 1 600F8F92
P 7750 5975
F 0 "Q102" H 7400 5775 50  0000 L CNN
F 1 "BC557B" V 8050 5825 50  0000 L CNN
F 2 "" H 7750 5975 50  0001 C CNN
F 3 "~" H 7750 5975 50  0001 C CNN
F 4 "Q" H 7750 5975 50  0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 7750 5975 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7750 5975 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 7750 5975 50  0001 C CNN "Spice_Lib_File"
	1    7750 5975
	1    0    0    1   
$EndComp
Connection ~ 7900 4650
$Comp
L pspice:QPNP Q101
U 1 1 600FFD41
P 7750 5000
F 0 "Q101" H 7400 4800 50  0000 L CNN
F 1 "BC557B" V 8050 4850 50  0000 L CNN
F 2 "" H 7750 5000 50  0001 C CNN
F 3 "~" H 7750 5000 50  0001 C CNN
F 4 "Q" H 7750 5000 50  0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 7750 5000 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7750 5000 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 7750 5000 50  0001 C CNN "Spice_Lib_File"
	1    7750 5000
	1    0    0    1   
$EndComp
$Comp
L Device:R R102
U 1 1 601114C3
P 8300 5475
F 0 "R102" H 8100 5550 50  0000 L CNN
F 1 "10k" V 8300 5400 50  0000 L CNN
F 2 "Resistor_SMD:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder" V 8230 5475 50  0001 C CNN
F 3 "~" H 8300 5475 50  0001 C CNN
	1    8300 5475
	1    0    0    -1  
$EndComp
$EndSCHEMATC
