set_min_delay 4.0 -rise -from xor1 -fall_from clk2 -to and1 -rise_to * -ignore_clock_latency -probe -reset_path
