Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/daphnelme/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto e6893a588421405d9408623133d6c828 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'gt0_drpaddr_in' [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'gt0_drpdi_in' [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:160]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'gt1_drpaddr_in' [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:219]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'gt1_drpdi_in' [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:220]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'gt1_txcharisk_in' [/home/daphnelme/Desktop/FMSC/loopback_testv/loopback_test.srcs/sources_1/new/TX_RX.v:263]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling module xil_defaultlib.PRBS_DATA
Compiling module xil_defaultlib.FIFO34
Compiling module xil_defaultlib.FMSC
Compiling architecture rtl of entity xil_defaultlib.CRC [crc_default]
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=3.0,C...
Compiling module xil_defaultlib.TX_RX_CLOCK_MODULE(MULT=3.0,DIVI...
Compiling module xil_defaultlib.TX_RX_GT_USRCLK_SOURCE
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.TX_RX_cpll_railing_default
Compiling module unisims_ver.GTPE2_COMMON(BIAS_CFG=64'b010100...
Compiling module xil_defaultlib.TX_RX_common(WRAPPER_SIM_GTRESET...
Compiling module xil_defaultlib.TX_RX_common_reset(STABLE_CLOCK_...
Compiling module unisims_ver.GTPE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.TX_RX_sync_block
Compiling module xil_defaultlib.tx_rx_gtrxreset_seq
Compiling module xil_defaultlib.TX_RX_GT
Compiling module xil_defaultlib.TX_RX_multi_gt
Compiling module xil_defaultlib.TX_RX_TX_STARTUP_FSM(STABLE_CLOC...
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module unisims_ver.FDP(INIT=1'b0)
Compiling module xil_defaultlib.TX_RX_RX_STARTUP_FSM(STABLE_CLOC...
Compiling module xil_defaultlib.TX_RX_init_default
Compiling module xil_defaultlib.TX_RX_support(EXAMPLE_SIM_GTRESE...
Compiling module xil_defaultlib.TX_RX
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.TX_RXex
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
