

================================================================
== Vitis HLS Report for 'Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2'
================================================================
* Date:           Tue Feb 25 14:23:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.878 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9437|     9437|  94.370 us|  94.370 us|  9437|  9437|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_107_1_VITIS_LOOP_110_2  |     9435|     9435|         5|          1|          1|  9432|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     3|        -|       -|    -|
|Expression           |        -|     -|        0|    1422|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |       44|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     237|    -|
|Register             |        -|     -|      996|     224|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       44|     3|      996|    1883|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        3|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        1|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------------------+-----------------------------------------+---------------------+
    |                   Instance                  |                  Module                 |      Expression     |
    +---------------------------------------------+-----------------------------------------+---------------------+
    |ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_U31  |ama_addmuladd_13ns_13ns_13s_13ns_13_4_1  |  (i0 + i1) * i2 + i3|
    |mac_muladd_13s_13s_13ns_13_4_1_U32           |mac_muladd_13s_13s_13ns_13_4_1           |         i0 * i1 + i2|
    |mac_muladd_13s_13s_13ns_13_4_1_U33           |mac_muladd_13s_13s_13ns_13_4_1           |         i0 * i1 + i2|
    +---------------------------------------------+-----------------------------------------+---------------------+

    * Memory: 
    +--------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                                    Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |row_buffer_U  |Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W  |       44|  0|   0|    0|  6144|  128|     1|       786432|
    +--------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                                                             |       44|  0|   0|    0|  6144|  128|     1|       786432|
    +--------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln107_fu_387_p2                 |         +|   0|  0|  67|          60|           1|
    |add_ln117_1_fu_915_p2               |         +|   0|  0|  17|          13|          13|
    |add_ln137_1_fu_793_p2               |         +|   0|  0|  17|          13|          13|
    |add_ln160_1_fu_879_p2               |         +|   0|  0|  17|          13|          13|
    |block_read_K_fu_761_p2              |         +|   0|  0|   9|           2|           2|
    |cnt_1_fu_457_p2                     |         +|   0|  0|  39|          32|           1|
    |count_simd_1_fu_476_p2              |         +|   0|  0|  39|          32|           1|
    |counter_internal_block_4_fu_592_p2  |         +|   0|  0|  39|          32|           1|
    |current_block_read_1_fu_821_p2      |         +|   0|  0|   9|           2|           1|
    |current_line_simd_1_fu_622_p2       |         +|   0|  0|  39|          32|           1|
    |current_line_simd_2_fu_556_p2       |         +|   0|  0|  39|          32|           1|
    |grp_fu_260_p2                       |         +|   0|  0|  39|          32|           1|
    |grp_fu_271_p2                       |         +|   0|  0|  39|          32|           1|
    |grp_fu_282_p2                       |         +|   0|  0|   9|           2|           1|
    |inp_4_fu_616_p2                     |         +|   0|  0|  39|          32|           1|
    |k_y_1_fu_809_p2                     |         +|   0|  0|  39|          32|           1|
    |ofm_x_1_fu_500_p2                   |         +|   0|  0|  39|          32|           1|
    |rep_5_fu_700_p2                     |         +|   0|  0|  39|          32|           1|
    |sub_ln117_fu_909_p2                 |         -|   0|  0|  17|          13|          13|
    |sub_ln137_fu_787_p2                 |         -|   0|  0|  17|          13|          13|
    |sub_ln160_fu_873_p2                 |         -|   0|  0|  17|          13|          13|
    |and_ln157_fu_547_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5    |       and|   0|  0|   2|           1|           1|
    |ap_condition_829                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op206_read_state5      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op231_write_state6     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred291_state5         |       and|   0|  0|   2|           1|           1|
    |grp_fu_266_p2                       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln107_fu_382_p2                |      icmp|   0|  0|  67|          60|          60|
    |icmp_ln110_fu_411_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln114_fu_444_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln119_fu_628_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln132_fu_449_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln139_fu_463_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln142_fu_482_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln145_fu_506_p2                |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln148_fu_815_p2                |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln157_1_fu_542_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln157_fu_537_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln162_fu_562_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln173_fu_598_p2                |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln178_fu_679_p2                |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4    |        or|   0|  0|   2|           1|           1|
    |counter_internal_block_5_fu_603_p3  |    select|   0|  0|  32|           1|           1|
    |current_block_read_2_fu_827_p3      |    select|   0|  0|   2|           1|           2|
    |current_block_read_4_fu_928_p3      |    select|   0|  0|   2|           1|           1|
    |current_block_write_4_fu_739_p3     |    select|   0|  0|   2|           1|           1|
    |inp_6_fu_684_p3                     |    select|   0|  0|  32|           1|           1|
    |k_y_2_fu_835_p3                     |    select|   0|  0|  32|           1|           1|
    |read_block_8_fu_692_p3              |    select|   0|  0|  32|           1|           1|
    |select_ln94_fu_416_p3               |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1422|        1021|         592|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_current_block_read_3   |   9|          2|    2|          4|
    |ap_sig_allocacmp_current_block_write_3  |   9|          2|    2|          4|
    |ap_sig_allocacmp_inp_5                  |   9|          2|   32|         64|
    |ap_sig_allocacmp_read_block_7           |   9|          2|   32|         64|
    |cnt_fu_116                              |   9|          2|   32|         64|
    |conv3_samepad_blk_n                     |   9|          2|    1|          2|
    |conv3_sild_blk_n                        |   9|          2|    1|          2|
    |count_simd_fu_108                       |   9|          2|   32|         64|
    |counter_internal_block_fu_120           |   9|          2|   32|         64|
    |current_block_read_fu_92                |  14|          3|    2|          6|
    |current_block_write_fu_104              |  14|          3|    2|          6|
    |current_line_simd_fu_132                |  14|          3|   32|         96|
    |current_line_w_fu_124                   |   9|          2|   32|         64|
    |indvar_flatten_fu_88                    |   9|          2|   60|        120|
    |inp_fu_128                              |  14|          3|   32|         96|
    |k_y_fu_96                               |   9|          2|   32|         64|
    |ofm_x_fu_100                            |   9|          2|   32|         64|
    |read_block_fu_112                       |  14|          3|   32|         96|
    |rep_fu_84                               |   9|          2|   32|         64|
    |row_buffer_address0                     |  14|          3|   13|         39|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 237|         52|  470|       1053|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |and_ln157_reg_1190                    |   1|   0|    1|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_predicate_pred291_state5           |   1|   0|    1|          0|
    |cnt_fu_116                            |  32|   0|   32|          0|
    |count_simd_fu_108                     |  32|   0|   32|          0|
    |counter_internal_block_fu_120         |  32|   0|   32|          0|
    |current_block_read_fu_92              |   2|   0|    2|          0|
    |current_block_write_fu_104            |   2|   0|    2|          0|
    |current_line_simd_fu_132              |  32|   0|   32|          0|
    |current_line_w_fu_124                 |  32|   0|   32|          0|
    |cycles_read_block_1_cast_reg_1132     |  28|   0|   32|          4|
    |icmp_ln114_reg_1170                   |   1|   0|    1|          0|
    |icmp_ln119_reg_1202                   |   1|   0|    1|          0|
    |icmp_ln119_reg_1202_pp0_iter2_reg     |   1|   0|    1|          0|
    |icmp_ln122_reg_1206                   |   1|   0|    1|          0|
    |icmp_ln122_reg_1206_pp0_iter2_reg     |   1|   0|    1|          0|
    |icmp_ln132_reg_1174                   |   1|   0|    1|          0|
    |icmp_ln139_reg_1178                   |   1|   0|    1|          0|
    |icmp_ln142_reg_1182                   |   1|   0|    1|          0|
    |icmp_ln145_reg_1186                   |   1|   0|    1|          0|
    |icmp_ln162_reg_1194                   |   1|   0|    1|          0|
    |icmp_ln162_reg_1194_pp0_iter2_reg     |   1|   0|    1|          0|
    |icmp_ln165_reg_1198                   |   1|   0|    1|          0|
    |icmp_ln165_reg_1198_pp0_iter2_reg     |   1|   0|    1|          0|
    |icmp_ln178_reg_1210                   |   1|   0|    1|          0|
    |indvar_flatten_fu_88                  |  60|   0|   60|          0|
    |inp_fu_128                            |  32|   0|   32|          0|
    |k_y_fu_96                             |  32|   0|   32|          0|
    |ofm_x_fu_100                          |  32|   0|   32|          0|
    |p_cast_reg_1142                       |  28|   0|   32|          4|
    |read_block_fu_112                     |  32|   0|   32|          0|
    |reg_288                               |   2|   0|    2|          0|
    |rep_fu_84                             |  32|   0|   32|          0|
    |trunc_ln110_3_reg_1158                |  13|   0|   13|          0|
    |trunc_ln110_3_reg_1158_pp0_iter2_reg  |  13|   0|   13|          0|
    |trunc_ln110_reg_1153                  |  13|   0|   13|          0|
    |trunc_ln110_reg_1153_pp0_iter2_reg    |  13|   0|   13|          0|
    |zext_ln89_cast_reg_1137               |  28|   0|   32|          4|
    |and_ln157_reg_1190                    |  64|  32|    1|          0|
    |icmp_ln114_reg_1170                   |  64|  32|    1|          0|
    |icmp_ln132_reg_1174                   |  64|  32|    1|          0|
    |icmp_ln139_reg_1178                   |  64|  32|    1|          0|
    |icmp_ln142_reg_1182                   |  64|  32|    1|          0|
    |icmp_ln145_reg_1186                   |  64|  32|    1|          0|
    |icmp_ln178_reg_1210                   |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 996| 224|  567|         12|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2|  return value|
|conv3_samepad_dout     |   in|  128|     ap_fifo|                                       conv3_samepad|       pointer|
|conv3_samepad_empty_n  |   in|    1|     ap_fifo|                                       conv3_samepad|       pointer|
|conv3_samepad_read     |  out|    1|     ap_fifo|                                       conv3_samepad|       pointer|
|conv3_sild_din         |  out|  128|     ap_fifo|                                          conv3_sild|       pointer|
|conv3_sild_full_n      |   in|    1|     ap_fifo|                                          conv3_sild|       pointer|
|conv3_sild_write       |  out|    1|     ap_fifo|                                          conv3_sild|       pointer|
|mul_ln84               |   in|   60|     ap_none|                                            mul_ln84|        scalar|
|sub                    |   in|   32|     ap_none|                                                 sub|        scalar|
|div30_cast             |   in|   13|     ap_none|                                          div30_cast|        scalar|
|empty                  |   in|   28|     ap_none|                                               empty|        scalar|
|baseIter               |   in|   32|     ap_none|                                            baseIter|        scalar|
|zext_ln89              |   in|   28|     ap_none|                                           zext_ln89|        scalar|
|add_ln87               |   in|   32|     ap_none|                                            add_ln87|        scalar|
|max_cycles             |   in|   32|     ap_none|                                          max_cycles|        scalar|
|cycles_read_block_1    |   in|   28|     ap_none|                                 cycles_read_block_1|        scalar|
|add80                  |   in|   32|     ap_none|                                               add80|        scalar|
|cycles_write_block     |   in|   32|     ap_none|                                  cycles_write_block|        scalar|
|C                      |   in|   32|     ap_none|                                                   C|        scalar|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [tools.cpp:110]   --->   Operation 8 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%current_block_read = alloca i32 1" [tools.cpp:95]   --->   Operation 10 'alloca' 'current_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_y = alloca i32 1" [tools.cpp:91]   --->   Operation 11 'alloca' 'k_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ofm_x = alloca i32 1" [tools.cpp:91]   --->   Operation 12 'alloca' 'ofm_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%current_block_write = alloca i32 1" [tools.cpp:94]   --->   Operation 13 'alloca' 'current_block_write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%count_simd = alloca i32 1" [tools.cpp:91]   --->   Operation 14 'alloca' 'count_simd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%read_block = alloca i32 1" [tools.cpp:101]   --->   Operation 15 'alloca' 'read_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cnt = alloca i32 1" [tools.cpp:103]   --->   Operation 16 'alloca' 'cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%counter_internal_block = alloca i32 1" [tools.cpp:92]   --->   Operation 17 'alloca' 'counter_internal_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%current_line_w = alloca i32 1" [tools.cpp:99]   --->   Operation 18 'alloca' 'current_line_w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inp = alloca i32 1" [tools.cpp:91]   --->   Operation 19 'alloca' 'inp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%current_line_simd = alloca i32 1" [tools.cpp:100]   --->   Operation 20 'alloca' 'current_line_simd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C"   --->   Operation 21 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cycles_write_block_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cycles_write_block"   --->   Operation 22 'read' 'cycles_write_block_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add80_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add80"   --->   Operation 23 'read' 'add80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cycles_read_block_1_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %cycles_read_block_1"   --->   Operation 24 'read' 'cycles_read_block_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%max_cycles_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_cycles"   --->   Operation 25 'read' 'max_cycles_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln87_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln87"   --->   Operation 26 'read' 'add_ln87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln89_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln89"   --->   Operation 27 'read' 'zext_ln89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%baseIter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %baseIter"   --->   Operation 28 'read' 'baseIter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %empty"   --->   Operation 29 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%div30_cast_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %div30_cast"   --->   Operation 30 'read' 'div30_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 31 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mul_ln84_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %mul_ln84"   --->   Operation 32 'read' 'mul_ln84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cycles_read_block_1_cast = zext i28 %cycles_read_block_1_read"   --->   Operation 33 'zext' 'cycles_read_block_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln89_cast = zext i28 %zext_ln89_read"   --->   Operation 34 'zext' 'zext_ln89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast = zext i28 %tmp_1"   --->   Operation 35 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_samepad, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_sild, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.02ns)   --->   "%row_buffer = alloca i64 1" [tools.cpp:84]   --->   Operation 38 'alloca' 'row_buffer' <Predicate = true> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 6144> <RAM>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 0, i32 %current_line_simd" [tools.cpp:100]   --->   Operation 39 'store' 'store_ln100' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 40 [1/1] (0.39ns)   --->   "%store_ln91 = store i32 0, i32 %inp" [tools.cpp:91]   --->   Operation 40 'store' 'store_ln91' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%store_ln99 = store i32 0, i32 %current_line_w" [tools.cpp:99]   --->   Operation 41 'store' 'store_ln99' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 42 [1/1] (0.36ns)   --->   "%store_ln92 = store i32 0, i32 %counter_internal_block" [tools.cpp:92]   --->   Operation 42 'store' 'store_ln92' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 43 [1/1] (0.36ns)   --->   "%store_ln103 = store i32 0, i32 %cnt" [tools.cpp:103]   --->   Operation 43 'store' 'store_ln103' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln101 = store i32 0, i32 %read_block" [tools.cpp:101]   --->   Operation 44 'store' 'store_ln101' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 0, i32 %count_simd" [tools.cpp:91]   --->   Operation 45 'store' 'store_ln91' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln94 = store i2 0, i2 %current_block_write" [tools.cpp:94]   --->   Operation 46 'store' 'store_ln94' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 0, i32 %ofm_x" [tools.cpp:91]   --->   Operation 47 'store' 'store_ln91' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 48 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 0, i32 %k_y" [tools.cpp:91]   --->   Operation 48 'store' 'store_ln91' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 49 [1/1] (0.39ns)   --->   "%store_ln95 = store i2 0, i2 %current_block_read" [tools.cpp:95]   --->   Operation 49 'store' 'store_ln95' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 50 [1/1] (0.36ns)   --->   "%store_ln0 = store i60 0, i60 %indvar_flatten"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 51 [1/1] (0.36ns)   --->   "%store_ln110 = store i32 0, i32 %rep" [tools.cpp:110]   --->   Operation 51 'store' 'store_ln110' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body22"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i60 %indvar_flatten" [tools.cpp:107]   --->   Operation 53 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%read_block_3 = load i32 %read_block" [tools.cpp:125]   --->   Operation 54 'load' 'read_block_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%counter_internal_block_3 = load i32 %counter_internal_block" [tools.cpp:173]   --->   Operation 55 'load' 'counter_internal_block_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%inp_2 = load i32 %inp" [tools.cpp:118]   --->   Operation 56 'load' 'inp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.94ns)   --->   "%icmp_ln107 = icmp_eq  i60 %indvar_flatten_load, i60 %mul_ln84_read" [tools.cpp:107]   --->   Operation 57 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.94ns)   --->   "%add_ln107 = add i60 %indvar_flatten_load, i60 1" [tools.cpp:107]   --->   Operation 58 'add' 'add_ln107' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %for.inc116.loopexit, void %return.loopexit.exitStub" [tools.cpp:107]   --->   Operation 59 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%rep_load = load i32 %rep" [tools.cpp:110]   --->   Operation 60 'load' 'rep_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ofm_x_load = load i32 %ofm_x" [tools.cpp:110]   --->   Operation 61 'load' 'ofm_x_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%count_simd_load = load i32 %count_simd" [tools.cpp:110]   --->   Operation 62 'load' 'count_simd_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%cnt_load = load i32 %cnt" [tools.cpp:110]   --->   Operation 63 'load' 'cnt_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%current_line_w_load = load i32 %current_line_w" [tools.cpp:110]   --->   Operation 64 'load' 'current_line_w_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%current_line_simd_load = load i32 %current_line_simd" [tools.cpp:110]   --->   Operation 65 'load' 'current_line_simd_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_107_1_VITIS_LOOP_110_2_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9432, i64 9432, i64 9432"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.79ns)   --->   "%icmp_ln110 = icmp_ult  i32 %rep_load, i32 %baseIter_read" [tools.cpp:110]   --->   Operation 68 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln107)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.21ns)   --->   "%select_ln94 = select i1 %icmp_ln110, i32 %rep_load, i32 0" [tools.cpp:94]   --->   Operation 69 'select' 'select_ln94' <Predicate = (!icmp_ln107)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i32 %count_simd_load" [tools.cpp:110]   --->   Operation 70 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = trunc i32 %cnt_load" [tools.cpp:110]   --->   Operation 71 'trunc' 'trunc_ln110_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln110_2 = trunc i32 %ofm_x_load" [tools.cpp:110]   --->   Operation 72 'trunc' 'trunc_ln110_2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln110_3 = trunc i32 %current_line_simd_load" [tools.cpp:110]   --->   Operation 73 'trunc' 'trunc_ln110_3' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln110_4 = trunc i32 %current_line_w_load" [tools.cpp:110]   --->   Operation 74 'trunc' 'trunc_ln110_4' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [tools.cpp:113]   --->   Operation 75 'specpipeline' 'specpipeline_ln113' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.79ns)   --->   "%icmp_ln114 = icmp_ult  i32 %inp_2, i32 %zext_ln89_cast" [tools.cpp:114]   --->   Operation 76 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln107)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %if.else, void %if.then28" [tools.cpp:114]   --->   Operation 77 'br' 'br_ln114' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.79ns)   --->   "%icmp_ln132 = icmp_ult  i32 %counter_internal_block_3, i32 %cycles_write_block_read" [tools.cpp:132]   --->   Operation 78 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %if.end78, void %if.then46" [tools.cpp:132]   --->   Operation 79 'br' 'br_ln132' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%cnt_load_1 = load i32 %cnt" [tools.cpp:139]   --->   Operation 80 'load' 'cnt_load_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.64ns) (grouped into DSP with root node add_ln137)   --->   "%tmp = add i13 %trunc_ln110_2, i13 %trunc_ln110_1" [tools.cpp:110]   --->   Operation 81 'add' 'tmp' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132)> <Delay = 1.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [3/3] (0.94ns) (grouped into DSP with root node add_ln137)   --->   "%tmp1 = mul i13 %tmp, i13 %div30_cast_read" [tools.cpp:110]   --->   Operation 82 'mul' 'tmp1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.79ns)   --->   "%cnt_1 = add i32 %cnt_load_1, i32 1" [tools.cpp:139]   --->   Operation 83 'add' 'cnt_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.79ns)   --->   "%icmp_ln139 = icmp_eq  i32 %cnt_1, i32 %C_read" [tools.cpp:139]   --->   Operation 84 'icmp' 'icmp_ln139' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %if.then46.if.end78_crit_edge, void %if.then62" [tools.cpp:139]   --->   Operation 85 'br' 'br_ln139' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.36ns)   --->   "%store_ln103 = store i32 %cnt_1, i32 %cnt" [tools.cpp:103]   --->   Operation 86 'store' 'store_ln103' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & !icmp_ln139)> <Delay = 0.36>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln139 = br void %if.end78" [tools.cpp:139]   --->   Operation 87 'br' 'br_ln139' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & !icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%count_simd_load_1 = load i32 %count_simd" [tools.cpp:142]   --->   Operation 88 'load' 'count_simd_load_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.79ns)   --->   "%count_simd_1 = add i32 %count_simd_load_1, i32 1" [tools.cpp:142]   --->   Operation 89 'add' 'count_simd_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.79ns)   --->   "%icmp_ln142 = icmp_eq  i32 %count_simd_1, i32 %p_cast" [tools.cpp:142]   --->   Operation 90 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %if.then62.if.end78_crit_edge, void %if.then66" [tools.cpp:142]   --->   Operation 91 'br' 'br_ln142' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.36ns)   --->   "%store_ln103 = store i32 0, i32 %cnt" [tools.cpp:103]   --->   Operation 92 'store' 'store_ln103' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & !icmp_ln142)> <Delay = 0.36>
ST_2 : Operation 93 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 %count_simd_1, i32 %count_simd" [tools.cpp:91]   --->   Operation 93 'store' 'store_ln91' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & !icmp_ln142)> <Delay = 0.36>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln142 = br void %if.end78" [tools.cpp:142]   --->   Operation 94 'br' 'br_ln142' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & !icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%ofm_x_load_1 = load i32 %ofm_x" [tools.cpp:145]   --->   Operation 95 'load' 'ofm_x_load_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.79ns)   --->   "%ofm_x_1 = add i32 %ofm_x_load_1, i32 1" [tools.cpp:145]   --->   Operation 96 'add' 'ofm_x_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.79ns)   --->   "%icmp_ln145 = icmp_eq  i32 %ofm_x_1, i32 3" [tools.cpp:145]   --->   Operation 97 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 0, i32 %count_simd" [tools.cpp:91]   --->   Operation 98 'store' 'store_ln91' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142)> <Delay = 0.36>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %if.then66.if.end78_crit_edge, void %if.then69" [tools.cpp:145]   --->   Operation 99 'br' 'br_ln145' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.36ns)   --->   "%store_ln103 = store i32 0, i32 %cnt" [tools.cpp:103]   --->   Operation 100 'store' 'store_ln103' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & !icmp_ln145)> <Delay = 0.36>
ST_2 : Operation 101 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 %ofm_x_1, i32 %ofm_x" [tools.cpp:91]   --->   Operation 101 'store' 'store_ln91' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & !icmp_ln145)> <Delay = 0.36>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln145 = br void %if.end78" [tools.cpp:145]   --->   Operation 102 'br' 'br_ln145' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & !icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.36ns)   --->   "%store_ln103 = store i32 0, i32 %cnt" [tools.cpp:103]   --->   Operation 103 'store' 'store_ln103' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.36>
ST_2 : Operation 104 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 0, i32 %ofm_x" [tools.cpp:91]   --->   Operation 104 'store' 'store_ln91' <Predicate = (!icmp_ln107 & !icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.36>
ST_2 : Operation 105 [1/1] (0.79ns)   --->   "%icmp_ln157 = icmp_ult  i32 %counter_internal_block_3, i32 %cycles_read_block_1_cast" [tools.cpp:157]   --->   Operation 105 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.79ns)   --->   "%icmp_ln157_1 = icmp_ult  i32 %read_block_3, i32 %add80_read" [tools.cpp:157]   --->   Operation 106 'icmp' 'icmp_ln157_1' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.11ns)   --->   "%and_ln157 = and i1 %icmp_ln157, i1 %icmp_ln157_1" [tools.cpp:157]   --->   Operation 107 'and' 'and_ln157' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %and_ln157, void %if.end104, void %if.then82" [tools.cpp:157]   --->   Operation 108 'br' 'br_ln157' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%current_line_simd_load_1 = load i32 %current_line_simd" [tools.cpp:162]   --->   Operation 109 'load' 'current_line_simd_load_1' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_2 : Operation 110 [3/3] (0.94ns) (grouped into DSP with root node add_ln160)   --->   "%mul_ln160 = mul i13 %trunc_ln110_4, i13 %div30_cast_read" [tools.cpp:160]   --->   Operation 110 'mul' 'mul_ln160' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/1] (0.79ns)   --->   "%current_line_simd_2 = add i32 %current_line_simd_load_1, i32 1" [tools.cpp:162]   --->   Operation 111 'add' 'current_line_simd_2' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.79ns)   --->   "%icmp_ln162 = icmp_eq  i32 %current_line_simd_2, i32 %p_cast" [tools.cpp:162]   --->   Operation 112 'icmp' 'icmp_ln162' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %if.then82.if.end104_crit_edge, void %if.then95" [tools.cpp:162]   --->   Operation 113 'br' 'br_ln162' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 %current_line_simd_2, i32 %current_line_simd" [tools.cpp:100]   --->   Operation 114 'store' 'store_ln100' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & !icmp_ln162)> <Delay = 0.39>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln162 = br void %if.end104" [tools.cpp:162]   --->   Operation 115 'br' 'br_ln162' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & !icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%current_line_w_load_2 = load i32 %current_line_w" [tools.cpp:165]   --->   Operation 116 'load' 'current_line_w_load_2' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.79ns)   --->   "%current_line_w_2 = add i32 %current_line_w_load_2, i32 1" [tools.cpp:165]   --->   Operation 117 'add' 'current_line_w_2' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.79ns)   --->   "%icmp_ln165 = icmp_eq  i32 %current_line_w_2, i32 %add_ln87_read" [tools.cpp:165]   --->   Operation 118 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 0, i32 %current_line_simd" [tools.cpp:100]   --->   Operation 119 'store' 'store_ln100' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162)> <Delay = 0.39>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %if.then95.if.end104_crit_edge, void %if.then99" [tools.cpp:165]   --->   Operation 120 'br' 'br_ln165' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.39ns)   --->   "%store_ln99 = store i32 %current_line_w_2, i32 %current_line_w" [tools.cpp:99]   --->   Operation 121 'store' 'store_ln99' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162 & !icmp_ln165)> <Delay = 0.39>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln165 = br void %if.end104" [tools.cpp:165]   --->   Operation 122 'br' 'br_ln165' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162 & !icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.79ns)   --->   "%read_block_6 = add i32 %read_block_3, i32 1" [tools.cpp:168]   --->   Operation 123 'add' 'read_block_6' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.39ns)   --->   "%store_ln99 = store i32 0, i32 %current_line_w" [tools.cpp:99]   --->   Operation 124 'store' 'store_ln99' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.39>
ST_2 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln101 = store i32 %read_block_6, i32 %read_block" [tools.cpp:101]   --->   Operation 125 'store' 'store_ln101' <Predicate = (!icmp_ln107 & !icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.42>
ST_2 : Operation 126 [1/1] (0.79ns)   --->   "%counter_internal_block_4 = add i32 %counter_internal_block_3, i32 1" [tools.cpp:173]   --->   Operation 126 'add' 'counter_internal_block_4' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.79ns)   --->   "%icmp_ln173 = icmp_eq  i32 %counter_internal_block_4, i32 %max_cycles_read" [tools.cpp:173]   --->   Operation 127 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.21ns)   --->   "%counter_internal_block_5 = select i1 %icmp_ln173, i32 0, i32 %counter_internal_block_4" [tools.cpp:173]   --->   Operation 128 'select' 'counter_internal_block_5' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.36ns)   --->   "%store_ln92 = store i32 %counter_internal_block_5, i32 %counter_internal_block" [tools.cpp:92]   --->   Operation 129 'store' 'store_ln92' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.36>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end109"   --->   Operation 130 'br' 'br_ln0' <Predicate = (!icmp_ln107 & !icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 131 [3/3] (0.94ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117 = mul i13 %trunc_ln110_4, i13 %div30_cast_read" [tools.cpp:117]   --->   Operation 131 'mul' 'mul_ln117' <Predicate = (!icmp_ln107 & icmp_ln114)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.79ns)   --->   "%inp_4 = add i32 %inp_2, i32 1" [tools.cpp:118]   --->   Operation 132 'add' 'inp_4' <Predicate = (!icmp_ln107 & icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.79ns)   --->   "%current_line_simd_1 = add i32 %current_line_simd_load, i32 1" [tools.cpp:119]   --->   Operation 133 'add' 'current_line_simd_1' <Predicate = (!icmp_ln107 & icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.79ns)   --->   "%icmp_ln119 = icmp_eq  i32 %current_line_simd_1, i32 %p_cast" [tools.cpp:119]   --->   Operation 134 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln107 & icmp_ln114)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %if.then28.if.end109_crit_edge, void %if.then37" [tools.cpp:119]   --->   Operation 135 'br' 'br_ln119' <Predicate = (!icmp_ln107 & icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 %current_line_simd_1, i32 %current_line_simd" [tools.cpp:100]   --->   Operation 136 'store' 'store_ln100' <Predicate = (!icmp_ln107 & icmp_ln114 & !icmp_ln119)> <Delay = 0.39>
ST_2 : Operation 137 [1/1] (0.39ns)   --->   "%store_ln91 = store i32 %inp_4, i32 %inp" [tools.cpp:91]   --->   Operation 137 'store' 'store_ln91' <Predicate = (!icmp_ln107 & icmp_ln114 & !icmp_ln119)> <Delay = 0.39>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln119 = br void %if.end109" [tools.cpp:119]   --->   Operation 138 'br' 'br_ln119' <Predicate = (!icmp_ln107 & icmp_ln114 & !icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%current_line_w_load_1 = load i32 %current_line_w" [tools.cpp:122]   --->   Operation 139 'load' 'current_line_w_load_1' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.79ns)   --->   "%current_line_w_1 = add i32 %current_line_w_load_1, i32 1" [tools.cpp:122]   --->   Operation 140 'add' 'current_line_w_1' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.79ns)   --->   "%icmp_ln122 = icmp_eq  i32 %current_line_w_1, i32 %add_ln87_read" [tools.cpp:122]   --->   Operation 141 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.39ns)   --->   "%store_ln100 = store i32 0, i32 %current_line_simd" [tools.cpp:100]   --->   Operation 142 'store' 'store_ln100' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119)> <Delay = 0.39>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %if.then37.if.end109_crit_edge, void %if.then41" [tools.cpp:122]   --->   Operation 143 'br' 'br_ln122' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.39ns)   --->   "%store_ln91 = store i32 %inp_4, i32 %inp" [tools.cpp:91]   --->   Operation 144 'store' 'store_ln91' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & !icmp_ln122)> <Delay = 0.39>
ST_2 : Operation 145 [1/1] (0.39ns)   --->   "%store_ln99 = store i32 %current_line_w_1, i32 %current_line_w" [tools.cpp:99]   --->   Operation 145 'store' 'store_ln99' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & !icmp_ln122)> <Delay = 0.39>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln122 = br void %if.end109" [tools.cpp:122]   --->   Operation 146 'br' 'br_ln122' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & !icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.79ns)   --->   "%read_block_4 = add i32 %read_block_3, i32 1" [tools.cpp:125]   --->   Operation 147 'add' 'read_block_4' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.39ns)   --->   "%store_ln91 = store i32 %inp_4, i32 %inp" [tools.cpp:91]   --->   Operation 148 'store' 'store_ln91' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.39>
ST_2 : Operation 149 [1/1] (0.39ns)   --->   "%store_ln99 = store i32 0, i32 %current_line_w" [tools.cpp:99]   --->   Operation 149 'store' 'store_ln99' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.39>
ST_2 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln101 = store i32 %read_block_4, i32 %read_block" [tools.cpp:101]   --->   Operation 150 'store' 'store_ln101' <Predicate = (!icmp_ln107 & icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.42>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%read_block_7 = load i32 %read_block" [tools.cpp:178]   --->   Operation 151 'load' 'read_block_7' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%inp_5 = load i32 %inp" [tools.cpp:178]   --->   Operation 152 'load' 'inp_5' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.79ns)   --->   "%icmp_ln178 = icmp_eq  i32 %select_ln94, i32 %sub_read" [tools.cpp:178]   --->   Operation 153 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln107)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.21ns)   --->   "%inp_6 = select i1 %icmp_ln178, i32 0, i32 %inp_5" [tools.cpp:178]   --->   Operation 154 'select' 'inp_6' <Predicate = (!icmp_ln107)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.21ns)   --->   "%read_block_8 = select i1 %icmp_ln178, i32 0, i32 %read_block_7" [tools.cpp:178]   --->   Operation 155 'select' 'read_block_8' <Predicate = (!icmp_ln107)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.79ns)   --->   "%rep_5 = add i32 %select_ln94, i32 1" [tools.cpp:110]   --->   Operation 156 'add' 'rep_5' <Predicate = (!icmp_ln107)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.39ns)   --->   "%store_ln91 = store i32 %inp_6, i32 %inp" [tools.cpp:91]   --->   Operation 157 'store' 'store_ln91' <Predicate = (!icmp_ln107)> <Delay = 0.39>
ST_2 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln101 = store i32 %read_block_8, i32 %read_block" [tools.cpp:101]   --->   Operation 158 'store' 'store_ln101' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_2 : Operation 159 [1/1] (0.36ns)   --->   "%store_ln107 = store i60 %add_ln107, i60 %indvar_flatten" [tools.cpp:107]   --->   Operation 159 'store' 'store_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.36>
ST_2 : Operation 160 [1/1] (0.36ns)   --->   "%store_ln110 = store i32 %rep_5, i32 %rep" [tools.cpp:110]   --->   Operation 160 'store' 'store_ln110' <Predicate = (!icmp_ln107)> <Delay = 0.36>

State 3 <SV = 2> <Delay = 0.94>
ST_3 : Operation 161 [2/3] (0.94ns) (grouped into DSP with root node add_ln137)   --->   "%tmp1 = mul i13 %tmp, i13 %div30_cast_read" [tools.cpp:110]   --->   Operation 161 'mul' 'tmp1' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 162 [2/3] (0.94ns) (grouped into DSP with root node add_ln160)   --->   "%mul_ln160 = mul i13 %trunc_ln110_4, i13 %div30_cast_read" [tools.cpp:160]   --->   Operation 162 'mul' 'mul_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [2/3] (0.94ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117 = mul i13 %trunc_ln110_4, i13 %div30_cast_read" [tools.cpp:117]   --->   Operation 163 'mul' 'mul_ln117' <Predicate = (icmp_ln114)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.49>
ST_4 : Operation 164 [1/3] (0.00ns) (grouped into DSP with root node add_ln137)   --->   "%tmp1 = mul i13 %tmp, i13 %div30_cast_read" [tools.cpp:110]   --->   Operation 164 'mul' 'tmp1' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln137 = add i13 %tmp1, i13 %trunc_ln110" [tools.cpp:137]   --->   Operation 165 'add' 'add_ln137' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%current_block_write_load_2 = load i2 %current_block_write" [tools.cpp:160]   --->   Operation 166 'load' 'current_block_write_load_2' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_4 : Operation 167 [1/3] (0.00ns) (grouped into DSP with root node add_ln160)   --->   "%mul_ln160 = mul i13 %trunc_ln110_4, i13 %div30_cast_read" [tools.cpp:160]   --->   Operation 167 'mul' 'mul_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln160 = add i13 %mul_ln160, i13 %trunc_ln110_3" [tools.cpp:160]   --->   Operation 168 'add' 'add_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%current_block_write_load_3 = load i2 %current_block_write" [tools.cpp:169]   --->   Operation 169 'load' 'current_block_write_load_3' <Predicate = (!icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.40ns)   --->   "%current_block_write_2 = add i2 %current_block_write_load_3, i2 1" [tools.cpp:169]   --->   Operation 170 'add' 'current_block_write_2' <Predicate = (!icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.42ns)   --->   "%store_ln94 = store i2 %current_block_write_2, i2 %current_block_write" [tools.cpp:94]   --->   Operation 171 'store' 'store_ln94' <Predicate = (!icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.42>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln170 = br void %if.end104" [tools.cpp:170]   --->   Operation 172 'br' 'br_ln170' <Predicate = (!icmp_ln114 & and_ln157 & icmp_ln162 & icmp_ln165)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%current_block_write_load_1 = load i2 %current_block_write" [tools.cpp:117]   --->   Operation 173 'load' 'current_block_write_load_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_4 : Operation 174 [1/3] (0.00ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117 = mul i13 %trunc_ln110_4, i13 %div30_cast_read" [tools.cpp:117]   --->   Operation 174 'mul' 'mul_ln117' <Predicate = (icmp_ln114)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln117 = add i13 %mul_ln117, i13 %trunc_ln110_3" [tools.cpp:117]   --->   Operation 175 'add' 'add_ln117' <Predicate = (icmp_ln114)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%current_block_write_load = load i2 %current_block_write" [tools.cpp:126]   --->   Operation 176 'load' 'current_block_write_load' <Predicate = (icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.40ns)   --->   "%current_block_write_1 = add i2 %current_block_write_load, i2 1" [tools.cpp:126]   --->   Operation 177 'add' 'current_block_write_1' <Predicate = (icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.42ns)   --->   "%store_ln94 = store i2 %current_block_write_1, i2 %current_block_write" [tools.cpp:94]   --->   Operation 178 'store' 'store_ln94' <Predicate = (icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.42>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln127 = br void %if.end109" [tools.cpp:127]   --->   Operation 179 'br' 'br_ln127' <Predicate = (icmp_ln114 & icmp_ln119 & icmp_ln122)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%current_block_write_3 = load i2 %current_block_write" [tools.cpp:178]   --->   Operation 180 'load' 'current_block_write_3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.25ns)   --->   "%current_block_write_4 = select i1 %icmp_ln178, i2 0, i2 %current_block_write_3" [tools.cpp:178]   --->   Operation 181 'select' 'current_block_write_4' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.42ns)   --->   "%store_ln94 = store i2 %current_block_write_4, i2 %current_block_write" [tools.cpp:94]   --->   Operation 182 'store' 'store_ln94' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.87>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%current_block_read_load_1 = load i2 %current_block_read" [tools.cpp:134]   --->   Operation 183 'load' 'current_block_read_load_1' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%k_y_load = load i32 %k_y" [tools.cpp:134]   --->   Operation 184 'load' 'k_y_load' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %k_y_load" [tools.cpp:134]   --->   Operation 185 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.40ns)   --->   "%block_read_K = add i2 %current_block_read_load_1, i2 %trunc_ln134" [tools.cpp:134]   --->   Operation 186 'add' 'block_read_K' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 %block_read_K, i11 0" [tools.cpp:137]   --->   Operation 187 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %block_read_K, i9 0" [tools.cpp:137]   --->   Operation 188 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i11 %tmp_68" [tools.cpp:137]   --->   Operation 189 'zext' 'zext_ln137' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln137 = sub i13 %tmp_67, i13 %zext_ln137" [tools.cpp:137]   --->   Operation 190 'sub' 'sub_ln137' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 191 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln137 = add i13 %tmp1, i13 %trunc_ln110" [tools.cpp:137]   --->   Operation 191 'add' 'add_ln137' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 192 [1/1] (0.66ns) (root node of TernaryAdder)   --->   "%add_ln137_1 = add i13 %sub_ln137, i13 %add_ln137" [tools.cpp:137]   --->   Operation 192 'add' 'add_ln137_1' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i13 %add_ln137_1" [tools.cpp:137]   --->   Operation 193 'zext' 'zext_ln137_1' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%row_buffer_addr_1 = getelementptr i128 %row_buffer, i64 0, i64 %zext_ln137_1" [tools.cpp:137]   --->   Operation 194 'getelementptr' 'row_buffer_addr_1' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 195 [2/2] (1.02ns)   --->   "%data = load i13 %row_buffer_addr_1" [tools.cpp:137]   --->   Operation 195 'load' 'data' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 6144> <RAM>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%current_block_read_load = load i2 %current_block_read" [tools.cpp:151]   --->   Operation 196 'load' 'current_block_read_load' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%k_y_load_1 = load i32 %k_y" [tools.cpp:148]   --->   Operation 197 'load' 'k_y_load_1' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.79ns)   --->   "%k_y_1 = add i32 %k_y_load_1, i32 1" [tools.cpp:148]   --->   Operation 198 'add' 'k_y_1' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.79ns)   --->   "%icmp_ln148 = icmp_eq  i32 %k_y_1, i32 3" [tools.cpp:148]   --->   Operation 199 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.40ns)   --->   "%current_block_read_1 = add i2 %current_block_read_load, i2 1" [tools.cpp:151]   --->   Operation 200 'add' 'current_block_read_1' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.25ns)   --->   "%current_block_read_2 = select i1 %icmp_ln148, i2 %current_block_read_1, i2 %current_block_read_load" [tools.cpp:148]   --->   Operation 201 'select' 'current_block_read_2' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.21ns)   --->   "%k_y_2 = select i1 %icmp_ln148, i32 0, i32 %k_y_1" [tools.cpp:148]   --->   Operation 202 'select' 'k_y_2' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.36ns)   --->   "%store_ln91 = store i32 %k_y_2, i32 %k_y" [tools.cpp:91]   --->   Operation 203 'store' 'store_ln91' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.36>
ST_5 : Operation 204 [1/1] (0.39ns)   --->   "%store_ln95 = store i2 %current_block_read_2, i2 %current_block_read" [tools.cpp:95]   --->   Operation 204 'store' 'store_ln95' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.39>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln153 = br void %if.end78" [tools.cpp:153]   --->   Operation 205 'br' 'br_ln153' <Predicate = (!icmp_ln114 & icmp_ln132 & icmp_ln139 & icmp_ln142 & icmp_ln145)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (1.45ns)   --->   "%conv3_samepad_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %conv3_samepad" [tools.cpp:159]   --->   Operation 206 'read' 'conv3_samepad_read_1' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 %current_block_write_load_2, i11 0" [tools.cpp:160]   --->   Operation 207 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %current_block_write_load_2, i9 0" [tools.cpp:160]   --->   Operation 208 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i11 %tmp_70" [tools.cpp:160]   --->   Operation 209 'zext' 'zext_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln160 = sub i13 %tmp_69, i13 %zext_ln160" [tools.cpp:160]   --->   Operation 210 'sub' 'sub_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 211 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln160 = add i13 %mul_ln160, i13 %trunc_ln110_3" [tools.cpp:160]   --->   Operation 211 'add' 'add_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [1/1] (0.66ns) (root node of TernaryAdder)   --->   "%add_ln160_1 = add i13 %sub_ln160, i13 %add_ln160" [tools.cpp:160]   --->   Operation 212 'add' 'add_ln160_1' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i13 %add_ln160_1" [tools.cpp:160]   --->   Operation 213 'zext' 'zext_ln160_1' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%row_buffer_addr_2 = getelementptr i128 %row_buffer, i64 0, i64 %zext_ln160_1" [tools.cpp:160]   --->   Operation 214 'getelementptr' 'row_buffer_addr_2' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (1.02ns)   --->   "%store_ln160 = store i128 %conv3_samepad_read_1, i13 %row_buffer_addr_2" [tools.cpp:160]   --->   Operation 215 'store' 'store_ln160' <Predicate = (!icmp_ln114 & and_ln157)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 6144> <RAM>
ST_5 : Operation 216 [1/1] (1.45ns)   --->   "%conv3_samepad_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %conv3_samepad" [tools.cpp:116]   --->   Operation 216 'read' 'conv3_samepad_read' <Predicate = (icmp_ln114)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 %current_block_write_load_1, i11 0" [tools.cpp:117]   --->   Operation 217 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i9, i2 %current_block_write_load_1, i9 0" [tools.cpp:117]   --->   Operation 218 'bitconcatenate' 'tmp_66' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i11 %tmp_66" [tools.cpp:117]   --->   Operation 219 'zext' 'zext_ln117' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln117 = sub i13 %tmp_s, i13 %zext_ln117" [tools.cpp:117]   --->   Operation 220 'sub' 'sub_ln117' <Predicate = (icmp_ln114)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln117 = add i13 %mul_ln117, i13 %trunc_ln110_3" [tools.cpp:117]   --->   Operation 221 'add' 'add_ln117' <Predicate = (icmp_ln114)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [1/1] (0.66ns) (root node of TernaryAdder)   --->   "%add_ln117_1 = add i13 %sub_ln117, i13 %add_ln117" [tools.cpp:117]   --->   Operation 222 'add' 'add_ln117_1' <Predicate = (icmp_ln114)> <Delay = 0.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i13 %add_ln117_1" [tools.cpp:117]   --->   Operation 223 'zext' 'zext_ln117_1' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%row_buffer_addr = getelementptr i128 %row_buffer, i64 0, i64 %zext_ln117_1" [tools.cpp:117]   --->   Operation 224 'getelementptr' 'row_buffer_addr' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (1.02ns)   --->   "%store_ln117 = store i128 %conv3_samepad_read, i13 %row_buffer_addr" [tools.cpp:117]   --->   Operation 225 'store' 'store_ln117' <Predicate = (icmp_ln114)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 6144> <RAM>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%current_block_read_3 = load i2 %current_block_read" [tools.cpp:178]   --->   Operation 226 'load' 'current_block_read_3' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.25ns)   --->   "%current_block_read_4 = select i1 %icmp_ln178, i2 0, i2 %current_block_read_3" [tools.cpp:178]   --->   Operation 227 'select' 'current_block_read_4' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.39ns)   --->   "%store_ln95 = store i2 %current_block_read_4, i2 %current_block_read" [tools.cpp:95]   --->   Operation 228 'store' 'store_ln95' <Predicate = true> <Delay = 0.39>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body22" [tools.cpp:110]   --->   Operation 229 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 232 'ret' 'ret_ln0' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.47>
ST_6 : Operation 230 [1/2] (1.02ns)   --->   "%data = load i13 %row_buffer_addr_1" [tools.cpp:137]   --->   Operation 230 'load' 'data' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 1.02> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.02> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 6144> <RAM>
ST_6 : Operation 231 [1/1] (1.45ns)   --->   "%write_ln138 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %conv3_sild, i128 %data" [tools.cpp:138]   --->   Operation 231 'write' 'write_ln138' <Predicate = (!icmp_ln114 & icmp_ln132)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln84]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_samepad]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ div30_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ baseIter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln89]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln87]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_cycles]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cycles_read_block_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add80]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cycles_write_block]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_sild]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep                        (alloca           ) [ 0110000]
indvar_flatten             (alloca           ) [ 0110000]
current_block_read         (alloca           ) [ 0111110]
k_y                        (alloca           ) [ 0111110]
ofm_x                      (alloca           ) [ 0110000]
current_block_write        (alloca           ) [ 0111100]
count_simd                 (alloca           ) [ 0110000]
read_block                 (alloca           ) [ 0110000]
cnt                        (alloca           ) [ 0110000]
counter_internal_block     (alloca           ) [ 0110000]
current_line_w             (alloca           ) [ 0110000]
inp                        (alloca           ) [ 0110000]
current_line_simd          (alloca           ) [ 0110000]
C_read                     (read             ) [ 0110000]
cycles_write_block_read    (read             ) [ 0110000]
add80_read                 (read             ) [ 0110000]
cycles_read_block_1_read   (read             ) [ 0000000]
max_cycles_read            (read             ) [ 0110000]
add_ln87_read              (read             ) [ 0110000]
zext_ln89_read             (read             ) [ 0000000]
baseIter_read              (read             ) [ 0110000]
tmp_1                      (read             ) [ 0000000]
div30_cast_read            (read             ) [ 0111100]
sub_read                   (read             ) [ 0110000]
mul_ln84_read              (read             ) [ 0110000]
cycles_read_block_1_cast   (zext             ) [ 0110000]
zext_ln89_cast             (zext             ) [ 0110000]
p_cast                     (zext             ) [ 0110000]
specinterface_ln0          (specinterface    ) [ 0000000]
specinterface_ln0          (specinterface    ) [ 0000000]
row_buffer                 (alloca           ) [ 0111110]
store_ln100                (store            ) [ 0000000]
store_ln91                 (store            ) [ 0000000]
store_ln99                 (store            ) [ 0000000]
store_ln92                 (store            ) [ 0000000]
store_ln103                (store            ) [ 0000000]
store_ln101                (store            ) [ 0000000]
store_ln91                 (store            ) [ 0000000]
store_ln94                 (store            ) [ 0000000]
store_ln91                 (store            ) [ 0000000]
store_ln91                 (store            ) [ 0000000]
store_ln95                 (store            ) [ 0000000]
store_ln0                  (store            ) [ 0000000]
store_ln110                (store            ) [ 0000000]
br_ln0                     (br               ) [ 0000000]
indvar_flatten_load        (load             ) [ 0000000]
read_block_3               (load             ) [ 0000000]
counter_internal_block_3   (load             ) [ 0000000]
inp_2                      (load             ) [ 0000000]
icmp_ln107                 (icmp             ) [ 0111110]
add_ln107                  (add              ) [ 0000000]
br_ln107                   (br               ) [ 0000000]
rep_load                   (load             ) [ 0000000]
ofm_x_load                 (load             ) [ 0000000]
count_simd_load            (load             ) [ 0000000]
cnt_load                   (load             ) [ 0000000]
current_line_w_load        (load             ) [ 0000000]
current_line_simd_load     (load             ) [ 0000000]
specloopname_ln0           (specloopname     ) [ 0000000]
speclooptripcount_ln0      (speclooptripcount) [ 0000000]
icmp_ln110                 (icmp             ) [ 0000000]
select_ln94                (select           ) [ 0000000]
trunc_ln110                (trunc            ) [ 0101110]
trunc_ln110_1              (trunc            ) [ 0000000]
trunc_ln110_2              (trunc            ) [ 0000000]
trunc_ln110_3              (trunc            ) [ 0101110]
trunc_ln110_4              (trunc            ) [ 0101100]
specpipeline_ln113         (specpipeline     ) [ 0000000]
icmp_ln114                 (icmp             ) [ 0111111]
br_ln114                   (br               ) [ 0000000]
icmp_ln132                 (icmp             ) [ 0111111]
br_ln132                   (br               ) [ 0000000]
cnt_load_1                 (load             ) [ 0000000]
tmp                        (add              ) [ 0101100]
cnt_1                      (add              ) [ 0000000]
icmp_ln139                 (icmp             ) [ 0111110]
br_ln139                   (br               ) [ 0000000]
store_ln103                (store            ) [ 0000000]
br_ln139                   (br               ) [ 0000000]
count_simd_load_1          (load             ) [ 0000000]
count_simd_1               (add              ) [ 0000000]
icmp_ln142                 (icmp             ) [ 0111110]
br_ln142                   (br               ) [ 0000000]
store_ln103                (store            ) [ 0000000]
store_ln91                 (store            ) [ 0000000]
br_ln142                   (br               ) [ 0000000]
ofm_x_load_1               (load             ) [ 0000000]
ofm_x_1                    (add              ) [ 0000000]
icmp_ln145                 (icmp             ) [ 0111110]
store_ln91                 (store            ) [ 0000000]
br_ln145                   (br               ) [ 0000000]
store_ln103                (store            ) [ 0000000]
store_ln91                 (store            ) [ 0000000]
br_ln145                   (br               ) [ 0000000]
store_ln103                (store            ) [ 0000000]
store_ln91                 (store            ) [ 0000000]
icmp_ln157                 (icmp             ) [ 0000000]
icmp_ln157_1               (icmp             ) [ 0000000]
and_ln157                  (and              ) [ 0111110]
br_ln157                   (br               ) [ 0000000]
current_line_simd_load_1   (load             ) [ 0000000]
current_line_simd_2        (add              ) [ 0000000]
icmp_ln162                 (icmp             ) [ 0111100]
br_ln162                   (br               ) [ 0000000]
store_ln100                (store            ) [ 0000000]
br_ln162                   (br               ) [ 0000000]
current_line_w_load_2      (load             ) [ 0000000]
current_line_w_2           (add              ) [ 0000000]
icmp_ln165                 (icmp             ) [ 0111100]
store_ln100                (store            ) [ 0000000]
br_ln165                   (br               ) [ 0000000]
store_ln99                 (store            ) [ 0000000]
br_ln165                   (br               ) [ 0000000]
read_block_6               (add              ) [ 0000000]
store_ln99                 (store            ) [ 0000000]
store_ln101                (store            ) [ 0000000]
counter_internal_block_4   (add              ) [ 0000000]
icmp_ln173                 (icmp             ) [ 0000000]
counter_internal_block_5   (select           ) [ 0000000]
store_ln92                 (store            ) [ 0000000]
br_ln0                     (br               ) [ 0000000]
inp_4                      (add              ) [ 0000000]
current_line_simd_1        (add              ) [ 0000000]
icmp_ln119                 (icmp             ) [ 0111100]
br_ln119                   (br               ) [ 0000000]
store_ln100                (store            ) [ 0000000]
store_ln91                 (store            ) [ 0000000]
br_ln119                   (br               ) [ 0000000]
current_line_w_load_1      (load             ) [ 0000000]
current_line_w_1           (add              ) [ 0000000]
icmp_ln122                 (icmp             ) [ 0111100]
store_ln100                (store            ) [ 0000000]
br_ln122                   (br               ) [ 0000000]
store_ln91                 (store            ) [ 0000000]
store_ln99                 (store            ) [ 0000000]
br_ln122                   (br               ) [ 0000000]
read_block_4               (add              ) [ 0000000]
store_ln91                 (store            ) [ 0000000]
store_ln99                 (store            ) [ 0000000]
store_ln101                (store            ) [ 0000000]
read_block_7               (load             ) [ 0000000]
inp_5                      (load             ) [ 0000000]
icmp_ln178                 (icmp             ) [ 0101110]
inp_6                      (select           ) [ 0000000]
read_block_8               (select           ) [ 0000000]
rep_5                      (add              ) [ 0000000]
store_ln91                 (store            ) [ 0000000]
store_ln101                (store            ) [ 0000000]
store_ln107                (store            ) [ 0000000]
store_ln110                (store            ) [ 0000000]
tmp1                       (mul              ) [ 0100010]
current_block_write_load_2 (load             ) [ 0100010]
mul_ln160                  (mul              ) [ 0100010]
current_block_write_load_3 (load             ) [ 0000000]
current_block_write_2      (add              ) [ 0000000]
store_ln94                 (store            ) [ 0000000]
br_ln170                   (br               ) [ 0000000]
current_block_write_load_1 (load             ) [ 0100010]
mul_ln117                  (mul              ) [ 0100010]
current_block_write_load   (load             ) [ 0000000]
current_block_write_1      (add              ) [ 0000000]
store_ln94                 (store            ) [ 0000000]
br_ln127                   (br               ) [ 0000000]
current_block_write_3      (load             ) [ 0000000]
current_block_write_4      (select           ) [ 0000000]
store_ln94                 (store            ) [ 0000000]
current_block_read_load_1  (load             ) [ 0000000]
k_y_load                   (load             ) [ 0000000]
trunc_ln134                (trunc            ) [ 0000000]
block_read_K               (add              ) [ 0000000]
tmp_67                     (bitconcatenate   ) [ 0000000]
tmp_68                     (bitconcatenate   ) [ 0000000]
zext_ln137                 (zext             ) [ 0000000]
sub_ln137                  (sub              ) [ 0000000]
add_ln137                  (add              ) [ 0000000]
add_ln137_1                (add              ) [ 0000000]
zext_ln137_1               (zext             ) [ 0000000]
row_buffer_addr_1          (getelementptr    ) [ 0100001]
current_block_read_load    (load             ) [ 0000000]
k_y_load_1                 (load             ) [ 0000000]
k_y_1                      (add              ) [ 0000000]
icmp_ln148                 (icmp             ) [ 0000000]
current_block_read_1       (add              ) [ 0000000]
current_block_read_2       (select           ) [ 0000000]
k_y_2                      (select           ) [ 0000000]
store_ln91                 (store            ) [ 0000000]
store_ln95                 (store            ) [ 0000000]
br_ln153                   (br               ) [ 0000000]
conv3_samepad_read_1       (read             ) [ 0000000]
tmp_69                     (bitconcatenate   ) [ 0000000]
tmp_70                     (bitconcatenate   ) [ 0000000]
zext_ln160                 (zext             ) [ 0000000]
sub_ln160                  (sub              ) [ 0000000]
add_ln160                  (add              ) [ 0000000]
add_ln160_1                (add              ) [ 0000000]
zext_ln160_1               (zext             ) [ 0000000]
row_buffer_addr_2          (getelementptr    ) [ 0000000]
store_ln160                (store            ) [ 0000000]
conv3_samepad_read         (read             ) [ 0000000]
tmp_s                      (bitconcatenate   ) [ 0000000]
tmp_66                     (bitconcatenate   ) [ 0000000]
zext_ln117                 (zext             ) [ 0000000]
sub_ln117                  (sub              ) [ 0000000]
add_ln117                  (add              ) [ 0000000]
add_ln117_1                (add              ) [ 0000000]
zext_ln117_1               (zext             ) [ 0000000]
row_buffer_addr            (getelementptr    ) [ 0000000]
store_ln117                (store            ) [ 0000000]
current_block_read_3       (load             ) [ 0000000]
current_block_read_4       (select           ) [ 0000000]
store_ln95                 (store            ) [ 0000000]
br_ln110                   (br               ) [ 0000000]
data                       (load             ) [ 0000000]
write_ln138                (write            ) [ 0000000]
ret_ln0                    (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln84">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln84"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv3_samepad">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_samepad"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="div30_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div30_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="baseIter">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="baseIter"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln89">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add_ln87">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln87"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_cycles">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_cycles"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cycles_read_block_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cycles_read_block_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="add80">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add80"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cycles_write_block">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cycles_write_block"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv3_sild">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_sild"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_107_1_VITIS_LOOP_110_2_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i2.i11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i2.i9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="rep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="current_block_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_block_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="k_y_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_y/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="ofm_x_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_x/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="current_block_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_block_write/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="count_simd_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_simd/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="read_block_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_block/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="cnt_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnt/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="counter_internal_block_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_internal_block/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="current_line_w_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_line_w/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="inp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="current_line_simd_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_line_simd/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="row_buffer_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="C_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="cycles_write_block_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cycles_write_block_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add80_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add80_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="cycles_read_block_1_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="28" slack="0"/>
<pin id="160" dir="0" index="1" bw="28" slack="0"/>
<pin id="161" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cycles_read_block_1_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="max_cycles_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_cycles_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln87_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln87_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln89_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="28" slack="0"/>
<pin id="178" dir="0" index="1" bw="28" slack="0"/>
<pin id="179" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln89_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="baseIter_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="baseIter_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_1_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="28" slack="0"/>
<pin id="190" dir="0" index="1" bw="28" slack="0"/>
<pin id="191" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="div30_cast_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="13" slack="0"/>
<pin id="196" dir="0" index="1" bw="13" slack="0"/>
<pin id="197" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div30_cast_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mul_ln84_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="60" slack="0"/>
<pin id="208" dir="0" index="1" bw="60" slack="0"/>
<pin id="209" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln84_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="128" slack="0"/>
<pin id="214" dir="0" index="1" bw="128" slack="0"/>
<pin id="215" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_samepad_read_1/5 conv3_samepad_read/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln138_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="128" slack="0"/>
<pin id="221" dir="0" index="2" bw="128" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln138/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="row_buffer_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="13" slack="0"/>
<pin id="229" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_addr_1/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="13" slack="0"/>
<pin id="233" dir="0" index="1" bw="128" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="0"/>
<pin id="236" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="237" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="238" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="128" slack="2147483647"/>
<pin id="239" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data/5 store_ln160/5 store_ln117/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="row_buffer_addr_2_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="13" slack="0"/>
<pin id="246" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_addr_2/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="row_buffer_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="13" slack="0"/>
<pin id="254" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_addr/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_w_load_2/2 current_line_w_load_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_w_2/2 current_line_w_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/2 icmp_ln122/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_block_6/2 read_block_4/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="3"/>
<pin id="278" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_load_2/4 current_block_write_load_1/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="3"/>
<pin id="281" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_load_3/4 current_block_write_load/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_write_2/4 current_block_write_1/4 "/>
</bind>
</comp>

<comp id="288" class="1005" name="reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="1"/>
<pin id="290" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="current_block_write_load_2 current_block_write_load_1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="cycles_read_block_1_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="28" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cycles_read_block_1_cast/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln89_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="28" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_cast/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="28" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln100_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln91_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln99_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln92_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln103_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln101_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln91_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln94_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln91_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln91_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln95_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="2" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln0_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="60" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln110_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="indvar_flatten_load_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="60" slack="1"/>
<pin id="371" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="read_block_3_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_block_3/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="counter_internal_block_3_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_block_3/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="inp_2_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_2/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln107_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="60" slack="0"/>
<pin id="384" dir="0" index="1" bw="60" slack="1"/>
<pin id="385" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln107_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="60" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="rep_load_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_load/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="ofm_x_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_load/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="count_simd_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_simd_load/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="cnt_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="current_line_w_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_w_load/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="current_line_simd_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_simd_load/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln110_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln94_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="0" index="2" bw="32" slack="0"/>
<pin id="420" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln110_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln110_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110_1/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln110_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110_2/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln110_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110_3/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln110_4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110_4/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln114_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln132_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="1"/>
<pin id="452" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="cnt_load_1_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load_1/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="cnt_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cnt_1/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln139_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="1"/>
<pin id="466" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln103_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="1"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="count_simd_load_1_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_simd_load_1/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="count_simd_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_simd_1/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln142_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="1"/>
<pin id="485" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln103_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="1"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln91_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="1"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="ofm_x_load_1_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_load_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="ofm_x_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_x_1/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln145_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln91_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="1"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln103_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="1"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln91_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="1"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln103_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="1"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln91_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="1"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln157_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="1"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln157_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="1"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157_1/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="and_ln157_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln157/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="current_line_simd_load_1_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_simd_load_1/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="current_line_simd_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_simd_2/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln162_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="1"/>
<pin id="565" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln100_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="1"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln100_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="1"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln99_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="1"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln99_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="1"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln101_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="1"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="counter_internal_block_4_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_internal_block_4/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln173_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="1"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="counter_internal_block_5_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="0" index="2" bw="32" slack="0"/>
<pin id="607" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_internal_block_5/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln92_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="1"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="inp_4_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inp_4/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="current_line_simd_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_simd_1/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln119_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="1"/>
<pin id="631" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="store_ln100_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="1"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln91_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="1"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln100_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="1"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln91_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="1"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="store_ln99_store_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="1"/>
<pin id="656" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln91_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="1"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="store_ln99_store_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="1"/>
<pin id="666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln101_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="1"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="read_block_7_load_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_block_7/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="inp_5_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_5/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln178_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="1"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="inp_6_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="0" index="2" bw="32" slack="0"/>
<pin id="688" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inp_6/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="read_block_8_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="0" index="2" bw="32" slack="0"/>
<pin id="696" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="read_block_8/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="rep_5_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_5/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="store_ln91_store_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="1"/>
<pin id="709" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="store_ln101_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="1"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="store_ln107_store_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="60" slack="0"/>
<pin id="718" dir="0" index="1" bw="60" slack="1"/>
<pin id="719" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="store_ln110_store_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="1"/>
<pin id="724" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="store_ln94_store_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="2" slack="0"/>
<pin id="728" dir="0" index="1" bw="2" slack="3"/>
<pin id="729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="store_ln94_store_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="0"/>
<pin id="733" dir="0" index="1" bw="2" slack="3"/>
<pin id="734" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="current_block_write_3_load_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="3"/>
<pin id="738" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_3/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="current_block_write_4_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="2"/>
<pin id="741" dir="0" index="1" bw="2" slack="0"/>
<pin id="742" dir="0" index="2" bw="2" slack="0"/>
<pin id="743" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_write_4/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln94_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="2" slack="0"/>
<pin id="748" dir="0" index="1" bw="2" slack="3"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="current_block_read_load_1_load_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="2" slack="4"/>
<pin id="753" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_read_load_1/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="k_y_load_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="4"/>
<pin id="756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_y_load/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln134_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="block_read_K_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="2" slack="0"/>
<pin id="763" dir="0" index="1" bw="2" slack="0"/>
<pin id="764" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="block_read_K/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_67_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="13" slack="0"/>
<pin id="769" dir="0" index="1" bw="2" slack="0"/>
<pin id="770" dir="0" index="2" bw="1" slack="0"/>
<pin id="771" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_68_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="11" slack="0"/>
<pin id="777" dir="0" index="1" bw="2" slack="0"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln137_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="11" slack="0"/>
<pin id="785" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sub_ln137_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="13" slack="0"/>
<pin id="789" dir="0" index="1" bw="11" slack="0"/>
<pin id="790" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln137/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="add_ln137_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="13" slack="0"/>
<pin id="795" dir="0" index="1" bw="13" slack="0"/>
<pin id="796" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_1/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln137_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="13" slack="0"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_1/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="current_block_read_load_load_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="2" slack="4"/>
<pin id="805" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_read_load/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="k_y_load_1_load_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="4"/>
<pin id="808" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_y_load_1/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="k_y_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_y_1/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="icmp_ln148_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="current_block_read_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="2" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_read_1/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="current_block_read_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="2" slack="0"/>
<pin id="830" dir="0" index="2" bw="2" slack="0"/>
<pin id="831" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_read_2/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="k_y_2_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="0"/>
<pin id="838" dir="0" index="2" bw="32" slack="0"/>
<pin id="839" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_y_2/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="store_ln91_store_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="4"/>
<pin id="846" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="store_ln95_store_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="2" slack="0"/>
<pin id="850" dir="0" index="1" bw="2" slack="4"/>
<pin id="851" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_69_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="13" slack="0"/>
<pin id="855" dir="0" index="1" bw="2" slack="1"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_70_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="11" slack="0"/>
<pin id="863" dir="0" index="1" bw="2" slack="1"/>
<pin id="864" dir="0" index="2" bw="1" slack="0"/>
<pin id="865" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln160_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="11" slack="0"/>
<pin id="871" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="sub_ln160_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="13" slack="0"/>
<pin id="875" dir="0" index="1" bw="11" slack="0"/>
<pin id="876" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln160/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln160_1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="13" slack="0"/>
<pin id="881" dir="0" index="1" bw="13" slack="0"/>
<pin id="882" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160_1/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln160_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="13" slack="0"/>
<pin id="886" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_1/5 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_s_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="13" slack="0"/>
<pin id="891" dir="0" index="1" bw="2" slack="1"/>
<pin id="892" dir="0" index="2" bw="1" slack="0"/>
<pin id="893" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_66_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="11" slack="0"/>
<pin id="899" dir="0" index="1" bw="2" slack="1"/>
<pin id="900" dir="0" index="2" bw="1" slack="0"/>
<pin id="901" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_66/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="zext_ln117_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="11" slack="0"/>
<pin id="907" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sub_ln117_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="13" slack="0"/>
<pin id="911" dir="0" index="1" bw="11" slack="0"/>
<pin id="912" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln117/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="add_ln117_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="13" slack="0"/>
<pin id="917" dir="0" index="1" bw="13" slack="0"/>
<pin id="918" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_1/5 "/>
</bind>
</comp>

<comp id="920" class="1004" name="zext_ln117_1_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="13" slack="0"/>
<pin id="922" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_1/5 "/>
</bind>
</comp>

<comp id="925" class="1004" name="current_block_read_3_load_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="2" slack="4"/>
<pin id="927" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_read_3/5 "/>
</bind>
</comp>

<comp id="928" class="1004" name="current_block_read_4_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="3"/>
<pin id="930" dir="0" index="1" bw="2" slack="0"/>
<pin id="931" dir="0" index="2" bw="2" slack="0"/>
<pin id="932" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_read_4/5 "/>
</bind>
</comp>

<comp id="935" class="1004" name="store_ln95_store_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="2" slack="0"/>
<pin id="937" dir="0" index="1" bw="2" slack="4"/>
<pin id="938" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/5 "/>
</bind>
</comp>

<comp id="940" class="1007" name="grp_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="13" slack="0"/>
<pin id="942" dir="0" index="1" bw="13" slack="0"/>
<pin id="943" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="944" dir="0" index="3" bw="13" slack="2147483647"/>
<pin id="945" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp/2 tmp1/2 add_ln137/4 "/>
</bind>
</comp>

<comp id="949" class="1007" name="grp_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="13" slack="0"/>
<pin id="951" dir="0" index="1" bw="13" slack="1"/>
<pin id="952" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="953" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln160/2 add_ln160/4 "/>
</bind>
</comp>

<comp id="956" class="1007" name="grp_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="13" slack="0"/>
<pin id="958" dir="0" index="1" bw="13" slack="1"/>
<pin id="959" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="960" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln117/2 add_ln117/4 "/>
</bind>
</comp>

<comp id="963" class="1005" name="rep_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="0"/>
<pin id="965" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="970" class="1005" name="indvar_flatten_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="60" slack="0"/>
<pin id="972" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="977" class="1005" name="current_block_read_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="2" slack="0"/>
<pin id="979" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="current_block_read "/>
</bind>
</comp>

<comp id="987" class="1005" name="k_y_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_y "/>
</bind>
</comp>

<comp id="995" class="1005" name="ofm_x_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_x "/>
</bind>
</comp>

<comp id="1004" class="1005" name="current_block_write_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="2" slack="0"/>
<pin id="1006" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="current_block_write "/>
</bind>
</comp>

<comp id="1015" class="1005" name="count_simd_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="0"/>
<pin id="1017" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count_simd "/>
</bind>
</comp>

<comp id="1024" class="1005" name="read_block_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="0"/>
<pin id="1026" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_block "/>
</bind>
</comp>

<comp id="1034" class="1005" name="cnt_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="0"/>
<pin id="1036" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cnt "/>
</bind>
</comp>

<comp id="1045" class="1005" name="counter_internal_block_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="0"/>
<pin id="1047" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_internal_block "/>
</bind>
</comp>

<comp id="1052" class="1005" name="current_line_w_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_line_w "/>
</bind>
</comp>

<comp id="1063" class="1005" name="inp_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="0"/>
<pin id="1065" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inp "/>
</bind>
</comp>

<comp id="1074" class="1005" name="current_line_simd_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="0"/>
<pin id="1076" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_line_simd "/>
</bind>
</comp>

<comp id="1085" class="1005" name="C_read_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="1"/>
<pin id="1087" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_read "/>
</bind>
</comp>

<comp id="1090" class="1005" name="cycles_write_block_read_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cycles_write_block_read "/>
</bind>
</comp>

<comp id="1095" class="1005" name="add80_read_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add80_read "/>
</bind>
</comp>

<comp id="1100" class="1005" name="max_cycles_read_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_cycles_read "/>
</bind>
</comp>

<comp id="1105" class="1005" name="add_ln87_read_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="1"/>
<pin id="1107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln87_read "/>
</bind>
</comp>

<comp id="1110" class="1005" name="baseIter_read_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="1"/>
<pin id="1112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="baseIter_read "/>
</bind>
</comp>

<comp id="1115" class="1005" name="div30_cast_read_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="13" slack="1"/>
<pin id="1117" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="div30_cast_read "/>
</bind>
</comp>

<comp id="1122" class="1005" name="sub_read_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="1"/>
<pin id="1124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="1127" class="1005" name="mul_ln84_read_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="60" slack="1"/>
<pin id="1129" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln84_read "/>
</bind>
</comp>

<comp id="1132" class="1005" name="cycles_read_block_1_cast_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="1"/>
<pin id="1134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cycles_read_block_1_cast "/>
</bind>
</comp>

<comp id="1137" class="1005" name="zext_ln89_cast_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln89_cast "/>
</bind>
</comp>

<comp id="1142" class="1005" name="p_cast_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="1"/>
<pin id="1144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="1149" class="1005" name="icmp_ln107_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="3"/>
<pin id="1151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="trunc_ln110_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="13" slack="2"/>
<pin id="1155" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln110 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="trunc_ln110_3_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="13" slack="2"/>
<pin id="1160" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln110_3 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="trunc_ln110_4_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="13" slack="1"/>
<pin id="1166" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln110_4 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="icmp_ln114_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="1"/>
<pin id="1172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="icmp_ln132_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="1"/>
<pin id="1176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln132 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="icmp_ln139_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="3"/>
<pin id="1180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="icmp_ln142_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="3"/>
<pin id="1184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln142 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="icmp_ln145_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="3"/>
<pin id="1188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln145 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="and_ln157_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="1"/>
<pin id="1192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln157 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="icmp_ln162_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="2"/>
<pin id="1196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln162 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="icmp_ln165_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="2"/>
<pin id="1200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln165 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="icmp_ln119_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="2"/>
<pin id="1204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln119 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="icmp_ln122_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="2"/>
<pin id="1208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="icmp_ln178_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="2"/>
<pin id="1212" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln178 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="row_buffer_addr_1_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="13" slack="1"/>
<pin id="1218" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_buffer_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="80" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="82" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="78" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="240"><net_src comp="231" pin="7"/><net_sink comp="218" pin=2"/></net>

<net id="241"><net_src comp="225" pin="3"/><net_sink comp="231" pin=2"/></net>

<net id="247"><net_src comp="78" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="212" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="255"><net_src comp="78" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="250" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="68" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="276" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="158" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="176" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="188" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="52" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="42" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="386"><net_src comp="369" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="369" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="54" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="415"><net_src comp="393" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="393" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="42" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="399" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="402" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="396" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="408" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="405" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="379" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="376" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="28" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="457" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="28" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="42" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="476" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="504"><net_src comp="497" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="28" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="66" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="42" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="42" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="500" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="42" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="42" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="376" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="372" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="537" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="28" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="556" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="42" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="260" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="42" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="271" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="376" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="28" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="42" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="592" pin="2"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="379" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="28" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="408" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="28" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="622" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="616" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="647"><net_src comp="42" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="616" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="260" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="616" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="42" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="271" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="683"><net_src comp="416" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="679" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="42" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="676" pin="1"/><net_sink comp="684" pin=2"/></net>

<net id="697"><net_src comp="679" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="42" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="673" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="416" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="28" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="684" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="692" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="387" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="700" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="282" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="282" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="744"><net_src comp="50" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="736" pin="1"/><net_sink comp="739" pin=2"/></net>

<net id="750"><net_src comp="739" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="751" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="772"><net_src comp="70" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="761" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="72" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="780"><net_src comp="74" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="761" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="76" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="786"><net_src comp="775" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="767" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="783" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="787" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="793" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="813"><net_src comp="806" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="28" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="809" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="66" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="803" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="68" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="832"><net_src comp="815" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="821" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="803" pin="1"/><net_sink comp="827" pin=2"/></net>

<net id="840"><net_src comp="815" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="42" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="809" pin="2"/><net_sink comp="835" pin=2"/></net>

<net id="847"><net_src comp="835" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="852"><net_src comp="827" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="858"><net_src comp="70" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="288" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="72" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="866"><net_src comp="74" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="288" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="76" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="872"><net_src comp="861" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="853" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="869" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="873" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="879" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="894"><net_src comp="70" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="288" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="896"><net_src comp="72" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="902"><net_src comp="74" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="288" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="76" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="908"><net_src comp="897" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="889" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="905" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="909" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="915" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="933"><net_src comp="50" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="934"><net_src comp="925" pin="1"/><net_sink comp="928" pin=2"/></net>

<net id="939"><net_src comp="928" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="946"><net_src comp="432" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="428" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="948"><net_src comp="940" pin="4"/><net_sink comp="793" pin=1"/></net>

<net id="954"><net_src comp="440" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="949" pin="3"/><net_sink comp="879" pin=1"/></net>

<net id="961"><net_src comp="440" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="956" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="966"><net_src comp="84" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="969"><net_src comp="963" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="973"><net_src comp="88" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="976"><net_src comp="970" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="980"><net_src comp="92" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="983"><net_src comp="977" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="984"><net_src comp="977" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="985"><net_src comp="977" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="986"><net_src comp="977" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="990"><net_src comp="96" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="993"><net_src comp="987" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="994"><net_src comp="987" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="998"><net_src comp="100" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1001"><net_src comp="995" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1002"><net_src comp="995" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1003"><net_src comp="995" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1007"><net_src comp="104" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1010"><net_src comp="1004" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1011"><net_src comp="1004" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1012"><net_src comp="1004" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="1013"><net_src comp="1004" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1014"><net_src comp="1004" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1018"><net_src comp="108" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1021"><net_src comp="1015" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1022"><net_src comp="1015" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="1023"><net_src comp="1015" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1027"><net_src comp="112" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1030"><net_src comp="1024" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1031"><net_src comp="1024" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1032"><net_src comp="1024" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1033"><net_src comp="1024" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="1037"><net_src comp="116" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1040"><net_src comp="1034" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1041"><net_src comp="1034" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="1042"><net_src comp="1034" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="1043"><net_src comp="1034" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="1044"><net_src comp="1034" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="1048"><net_src comp="120" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1051"><net_src comp="1045" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="1055"><net_src comp="124" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1058"><net_src comp="1052" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1059"><net_src comp="1052" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1060"><net_src comp="1052" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1061"><net_src comp="1052" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1062"><net_src comp="1052" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1066"><net_src comp="128" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1068"><net_src comp="1063" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1069"><net_src comp="1063" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1070"><net_src comp="1063" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1071"><net_src comp="1063" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1072"><net_src comp="1063" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1073"><net_src comp="1063" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1077"><net_src comp="132" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1080"><net_src comp="1074" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1081"><net_src comp="1074" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1083"><net_src comp="1074" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1084"><net_src comp="1074" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1088"><net_src comp="140" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1093"><net_src comp="146" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1098"><net_src comp="152" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1103"><net_src comp="164" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1108"><net_src comp="170" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1113"><net_src comp="182" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1118"><net_src comp="194" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1120"><net_src comp="1115" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1121"><net_src comp="1115" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1125"><net_src comp="200" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1130"><net_src comp="206" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1135"><net_src comp="292" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="1140"><net_src comp="296" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="1145"><net_src comp="300" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1148"><net_src comp="1142" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1152"><net_src comp="382" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="424" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1161"><net_src comp="436" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1167"><net_src comp="440" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1173"><net_src comp="444" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1177"><net_src comp="449" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1181"><net_src comp="463" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1185"><net_src comp="482" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1189"><net_src comp="506" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1193"><net_src comp="547" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1197"><net_src comp="562" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="266" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1205"><net_src comp="628" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1209"><net_src comp="266" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1213"><net_src comp="679" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1219"><net_src comp="225" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="231" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv3_samepad | {}
	Port: conv3_sild | {6 }
 - Input state : 
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : mul_ln84 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : sub | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : conv3_samepad | {5 }
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : div30_cast | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : empty | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : baseIter | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : zext_ln89 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : add_ln87 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : max_cycles | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : cycles_read_block_1 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : add80 | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : cycles_write_block | {1 }
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : conv3_sild | {}
	Port: Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 : C | {1 }
  - Chain level:
	State 1
		store_ln100 : 1
		store_ln91 : 1
		store_ln99 : 1
		store_ln92 : 1
		store_ln103 : 1
		store_ln101 : 1
		store_ln91 : 1
		store_ln94 : 1
		store_ln91 : 1
		store_ln91 : 1
		store_ln95 : 1
		store_ln0 : 1
		store_ln110 : 1
	State 2
		icmp_ln107 : 1
		add_ln107 : 1
		br_ln107 : 2
		icmp_ln110 : 1
		select_ln94 : 2
		trunc_ln110 : 1
		trunc_ln110_1 : 1
		trunc_ln110_2 : 1
		trunc_ln110_3 : 1
		trunc_ln110_4 : 1
		icmp_ln114 : 1
		br_ln114 : 2
		icmp_ln132 : 1
		br_ln132 : 2
		tmp : 2
		tmp1 : 3
		cnt_1 : 1
		icmp_ln139 : 2
		br_ln139 : 3
		store_ln103 : 2
		count_simd_1 : 1
		icmp_ln142 : 2
		br_ln142 : 3
		store_ln91 : 2
		ofm_x_1 : 1
		icmp_ln145 : 2
		br_ln145 : 3
		store_ln91 : 2
		icmp_ln157 : 1
		icmp_ln157_1 : 1
		and_ln157 : 2
		br_ln157 : 2
		mul_ln160 : 2
		current_line_simd_2 : 1
		icmp_ln162 : 2
		br_ln162 : 3
		store_ln100 : 2
		current_line_w_2 : 1
		icmp_ln165 : 2
		br_ln165 : 3
		store_ln99 : 2
		read_block_6 : 1
		store_ln101 : 2
		counter_internal_block_4 : 1
		icmp_ln173 : 2
		counter_internal_block_5 : 3
		store_ln92 : 4
		mul_ln117 : 2
		inp_4 : 1
		current_line_simd_1 : 1
		icmp_ln119 : 2
		br_ln119 : 3
		store_ln100 : 2
		store_ln91 : 2
		current_line_w_1 : 1
		icmp_ln122 : 2
		br_ln122 : 3
		store_ln91 : 2
		store_ln99 : 2
		read_block_4 : 1
		store_ln91 : 2
		store_ln101 : 2
		icmp_ln178 : 3
		inp_6 : 4
		read_block_8 : 4
		rep_5 : 3
		store_ln91 : 5
		store_ln101 : 5
		store_ln107 : 2
		store_ln110 : 4
	State 3
	State 4
		add_ln137 : 1
		add_ln160 : 1
		current_block_write_2 : 1
		store_ln94 : 2
		add_ln117 : 1
		current_block_write_1 : 1
		store_ln94 : 2
		current_block_write_4 : 1
		store_ln94 : 2
	State 5
		trunc_ln134 : 1
		block_read_K : 2
		tmp_67 : 3
		tmp_68 : 3
		zext_ln137 : 4
		sub_ln137 : 5
		add_ln137_1 : 6
		zext_ln137_1 : 7
		row_buffer_addr_1 : 8
		data : 9
		k_y_1 : 1
		icmp_ln148 : 2
		current_block_read_1 : 1
		current_block_read_2 : 3
		k_y_2 : 3
		store_ln91 : 4
		store_ln95 : 4
		zext_ln160 : 1
		sub_ln160 : 2
		add_ln160_1 : 3
		zext_ln160_1 : 4
		row_buffer_addr_2 : 5
		store_ln160 : 6
		zext_ln117 : 1
		sub_ln117 : 2
		add_ln117_1 : 3
		zext_ln117_1 : 4
		row_buffer_addr : 5
		store_ln117 : 6
		current_block_read_4 : 1
		store_ln95 : 2
	State 6
		write_ln138 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_266              |    0    |    0    |    39   |
|          |           icmp_ln107_fu_382          |    0    |    0    |    67   |
|          |           icmp_ln110_fu_411          |    0    |    0    |    39   |
|          |           icmp_ln114_fu_444          |    0    |    0    |    39   |
|          |           icmp_ln132_fu_449          |    0    |    0    |    39   |
|          |           icmp_ln139_fu_463          |    0    |    0    |    39   |
|          |           icmp_ln142_fu_482          |    0    |    0    |    39   |
|   icmp   |           icmp_ln145_fu_506          |    0    |    0    |    39   |
|          |           icmp_ln157_fu_537          |    0    |    0    |    39   |
|          |          icmp_ln157_1_fu_542         |    0    |    0    |    39   |
|          |           icmp_ln162_fu_562          |    0    |    0    |    39   |
|          |           icmp_ln173_fu_598          |    0    |    0    |    39   |
|          |           icmp_ln119_fu_628          |    0    |    0    |    39   |
|          |           icmp_ln178_fu_679          |    0    |    0    |    39   |
|          |           icmp_ln148_fu_815          |    0    |    0    |    39   |
|----------|--------------------------------------|---------|---------|---------|
|          |              grp_fu_260              |    0    |    0    |    39   |
|          |              grp_fu_271              |    0    |    0    |    39   |
|          |              grp_fu_282              |    0    |    0    |    9    |
|          |           add_ln107_fu_387           |    0    |    0    |    67   |
|          |             cnt_1_fu_457             |    0    |    0    |    39   |
|          |          count_simd_1_fu_476         |    0    |    0    |    39   |
|          |            ofm_x_1_fu_500            |    0    |    0    |    39   |
|          |      current_line_simd_2_fu_556      |    0    |    0    |    39   |
|    add   |    counter_internal_block_4_fu_592   |    0    |    0    |    39   |
|          |             inp_4_fu_616             |    0    |    0    |    39   |
|          |      current_line_simd_1_fu_622      |    0    |    0    |    39   |
|          |             rep_5_fu_700             |    0    |    0    |    39   |
|          |          block_read_K_fu_761         |    0    |    0    |    9    |
|          |          add_ln137_1_fu_793          |    0    |    0    |    17   |
|          |             k_y_1_fu_809             |    0    |    0    |    39   |
|          |      current_block_read_1_fu_821     |    0    |    0    |    9    |
|          |          add_ln160_1_fu_879          |    0    |    0    |    17   |
|          |          add_ln117_1_fu_915          |    0    |    0    |    17   |
|----------|--------------------------------------|---------|---------|---------|
|          |          select_ln94_fu_416          |    0    |    0    |    32   |
|          |    counter_internal_block_5_fu_603   |    0    |    0    |    32   |
|          |             inp_6_fu_684             |    0    |    0    |    32   |
|  select  |          read_block_8_fu_692         |    0    |    0    |    32   |
|          |     current_block_write_4_fu_739     |    0    |    0    |    2    |
|          |      current_block_read_2_fu_827     |    0    |    0    |    2    |
|          |             k_y_2_fu_835             |    0    |    0    |    32   |
|          |      current_block_read_4_fu_928     |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          |           sub_ln137_fu_787           |    0    |    0    |    17   |
|    sub   |           sub_ln160_fu_873           |    0    |    0    |    17   |
|          |           sub_ln117_fu_909           |    0    |    0    |    17   |
|----------|--------------------------------------|---------|---------|---------|
|    and   |           and_ln157_fu_547           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|  muladd  |              grp_fu_949              |    1    |    0    |    0    |
|          |              grp_fu_956              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
| addmuladd|              grp_fu_940              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |          C_read_read_fu_140          |    0    |    0    |    0    |
|          |  cycles_write_block_read_read_fu_146 |    0    |    0    |    0    |
|          |        add80_read_read_fu_152        |    0    |    0    |    0    |
|          | cycles_read_block_1_read_read_fu_158 |    0    |    0    |    0    |
|          |      max_cycles_read_read_fu_164     |    0    |    0    |    0    |
|          |       add_ln87_read_read_fu_170      |    0    |    0    |    0    |
|   read   |      zext_ln89_read_read_fu_176      |    0    |    0    |    0    |
|          |       baseIter_read_read_fu_182      |    0    |    0    |    0    |
|          |           tmp_1_read_fu_188          |    0    |    0    |    0    |
|          |      div30_cast_read_read_fu_194     |    0    |    0    |    0    |
|          |         sub_read_read_fu_200         |    0    |    0    |    0    |
|          |       mul_ln84_read_read_fu_206      |    0    |    0    |    0    |
|          |            grp_read_fu_212           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |       write_ln138_write_fu_218       |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |    cycles_read_block_1_cast_fu_292   |    0    |    0    |    0    |
|          |         zext_ln89_cast_fu_296        |    0    |    0    |    0    |
|          |             p_cast_fu_300            |    0    |    0    |    0    |
|          |           zext_ln137_fu_783          |    0    |    0    |    0    |
|   zext   |          zext_ln137_1_fu_798         |    0    |    0    |    0    |
|          |           zext_ln160_fu_869          |    0    |    0    |    0    |
|          |          zext_ln160_1_fu_884         |    0    |    0    |    0    |
|          |           zext_ln117_fu_905          |    0    |    0    |    0    |
|          |          zext_ln117_1_fu_920         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |          trunc_ln110_fu_424          |    0    |    0    |    0    |
|          |         trunc_ln110_1_fu_428         |    0    |    0    |    0    |
|   trunc  |         trunc_ln110_2_fu_432         |    0    |    0    |    0    |
|          |         trunc_ln110_3_fu_436         |    0    |    0    |    0    |
|          |         trunc_ln110_4_fu_440         |    0    |    0    |    0    |
|          |          trunc_ln134_fu_757          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_67_fu_767            |    0    |    0    |    0    |
|          |             tmp_68_fu_775            |    0    |    0    |    0    |
|bitconcatenate|             tmp_69_fu_853            |    0    |    0    |    0    |
|          |             tmp_70_fu_861            |    0    |    0    |    0    |
|          |             tmp_s_fu_889             |    0    |    0    |    0    |
|          |             tmp_66_fu_897            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    3    |    0    |   1406  |
|----------|--------------------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|row_buffer|   44   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   44   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         C_read_reg_1085         |   32   |
|       add80_read_reg_1095       |   32   |
|      add_ln87_read_reg_1105     |   32   |
|        and_ln157_reg_1190       |    1   |
|      baseIter_read_reg_1110     |   32   |
|           cnt_reg_1034          |   32   |
|       count_simd_reg_1015       |   32   |
| counter_internal_block_reg_1045 |   32   |
|    current_block_read_reg_977   |    2   |
|   current_block_write_reg_1004  |    2   |
|    current_line_simd_reg_1074   |   32   |
|     current_line_w_reg_1052     |   32   |
|cycles_read_block_1_cast_reg_1132|   32   |
| cycles_write_block_read_reg_1090|   32   |
|     div30_cast_read_reg_1115    |   13   |
|       icmp_ln107_reg_1149       |    1   |
|       icmp_ln114_reg_1170       |    1   |
|       icmp_ln119_reg_1202       |    1   |
|       icmp_ln122_reg_1206       |    1   |
|       icmp_ln132_reg_1174       |    1   |
|       icmp_ln139_reg_1178       |    1   |
|       icmp_ln142_reg_1182       |    1   |
|       icmp_ln145_reg_1186       |    1   |
|       icmp_ln162_reg_1194       |    1   |
|       icmp_ln165_reg_1198       |    1   |
|       icmp_ln178_reg_1210       |    1   |
|      indvar_flatten_reg_970     |   60   |
|           inp_reg_1063          |   32   |
|           k_y_reg_987           |   32   |
|     max_cycles_read_reg_1100    |   32   |
|      mul_ln84_read_reg_1127     |   60   |
|          ofm_x_reg_995          |   32   |
|         p_cast_reg_1142         |   32   |
|       read_block_reg_1024       |   32   |
|             reg_288             |    2   |
|           rep_reg_963           |   32   |
|    row_buffer_addr_1_reg_1216   |   13   |
|        sub_read_reg_1122        |   32   |
|      trunc_ln110_3_reg_1158     |   13   |
|      trunc_ln110_4_reg_1164     |   13   |
|       trunc_ln110_reg_1153      |   13   |
|     zext_ln89_cast_reg_1137     |   32   |
+---------------------------------+--------+
|              Total              |   843  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_231 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_231 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_940    |  p1  |   3  |  13  |   39   ||    14   |
|     grp_fu_949    |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_949    |  p1  |   2  |  13  |   26   ||    9    |
|     grp_fu_956    |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_956    |  p1  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   169  ||  2.563  ||    68   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |  1406  |    -   |
|   Memory  |   44   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   68   |    -   |
|  Register |    -   |    -   |    -   |   843  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   44   |    3   |    2   |   843  |  1474  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
