// Seed: 2526760094
module module_0 (
    input logic id_0,
    input logic id_1,
    input reg id_2,
    output logic id_3,
    input id_4,
    output id_5,
    input id_6,
    output logic id_7,
    input logic id_8,
    output id_9,
    input logic id_10
);
  always @(posedge 1) if (id_1) id_5 <= id_2;
  defparam id_11.id_12 = 1'b0;
endmodule
