# ðŸŒˆ Tang Nano 20K Kaleidoscopic Pattern Generator

**Transform your Tang Nano 20K FPGA into a mesmerizing kaleidoscopic pattern generator with real-time HDMI output!**

![Tang Nano 20K](https://img.shields.io/badge/FPGA-Tang%20Nano%2020K-blue)
![Resolution](https://img.shields.io/badge/Resolution-1280x720@60Hz-green)
![Language](https://img.shields.io/badge/Language-Verilog-orange)
![License](https://img.shields.io/badge/License-Open%20Source-brightgreen)

## ðŸ“– Overview

This project generates stunning animated kaleidoscopic patterns directly from the Tang Nano 20K FPGA board and outputs them via HDMI at full 1280x720@60Hz resolution. Watch as mathematical algorithms create hypnotic geometric patterns that cycle through 8 different visual modes with smooth real-time animation.

### âœ¨ Key Features

- ðŸŽ¨ **8 Unique Pattern Modes**: Diamonds, circles, squares, spirals, plasma effects, metaballs, color wheels, and morphing shapes
- ðŸ–¥ï¸ **Full HD Output**: 1280x720@60Hz HDMI compatible with any monitor or TV
- âš¡ **Real-time Generation**: All patterns calculated in hardware at 74.25MHz pixel clock
- ðŸŒˆ **Vibrant Colors**: HSV color space with smooth gradients and transitions
- ðŸ”„ **Auto-cycling**: Patterns automatically change every ~1 second for continuous visual variety
- ðŸ’« **Smooth Animation**: Multi-speed animation system creates fluid, organic motion
- ðŸŽ¯ **Optimized Design**: 5-stage pipeline architecture ensures stable high-frequency operation

## ðŸ› ï¸ Hardware Requirements

### Essential Hardware
- **Tang Nano 20K FPGA Board** (Gowin GW2AR-LV18QN88C8/I7)
- **HDMI Cable** (connect to monitor/TV)
- **USB-C Cable** (for programming and power)

### Optional Hardware
- Monitor or TV with HDMI input
- HDMI to DVI adapter (if needed for older displays)

## ðŸŽ¨ Pattern Modes

The system automatically cycles through 8 mathematical pattern generators:

| Mode | Pattern Type | Description |
|------|-------------|-------------|
| **0** | ðŸ’Ž **Animated Diamonds** | L1 norm distance creates diamond shapes with rainbow cycling |
| **1** | ðŸ”µ **Pulsating Circles** | Euclidean distance approximation for smooth circular patterns |
| **2** | â¬œ **Rotating Squares** | Lâˆž norm generates square/rectangular kaleidoscopic effects |
| **3** | ðŸŒ€ **Rainbow Spiral** | Combined radial and angular effects with rapid color rotation |
| **4** | âš¡ **Plasma Effect** | XOR interference patterns creating organic plasma-like motion |
| **5** | ðŸ«§ **Metaball Simulation** | Three moving attractors with fluid dynamics rendering |
| **6** | ðŸŽ¡ **Color Wheel** | Radial color distribution with distance-based saturation |
| **7** | ðŸ”„ **Morphing Shapes** | Time-based blending between different geometric forms |

## ðŸš€ Quick Start

### 1. Prerequisites
- Install [Gowin EDA](https://www.gowinsemi.com/en/support/home/) software
- Have a Tang Nano 20K board ready
- Connect HDMI cable to your display

### 2. Programming the FPGA
```bash
# Clone or download this project
# Open hdmi.gprj in Gowin EDA
# Synthesize and program to Tang Nano 20K
```

### 3. Enjoy the Show!
- Connect HDMI cable between Tang Nano 20K and your display
- Power on the board
- Watch the kaleidoscopic patterns begin automatically
- The onboard LED will pulse to indicate the system is running

## ðŸ“ Project Structure

```
hdmi/
â”œâ”€â”€ README.md                 # This file
â”œâ”€â”€ hdmi.gprj                 # Gowin EDA project file
â”œâ”€â”€ hdmi.fs                   # FPGA configuration file
â”œâ”€â”€ src/                      # Source code directory
â”‚   â”œâ”€â”€ video_top.v           # Top-level module (system coordinator)
â”‚   â”œâ”€â”€ testpattern.v         # Kaleidoscopic pattern generation engine
â”‚   â”œâ”€â”€ hdmi.cst              # Pin constraint file (Tang Nano 20K pinout)
â”‚   â”œâ”€â”€ nano_20k_video.sdc    # Timing constraint file
â”‚   â”œâ”€â”€ dvi_tx/               # HDMI/DVI transmission IP
â”‚   â”‚   â””â”€â”€ dvi_tx.v          # TMDS encoder (encrypted Gowin IP)
â”‚   â””â”€â”€ gowin_rpll/           # PLL clock generation IP
â”‚       â””â”€â”€ TMDS_rPLL.v       # 371.25MHz TMDS clock PLL
â”œâ”€â”€ impl/                     # Implementation files (generated)
â”‚   â”œâ”€â”€ gwsynthesis/          # Synthesis results
â”‚   â””â”€â”€ pnr/                  # Place and route results
```

## ðŸ”§ Technical Specifications

### Video Output
- **Resolution**: 1280Ã—720 pixels (720p)
- **Refresh Rate**: 60Hz
- **Color Depth**: 24-bit RGB (8 bits per channel)
- **Interface**: HDMI 1.4 compatible
- **Pixel Clock**: 74.25MHz
- **TMDS Clock**: 371.25MHz (5Ã— pixel clock)

### Clock Architecture
- **Input Clock**: 27MHz (Tang Nano 20K onboard oscillator)
- **PLL Multiplication**: ~13.75Ã— to generate TMDS clock
- **Clock Domains**: 27MHz system, 371.25MHz TMDS, 74.25MHz pixel

### Pattern Generation
- **Algorithm**: Real-time mathematical pattern synthesis
- **Pipeline**: 5-stage processing pipeline for high-frequency operation
- **Color Space**: HSVâ†’RGB conversion for smooth gradients
- **Animation**: Multi-speed counters for complex temporal effects

## ðŸ§® Mathematical Foundation

The kaleidoscopic patterns are generated using distance metrics and geometric transformations:

- **L1 Norm (Manhattan Distance)**: `|x| + |y|` creates diamond patterns
- **L2 Norm (Euclidean Distance)**: `âˆš(xÂ² + yÂ²)` creates circular patterns  
- **Lâˆž Norm (Chebyshev Distance)**: `max(|x|, |y|)` creates square patterns
- **Metaball Fields**: Distance-based field calculations for organic shapes
- **HSV Color Mapping**: Hue rotation with distance-based saturation and value

## ðŸŽ›ï¸ Customization

### Modifying Pattern Parameters
Edit `testpattern.v` to customize:
- Animation speeds (lines 318-321)
- Color palettes (HSV values in pattern modes)
- Pattern sizes and scaling factors
- Mode cycling timing

### Adding New Patterns
1. Add new case in the pattern mode switch statement (line 456)
2. Implement your mathematical algorithm using distance metrics
3. Map results to HSV color space
4. Test with hardware or simulation

### Changing Video Resolution
1. Modify timing parameters in `video_top.v` (lines 137-147)
2. Update PLL configuration for new pixel clock requirements
3. Adjust constraint files if needed

## ðŸ” Troubleshooting

### No HDMI Output
- Check HDMI cable connection
- Verify monitor supports 1280x720@60Hz
- Ensure FPGA is properly programmed
- Check power supply (LED should pulse)

### Pattern Issues
- Verify PLL lock status (LED indicates system health)
- Check timing constraints in synthesis reports
- Ensure clock domains are properly constrained

### Build Errors
- Use Gowin EDA version 1.9.8 or later
- Verify all IP cores are properly licensed
- Check file paths in project settings

## ðŸ“š Learning Resources

This project demonstrates advanced FPGA concepts:

- **Video Generation**: Complete HDMI implementation from scratch
- **Clock Domain Crossing**: Multiple clock domains with proper synchronization
- **Pipeline Design**: High-frequency processing techniques
- **Mathematical Algorithms**: Real-time computational geometry
- **Color Theory**: HSV color space and gradient generation
- **Hardware Optimization**: FPGA-specific design patterns

## ðŸ¤ Contributing

Contributions are welcome! Areas for improvement:
- Additional pattern algorithms
- Better color schemes
- Audio visualization integration
- User interface for pattern selection
- Performance optimizations

## ðŸ“„ License

This project is open source. The Gowin IP cores (DVI_TX, rPLL) are provided under Gowin's license terms.

## ðŸ™ Acknowledgments

- **Gowin Semiconductor**: For the Tang Nano 20K platform and development tools
- **FPGA Community**: For sharing knowledge and inspiration
- **Mathematics**: For providing the beautiful geometric foundations

---

**Enjoy your kaleidoscopic journey! ðŸŒˆâœ¨**

> *Transform mathematics into visual art with the power of FPGAs*
