INFO: Loaded existing interconnect file 'C:\Jeonghyun\Lab\RFSoC_Frontend8\allegro\interconn.iml'
INFO: Loaded existing interconnect file 'c:\cadence\orcadx_24.1\share\pcb\signal\cds_interconn.iml'
INFO: Finished loading SigNoise interconnect libraries
INFO: Loaded existing device file 'C:\Jeonghyun\Lab\RFSoC_Frontend8\allegro\devices.dml'
INFO: Finished loading SigNoise device libraries
INFO: Loaded existing device file 'C:\Jeonghyun\Lab\RFSoC_Frontend8\allegro\devices.dml'
INFO: Finished loading SigNoise device libraries
INFO: Loaded existing device file 'C:\Jeonghyun\Lab\RFSoC_Frontend8\allegro\devices.dml'
INFO: Finished loading SigNoise device libraries
INFO: Loaded existing device file 'C:\Jeonghyun\Lab\RFSoC_Frontend8\allegro\devices.dml'
INFO: Finished loading SigNoise device libraries
INFO: Loaded existing device file 'C:\Jeonghyun\Lab\RFSoC_Frontend8\allegro\devices.dml'
INFO: Finished loading SigNoise device libraries
