#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 22 08:59:04 2025
# Process ID: 4209
# Current directory: /home/drew/uiuc/ece385/nes
# Command line: vivado
# Log file: /home/drew/uiuc/ece385/nes/vivado.log
# Journal file: /home/drew/uiuc/ece385/nes/vivado.jou
# Running On: mayoarch, OS: Linux, CPU Frequency: 4199.804 MHz, CPU Physical cores: 16, Host memory: 33570 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/drew/uiuc/ece385/nes/nes.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/drew/uiuc/ece385/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:hdmi_text_controller:1.0'. The one found in IP location '/home/drew/uiuc/ece385/ip_repo/hdmi_text_controller_1_0/hdmi_text_controller_1_0_7_1' will take precedence over the same IP in locations: 
   /home/drew/uiuc/ece385/ip_repo/hdmi_text_controller_2_0
   /home/drew/uiuc/ece385/ip_repo/hdmi_text_controller_1_0_7_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/drew/uiuc/ece385/nes/code/gen_nes/prg_rom_dk.coe' provided. It will be converted relative to IP Instance files '../../../../code/gen_nes/prg_rom_dk.coe'
set_property CONFIG.Coe_File {/home/drew/uiuc/ece385/nes/code/gen_nes/prg_rom_dk.coe} [get_ips pgr_rom]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/drew/uiuc/ece385/nes/code/gen_nes/prg_rom_dk.coe' provided. It will be converted relative to IP Instance files '../../../../code/gen_nes/prg_rom_dk.coe'
generate_target all [get_files  /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pgr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pgr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pgr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pgr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pgr_rom'...
catch { config_ip_cache -export [get_ips -all pgr_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pgr_rom
export_ip_user_files -of_objects [get_files /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci]
launch_runs pgr_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pgr_rom
[Tue Apr 22 08:59:57 2025] Launched pgr_rom_synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/pgr_rom_synth_1/runme.log
export_simulation -of_objects [get_files /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci] -directory /home/drew/uiuc/ece385/nes/nes.ip_user_files/sim_scripts -ip_user_files_dir /home/drew/uiuc/ece385/nes/nes.ip_user_files -ipstatic_source_dir /home/drew/uiuc/ece385/nes/nes.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/modelsim} {questa=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/questa} {xcelium=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/xcelium} {vcs=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/vcs} {riviera=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/drew/uiuc/ece385/nes/code/gen_nes/chr_rom_dk.coe' provided. It will be converted relative to IP Instance files '../../../../code/gen_nes/chr_rom_dk.coe'
set_property CONFIG.Coe_File {/home/drew/uiuc/ece385/nes/code/gen_nes/chr_rom_dk.coe} [get_ips chr_rom]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/drew/uiuc/ece385/nes/code/gen_nes/chr_rom_dk.coe' provided. It will be converted relative to IP Instance files '../../../../code/gen_nes/chr_rom_dk.coe'
generate_target all [get_files  /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'chr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'chr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'chr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'chr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'chr_rom'...
catch { config_ip_cache -export [get_ips -all chr_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chr_rom
export_ip_user_files -of_objects [get_files /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci] -no_script -sync -force -quiet
reset_run chr_rom_synth_1
launch_runs chr_rom_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chr_rom
[Tue Apr 22 09:03:49 2025] Launched chr_rom_synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/chr_rom_synth_1/runme.log
export_simulation -of_objects [get_files /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci] -directory /home/drew/uiuc/ece385/nes/nes.ip_user_files/sim_scripts -ip_user_files_dir /home/drew/uiuc/ece385/nes/nes.ip_user_files -ipstatic_source_dir /home/drew/uiuc/ece385/nes/nes.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/modelsim} {questa=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/questa} {xcelium=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/xcelium} {vcs=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/vcs} {riviera=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_nestest'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_nestest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_nestest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/frame_buffr_1/sim/frame_buffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vram/sim/vram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/sim/chr_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/sim/pgr_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/cpu_ram/sim/cpu_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/palletes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module palette_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_to_hdmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/clk_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_nestest
xvhdl --incr --relax -prj cpu_nestest_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:100]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_in_ppu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:117]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:484]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addr' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:95]
WARNING: [VRFC 10-3823] variable 'A' might have multiple concurrent drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/clk_tb.sv:104]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:75]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.vga_clk_wiz_clk_wiz
Compiling module xil_defaultlib.vga_clk_wiz
Compiling module xil_defaultlib.palette_rom
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.frame_buffr
Compiling module xil_defaultlib.vga_controller
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0_default
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.ppu_to_hdmi
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.cpu_nestest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_nestest_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 6978.977 ; gain = 0.000 ; free physical = 14422 ; free virtual = 24158
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_nestest_behav -key {Behavioral:sim_1:Functional:cpu_nestest} -tclbatch {cpu_nestest.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
source cpu_nestest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module cpu_nestest.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.ppu_inst.ppu_hdmi_inst.buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd at line 635 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.ppu_inst.ppu_hdmi_inst.clk_inst.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6978.977 ; gain = 0.000 ; free physical = 14551 ; free virtual = 24254
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 6978.977 ; gain = 0.000 ; free physical = 14551 ; free virtual = 24254
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 6978.977 ; gain = 0.000 ; free physical = 14551 ; free virtual = 24254
INFO: [Common 17-344] 'launch_simulation' was cancelled
import_files -norecurse /home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/clk_tb.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
import_files -norecurse /home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv
update_compile_order -fileset sources_1
set_property top ppu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
move_files -fileset sim_1 [get_files  /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/ppu_tb.sv]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ppu_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ppu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/frame_buffr_1/sim/frame_buffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vram/sim/vram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/sim/chr_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/sim/pgr_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/cpu_ram/sim/cpu_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/ppu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_tb
xvhdl --incr --relax -prj ppu_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_tb_behav xil_defaultlib.ppu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_tb_behav xil_defaultlib.ppu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:100]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_in_ppu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:117]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:484]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addr' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:95]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:75]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.vga_clk_wiz_clk_wiz
Compiling module xil_defaultlib.vga_clk_wiz
Compiling module xil_defaultlib.palette_rom
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.frame_buffr
Compiling module xil_defaultlib.vga_controller
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0_default
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.ppu_to_hdmi
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.ppu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ppu_tb_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7115.094 ; gain = 0.000 ; free physical = 14381 ; free virtual = 24137
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ppu_tb_behav -key {Behavioral:sim_1:Functional:ppu_tb} -tclbatch {ppu_tb.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
WARNING: Simulation object /cpu_nestest/nes_inst/Clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/master_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_clk_en was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_data was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/write_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesX was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesY was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_count was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuctrl was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppumask was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppustatus was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuscroll was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdma was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/t was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/x was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/w was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_mux was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_render was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/mem_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/chr_rom_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_wea was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_ena was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/addra was not found in the design.
source ppu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module ppu_tb.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_tb.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_tb.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ppu_tb.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_tb.nes_inst.ppu_inst.ppu_hdmi_inst.buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v at line 2341 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_tb.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_tb.nes_inst.ppu_inst.ppu_hdmi_inst.clk_inst.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_tb.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 7115.094 ; gain = 0.000 ; free physical = 14553 ; free virtual = 24277
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 7115.094 ; gain = 0.000 ; free physical = 14553 ; free virtual = 24277
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 7115.094 ; gain = 0.000 ; free physical = 14553 ; free virtual = 24277
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 130116 KB (Peak: 179148 KB), Simulation CPU Usage: 32230 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ppu_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ppu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/palletes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module palette_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_to_hdmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/ppu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_tb
xvhdl --incr --relax -prj ppu_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_tb_behav xil_defaultlib.ppu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_tb_behav xil_defaultlib.ppu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:100]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_in_ppu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:117]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:484]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addr' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:95]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:75]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.vga_clk_wiz_clk_wiz
Compiling module xil_defaultlib.vga_clk_wiz
Compiling module xil_defaultlib.palette_rom
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.frame_buffr
Compiling module xil_defaultlib.vga_controller
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0_default
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.ppu_to_hdmi
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.ppu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ppu_tb_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7170.930 ; gain = 0.000 ; free physical = 14344 ; free virtual = 24141
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ppu_tb_behav -key {Behavioral:sim_1:Functional:ppu_tb} -tclbatch {ppu_tb.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
WARNING: Simulation object /cpu_nestest/nes_inst/Clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/master_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_clk_en was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_data was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/write_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesX was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesY was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_count was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuctrl was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppumask was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppustatus was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuscroll was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdma was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/t was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/x was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/w was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_mux was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_render was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/mem_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/chr_rom_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_wea was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_ena was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/addra was not found in the design.
source ppu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module ppu_tb.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_tb.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_tb.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ppu_tb.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_tb.nes_inst.ppu_inst.ppu_hdmi_inst.buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v at line 2341 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_tb.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_tb.nes_inst.ppu_inst.ppu_hdmi_inst.clk_inst.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_tb.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:25 ; elapsed = 00:02:39 . Memory (MB): peak = 7170.930 ; gain = 0.000 ; free physical = 14262 ; free virtual = 24161
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:27 ; elapsed = 00:02:41 . Memory (MB): peak = 7170.930 ; gain = 0.000 ; free physical = 14262 ; free virtual = 24161
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:02:49 . Memory (MB): peak = 7170.930 ; gain = 0.000 ; free physical = 14262 ; free virtual = 24161
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 130116 KB (Peak: 179148 KB), Simulation CPU Usage: 157860 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ppu_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ppu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/palletes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module palette_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_to_hdmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/ppu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_tb
xvhdl --incr --relax -prj ppu_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_tb_behav xil_defaultlib.ppu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_tb_behav xil_defaultlib.ppu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:100]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_in_ppu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:117]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:484]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addr' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:95]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:75]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.vga_clk_wiz_clk_wiz
Compiling module xil_defaultlib.vga_clk_wiz
Compiling module xil_defaultlib.palette_rom
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.frame_buffr
Compiling module xil_defaultlib.vga_controller
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0_default
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.ppu_to_hdmi
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.ppu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ppu_tb_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7235.965 ; gain = 0.000 ; free physical = 14078 ; free virtual = 23990
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ppu_tb_behav -key {Behavioral:sim_1:Functional:ppu_tb} -tclbatch {ppu_tb.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
WARNING: Simulation object /cpu_nestest/nes_inst/Clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/master_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_clk_en was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_data was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/write_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesX was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesY was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_count was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuctrl was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppumask was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppustatus was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuscroll was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdma was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/t was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/x was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/w was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_mux was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_render was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/mem_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/chr_rom_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_wea was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_ena was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/addra was not found in the design.
source ppu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module ppu_tb.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_tb.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_tb.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ppu_tb.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_tb.nes_inst.ppu_inst.ppu_hdmi_inst.buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v at line 2341 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_tb.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_tb.nes_inst.ppu_inst.ppu_hdmi_inst.clk_inst.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_tb.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:01:20 . Memory (MB): peak = 7235.965 ; gain = 0.000 ; free physical = 13967 ; free virtual = 23870
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:01:22 . Memory (MB): peak = 7235.965 ; gain = 0.000 ; free physical = 13967 ; free virtual = 23870
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:01:30 . Memory (MB): peak = 7235.965 ; gain = 0.000 ; free physical = 13967 ; free virtual = 23870
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 130116 KB (Peak: 179148 KB), Simulation CPU Usage: 79320 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ppu_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ppu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/ppu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_tb
xvhdl --incr --relax -prj ppu_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_tb_behav xil_defaultlib.ppu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_tb_behav xil_defaultlib.ppu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:100]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_in_ppu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:117]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:75]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:482]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.ppu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ppu_tb_behav
execute_script: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 7235.965 ; gain = 0.000 ; free physical = 13990 ; free virtual = 23864
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ppu_tb_behav -key {Behavioral:sim_1:Functional:ppu_tb} -tclbatch {ppu_tb.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
WARNING: Simulation object /cpu_nestest/nes_inst/Clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/master_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_clk_en was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_data was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/write_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesX was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesY was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_count was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuctrl was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppumask was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppustatus was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuscroll was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdma was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/t was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/x was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/w was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_mux was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_render was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/mem_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/chr_rom_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_wea was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_ena was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/addra was not found in the design.
source ppu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module ppu_tb.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_tb.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_tb.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ppu_tb.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v at line 2341 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_tb.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_tb.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
WARNING: 279530255ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 307957138ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 486329121ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 545060134ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 652711308ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 819093494ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 985475680ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 1151885802ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:17 ; elapsed = 00:11:42 . Memory (MB): peak = 7235.965 ; gain = 0.000 ; free physical = 13676 ; free virtual = 23650
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:11:44 . Memory (MB): peak = 7235.965 ; gain = 0.000 ; free physical = 13676 ; free virtual = 23650
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:11:53 . Memory (MB): peak = 7235.965 ; gain = 0.000 ; free physical = 13676 ; free virtual = 23650
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
[Tue Apr 22 09:56:50 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 09:56:50 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:10:28
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000000A
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
[Tue Apr 22 10:00:59 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 10:00:59 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
close_sim
INFO: xsimkernel Simulation Memory Usage: 122652 KB (Peak: 171464 KB), Simulation CPU Usage: 698730 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ppu_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ppu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/ppu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_tb
xvhdl --incr --relax -prj ppu_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_tb_behav xil_defaultlib.ppu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_tb_behav xil_defaultlib.ppu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:100]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_in_ppu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:117]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:75]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:482]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.ppu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ppu_tb_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9352.020 ; gain = 0.000 ; free physical = 11187 ; free virtual = 21536
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ppu_tb_behav -key {Behavioral:sim_1:Functional:ppu_tb} -tclbatch {ppu_tb.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
WARNING: Simulation object /cpu_nestest/nes_inst/Clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/master_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_clk_en was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_data was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/write_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesX was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesY was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_count was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuctrl was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppumask was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppustatus was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuscroll was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdma was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/t was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/x was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/w was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_mux was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_render was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/mem_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/chr_rom_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_wea was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_ena was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/addra was not found in the design.
source ppu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module ppu_tb.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_tb.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_tb.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ppu_tb.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v at line 2341 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_tb.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_tb.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 9352.020 ; gain = 0.000 ; free physical = 11752 ; free virtual = 21967
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 9352.020 ; gain = 0.000 ; free physical = 11752 ; free virtual = 21967
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 9352.020 ; gain = 0.000 ; free physical = 11752 ; free virtual = 21967
INFO: [Common 17-344] 'launch_simulation' was cancelled
export_ip_user_files -of_objects  [get_files /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/ppu_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/ppu_tb.sv
update_compile_order -fileset sim_1
import_files -force -norecurse /home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/ppu_tb.sv] -no_script -reset -force -quiet
remove_files  /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/ppu_tb.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv
update_compile_order -fileset sim_1
set_property top cpu_nestest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top ppu_dk [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ppu_dk'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu_dk' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ppu_dk_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_dk
xvhdl --incr --relax -prj ppu_dk_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_dk_behav xil_defaultlib.ppu_dk xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_dk_behav xil_defaultlib.ppu_dk xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:100]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_in_ppu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:117]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:75]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:482]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.ppu_dk
Compiling module xil_defaultlib.glbl
Built simulation snapshot ppu_dk_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9475.070 ; gain = 0.000 ; free physical = 11554 ; free virtual = 21769
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ppu_dk_behav -key {Behavioral:sim_1:Functional:ppu_dk} -tclbatch {ppu_dk.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
WARNING: Simulation object /cpu_nestest/nes_inst/Clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/master_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_clk_en was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_data was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/write_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesX was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesY was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_count was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuctrl was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppumask was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppustatus was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuscroll was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdma was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/t was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/x was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/w was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_mux was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_render was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/mem_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/chr_rom_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_wea was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_ena was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/addra was not found in the design.
source ppu_dk.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module ppu_dk.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_dk.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_dk.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ppu_dk.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v at line 2341 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_dk.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_dk.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 9475.070 ; gain = 0.000 ; free physical = 11665 ; free virtual = 21908
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 9475.070 ; gain = 0.000 ; free physical = 11665 ; free virtual = 21908
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 9475.070 ; gain = 0.000 ; free physical = 11665 ; free virtual = 21908
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 122652 KB (Peak: 171464 KB), Simulation CPU Usage: 40290 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ppu_dk'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu_dk' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ppu_dk_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_dk
xvhdl --incr --relax -prj ppu_dk_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_dk_behav xil_defaultlib.ppu_dk xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_dk_behav xil_defaultlib.ppu_dk xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:100]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_in_ppu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:117]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:75]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:482]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.ppu_dk
Compiling module xil_defaultlib.glbl
Built simulation snapshot ppu_dk_behav
execute_script: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 9475.070 ; gain = 0.000 ; free physical = 11524 ; free virtual = 21793
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ppu_dk_behav -key {Behavioral:sim_1:Functional:ppu_dk} -tclbatch {ppu_dk.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
WARNING: Simulation object /cpu_nestest/nes_inst/Clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/master_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_clk_en was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_data was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/write_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesX was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesY was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_count was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuctrl was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppumask was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppustatus was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuscroll was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdma was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/t was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/x was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/w was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_mux was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_render was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/mem_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/chr_rom_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_wea was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_ena was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/addra was not found in the design.
source ppu_dk.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module ppu_dk.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_dk.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_dk.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ppu_dk.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v at line 2341 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_dk.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_dk.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
WARNING: 279530255ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 307957138ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 486329121ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 545060134ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 652711308ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 819093494ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 985475680ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 1151885802ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 1318262401ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:02:38 ; elapsed = 00:13:51 . Memory (MB): peak = 9475.070 ; gain = 0.000 ; free physical = 11939 ; free virtual = 22410
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:02:41 ; elapsed = 00:13:53 . Memory (MB): peak = 9475.070 ; gain = 0.000 ; free physical = 11939 ; free virtual = 22410
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:02:52 ; elapsed = 00:14:01 . Memory (MB): peak = 9475.070 ; gain = 0.000 ; free physical = 11939 ; free virtual = 22410
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 122652 KB (Peak: 171464 KB), Simulation CPU Usage: 826420 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ppu_dk'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu_dk' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ppu_dk_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_dk
WARNING: [VRFC 10-3248] data object 'X' is already declared [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:51]
WARNING: [VRFC 10-9364] second declaration of 'X' is ignored [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:51]
WARNING: [VRFC 10-3248] data object 'nesX' is already declared [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:55]
WARNING: [VRFC 10-9364] second declaration of 'nesX' is ignored [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:55]
WARNING: [VRFC 10-3248] data object 'nesY' is already declared [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:56]
WARNING: [VRFC 10-9364] second declaration of 'nesY' is ignored [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:56]
WARNING: [VRFC 10-3248] data object 'sync' is already declared [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:59]
WARNING: [VRFC 10-9364] second declaration of 'sync' is ignored [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:59]
WARNING: [VRFC 10-3248] data object 'log_file' is already declared [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:61]
WARNING: [VRFC 10-9364] second declaration of 'log_file' is ignored [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:61]
xvhdl --incr --relax -prj ppu_dk_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_dk_behav xil_defaultlib.ppu_dk xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_dk_behav xil_defaultlib.ppu_dk xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:100]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_in_ppu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:117]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
WARNING: [VRFC 10-3027] 'X' was previously declared with a different range [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:25]
WARNING: [VRFC 10-3823] variable 'X' might have multiple concurrent drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:68]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:75]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:482]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.ppu_dk
Compiling module xil_defaultlib.glbl
Built simulation snapshot ppu_dk_behav
execute_script: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 9544.910 ; gain = 0.000 ; free physical = 11844 ; free virtual = 22306
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ppu_dk_behav -key {Behavioral:sim_1:Functional:ppu_dk} -tclbatch {ppu_dk.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
WARNING: Simulation object /cpu_nestest/nes_inst/Clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/master_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_clk_en was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_data was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/write_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesX was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesY was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_count was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuctrl was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppumask was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppustatus was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuscroll was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdma was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/t was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/x was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/w was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_mux was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_render was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/mem_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/chr_rom_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_wea was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_ena was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/addra was not found in the design.
source ppu_dk.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module ppu_dk.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_dk.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_dk.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ppu_dk.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v at line 2341 is not valid.
WARNING: File descriptor (-1) passed to $fwrite in file /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd at line 635 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_dk.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_dk.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 9544.910 ; gain = 0.000 ; free physical = 12533 ; free virtual = 22875
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 9544.910 ; gain = 0.000 ; free physical = 12531 ; free virtual = 22874
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 9544.910 ; gain = 0.000 ; free physical = 12529 ; free virtual = 22872
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 122656 KB (Peak: 171468 KB), Simulation CPU Usage: 21190 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ppu_dk'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu_dk' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj ppu_dk_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_dk
WARNING: [VRFC 10-3248] data object 'X' is already declared [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:49]
WARNING: [VRFC 10-9364] second declaration of 'X' is ignored [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:49]
WARNING: [VRFC 10-3248] data object 'nesX' is already declared [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:53]
WARNING: [VRFC 10-9364] second declaration of 'nesX' is ignored [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:53]
WARNING: [VRFC 10-3248] data object 'nesY' is already declared [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:54]
WARNING: [VRFC 10-9364] second declaration of 'nesY' is ignored [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:54]
xvhdl --incr --relax -prj ppu_dk_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_dk_behav xil_defaultlib.ppu_dk xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ppu_dk_behav xil_defaultlib.ppu_dk xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:100]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_in_ppu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:117]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
WARNING: [VRFC 10-3027] 'X' was previously declared with a different range [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:25]
WARNING: [VRFC 10-3823] variable 'X' might have multiple concurrent drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sim_1/new/ppu_tb.sv:65]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:75]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:482]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.ppu_dk
Compiling module xil_defaultlib.glbl
Built simulation snapshot ppu_dk_behav
execute_script: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 9578.922 ; gain = 0.000 ; free physical = 12324 ; free virtual = 22694
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ppu_dk_behav -key {Behavioral:sim_1:Functional:ppu_dk} -tclbatch {ppu_dk.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
WARNING: Simulation object /cpu_nestest/nes_inst/Clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/master_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_clk was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_clk_en was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_addr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_data was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/write_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/data_in_ppu was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesX was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/nesY was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/cpu_count was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuctrl was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppumask was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppustatus was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuscroll was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppuaddr was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/oamdma was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/cpu_inst/nmi_n was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/t was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/x was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/w was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_mux was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/v_render was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_name_table_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_lo_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_pt_hi_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_at_reg was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_lo was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_shift_reg_hi was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/mem_read was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/chr_rom_inst/data_out was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/next_ppudata_write was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_wea was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/vram_ena was not found in the design.
WARNING: Simulation object /cpu_nestest/nes_inst/ppu_inst/addra was not found in the design.
source ppu_dk.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module ppu_dk.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_dk.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ppu_dk.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module ppu_dk.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v at line 2341 is not valid.
WARNING: File descriptor (-1) passed to $fwrite in file /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd at line 635 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_dk.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance ppu_dk.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
WARNING: 279530255ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 307957138ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 486329121ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 545060134ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 652711308ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 819093494ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 985475680ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 1151885802ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 1318262401ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 1484633413ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 1651037947ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 1817414546ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 1983802320ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 2150190093ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 2316566692ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 2482954465ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 2649336652ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 2815741186ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 2982106611ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 3148522320ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 3314898919ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 3481275518ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 3647663291ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 3814051065ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 3980427664ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 4146815437ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:03:03 ; elapsed = 00:42:06 . Memory (MB): peak = 9578.922 ; gain = 0.000 ; free physical = 9958 ; free virtual = 20733
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:03:06 ; elapsed = 00:42:09 . Memory (MB): peak = 9578.922 ; gain = 0.000 ; free physical = 9958 ; free virtual = 20733
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:03:17 ; elapsed = 00:42:16 . Memory (MB): peak = 9578.922 ; gain = 0.000 ; free physical = 9958 ; free virtual = 20733
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top cpu_nestest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_nestest'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_nestest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_nestest_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_nestest
xvhdl --incr --relax -prj cpu_nestest_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:100]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_in_ppu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:117]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
WARNING: [VRFC 10-3823] variable 'A' might have multiple concurrent drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv:104]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:75]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:482]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.cpu_nestest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_nestest_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9606.922 ; gain = 0.000 ; free physical = 9891 ; free virtual = 20673
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_nestest_behav -key {Behavioral:sim_1:Functional:cpu_nestest} -tclbatch {cpu_nestest.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
source cpu_nestest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module cpu_nestest.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd at line 635 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
WARNING: 279530255ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 307957138ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 486329121ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 545060134ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 652711308ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 819093494ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 985475680ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 1151885802ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:02:32 ; elapsed = 00:12:02 . Memory (MB): peak = 9606.922 ; gain = 0.000 ; free physical = 9469 ; free virtual = 20780
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:02:33 ; elapsed = 00:12:04 . Memory (MB): peak = 9606.922 ; gain = 0.000 ; free physical = 9469 ; free virtual = 20780
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:02:44 ; elapsed = 00:12:12 . Memory (MB): peak = 9606.922 ; gain = 0.000 ; free physical = 9469 ; free virtual = 20780
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top nes [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
move_files -fileset sim_1 [get_files  /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv]
set_property top cpu_nestest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_wave_config {nes_behav.wcfg}
nes_behav.wcfg
add_wave {{/cpu_nestest/nes_inst/ppu_inst/vram_read}} 
save_wave_config {/home/drew/uiuc/ece385/nes/nes_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 123012 KB (Peak: 171464 KB), Simulation CPU Usage: 716630 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_nestest'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_nestest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_nestest_vlog.prj
xvhdl --incr --relax -prj cpu_nestest_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:100]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_in_ppu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:117]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
WARNING: [VRFC 10-3823] variable 'A' might have multiple concurrent drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv:104]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:75]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:482]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_nestest_behav -key {Behavioral:sim_1:Functional:cpu_nestest} -tclbatch {cpu_nestest.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
source cpu_nestest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module cpu_nestest.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd at line 635 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:01 . Memory (MB): peak = 9662.945 ; gain = 0.000 ; free physical = 9848 ; free virtual = 20781
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:01:03 . Memory (MB): peak = 9662.945 ; gain = 0.000 ; free physical = 9848 ; free virtual = 20781
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:07 . Memory (MB): peak = 9662.945 ; gain = 0.000 ; free physical = 9847 ; free virtual = 20780
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {nes_behav.wcfg}
nes_behav.wcfg
add_wave {{/cpu_nestest/nes_inst/ppu_inst/data_in_ppu}} 
save_wave_config {/home/drew/uiuc/ece385/nes/nes_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 123012 KB (Peak: 171464 KB), Simulation CPU Usage: 60790 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_nestest'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_nestest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_nestest_vlog.prj
xvhdl --incr --relax -prj cpu_nestest_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_out' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:100]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data_in_ppu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:117]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
WARNING: [VRFC 10-3823] variable 'A' might have multiple concurrent drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv:104]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:75]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:482]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_nestest_behav -key {Behavioral:sim_1:Functional:cpu_nestest} -tclbatch {cpu_nestest.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
source cpu_nestest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module cpu_nestest.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd at line 635 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 9662.945 ; gain = 0.000 ; free physical = 9873 ; free virtual = 20796
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 9662.945 ; gain = 0.000 ; free physical = 9873 ; free virtual = 20796
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 9662.945 ; gain = 0.000 ; free physical = 9873 ; free virtual = 20796
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_nestest'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_nestest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_nestest_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_nestest
xvhdl --incr --relax -prj cpu_nestest_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
WARNING: [VRFC 10-3823] variable 'A' might have multiple concurrent drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv:104]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:482]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.cpu_nestest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_nestest_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9682.949 ; gain = 0.000 ; free physical = 10079 ; free virtual = 20955
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_nestest_behav -key {Behavioral:sim_1:Functional:cpu_nestest} -tclbatch {cpu_nestest.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
source cpu_nestest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module cpu_nestest.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd at line 635 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
WARNING: 279530255ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 307957138ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:32 ; elapsed = 00:04:38 . Memory (MB): peak = 9682.949 ; gain = 0.000 ; free physical = 9737 ; free virtual = 20812
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:34 ; elapsed = 00:04:40 . Memory (MB): peak = 9682.949 ; gain = 0.000 ; free physical = 9737 ; free virtual = 20812
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:45 ; elapsed = 00:04:48 . Memory (MB): peak = 9682.949 ; gain = 0.000 ; free physical = 9737 ; free virtual = 20812
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 123012 KB (Peak: 171464 KB), Simulation CPU Usage: 275670 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_nestest'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_nestest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_nestest_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_nestest
xvhdl --incr --relax -prj cpu_nestest_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
WARNING: [VRFC 10-3823] variable 'A' might have multiple concurrent drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv:104]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'clkb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:482]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.cpu_nestest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_nestest_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 9682.949 ; gain = 0.000 ; free physical = 9705 ; free virtual = 20694
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_nestest_behav -key {Behavioral:sim_1:Functional:cpu_nestest} -tclbatch {cpu_nestest.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
source cpu_nestest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module cpu_nestest.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd at line 635 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
WARNING: 279530255ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 307957138ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 486329121ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 545060134ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 652711308ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:44 ; elapsed = 00:07:35 . Memory (MB): peak = 9682.949 ; gain = 0.000 ; free physical = 9542 ; free virtual = 20772
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:45 ; elapsed = 00:07:37 . Memory (MB): peak = 9682.949 ; gain = 0.000 ; free physical = 9542 ; free virtual = 20772
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:57 ; elapsed = 00:07:45 . Memory (MB): peak = 9682.949 ; gain = 0.000 ; free physical = 9542 ; free virtual = 20772
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
[Tue Apr 22 11:53:29 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 11:53:29 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
[Tue Apr 22 11:59:21 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 11:59:21 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
[Tue Apr 22 12:04:04 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 12:04:04 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
[Tue Apr 22 12:09:30 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 12:09:30 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
[Tue Apr 22 12:10:06 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 12:10:06 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
[Tue Apr 22 12:12:54 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 12:12:54 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
[Tue Apr 22 12:19:06 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 12:19:06 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/drew/uiuc/ece385/nes/code/gen_nes/chr_rom.coe' provided. It will be converted relative to IP Instance files '../../../../code/gen_nes/chr_rom.coe'
set_property CONFIG.Coe_File {/home/drew/uiuc/ece385/nes/code/gen_nes/chr_rom.coe} [get_ips chr_rom]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/drew/uiuc/ece385/nes/code/gen_nes/chr_rom.coe' provided. It will be converted relative to IP Instance files '../../../../code/gen_nes/chr_rom.coe'
generate_target all [get_files  /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'chr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'chr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'chr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'chr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'chr_rom'...
catch { config_ip_cache -export [get_ips -all chr_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: chr_rom
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5c5a6745933328da to dir: /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/drew/uiuc/ece385/nes/nes.cache/ip/2022.2/5/c/5c5a6745933328da/chr_rom.dcp to /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/chr_rom.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/chr_rom.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/drew/uiuc/ece385/nes/nes.cache/ip/2022.2/5/c/5c5a6745933328da/chr_rom_stub.v to /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/chr_rom_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/chr_rom_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/drew/uiuc/ece385/nes/nes.cache/ip/2022.2/5/c/5c5a6745933328da/chr_rom_stub.vhdl to /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/chr_rom_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/chr_rom_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/drew/uiuc/ece385/nes/nes.cache/ip/2022.2/5/c/5c5a6745933328da/chr_rom_sim_netlist.v to /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/chr_rom_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/chr_rom_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/drew/uiuc/ece385/nes/nes.cache/ip/2022.2/5/c/5c5a6745933328da/chr_rom_sim_netlist.vhdl to /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/chr_rom_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/chr_rom_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP chr_rom, cache-ID = 5c5a6745933328da; cache size = 14.418 MB.
catch { [ delete_ip_run [get_ips -all chr_rom] ] }
INFO: [Project 1-386] Moving file '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci' from fileset 'chr_rom' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci'
export_simulation -of_objects [get_files /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci] -directory /home/drew/uiuc/ece385/nes/nes.ip_user_files/sim_scripts -ip_user_files_dir /home/drew/uiuc/ece385/nes/nes.ip_user_files -ipstatic_source_dir /home/drew/uiuc/ece385/nes/nes.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/modelsim} {questa=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/questa} {xcelium=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/xcelium} {vcs=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/vcs} {riviera=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/drew/uiuc/ece385/nes/code/gen_nes/prg_rom.coe' provided. It will be converted relative to IP Instance files '../../../../code/gen_nes/prg_rom.coe'
set_property CONFIG.Coe_File {/home/drew/uiuc/ece385/nes/code/gen_nes/prg_rom.coe} [get_ips pgr_rom]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/drew/uiuc/ece385/nes/code/gen_nes/prg_rom.coe' provided. It will be converted relative to IP Instance files '../../../../code/gen_nes/prg_rom.coe'
generate_target all [get_files  /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pgr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pgr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pgr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pgr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pgr_rom'...
catch { config_ip_cache -export [get_ips -all pgr_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pgr_rom
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 664ec70b4769d5a9 to dir: /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/drew/uiuc/ece385/nes/nes.cache/ip/2022.2/6/6/664ec70b4769d5a9/pgr_rom.dcp to /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/pgr_rom.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/pgr_rom.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/drew/uiuc/ece385/nes/nes.cache/ip/2022.2/6/6/664ec70b4769d5a9/pgr_rom_stub.v to /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/pgr_rom_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/pgr_rom_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/drew/uiuc/ece385/nes/nes.cache/ip/2022.2/6/6/664ec70b4769d5a9/pgr_rom_stub.vhdl to /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/pgr_rom_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/pgr_rom_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/drew/uiuc/ece385/nes/nes.cache/ip/2022.2/6/6/664ec70b4769d5a9/pgr_rom_sim_netlist.v to /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/pgr_rom_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/pgr_rom_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/drew/uiuc/ece385/nes/nes.cache/ip/2022.2/6/6/664ec70b4769d5a9/pgr_rom_sim_netlist.vhdl to /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/pgr_rom_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/pgr_rom_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pgr_rom, cache-ID = 664ec70b4769d5a9; cache size = 14.418 MB.
catch { [ delete_ip_run [get_ips -all pgr_rom] ] }
INFO: [Project 1-386] Moving file '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci' from fileset 'pgr_rom' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci'
export_simulation -of_objects [get_files /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci] -directory /home/drew/uiuc/ece385/nes/nes.ip_user_files/sim_scripts -ip_user_files_dir /home/drew/uiuc/ece385/nes/nes.ip_user_files -ipstatic_source_dir /home/drew/uiuc/ece385/nes/nes.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/modelsim} {questa=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/questa} {xcelium=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/xcelium} {vcs=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/vcs} {riviera=/home/drew/uiuc/ece385/nes/nes.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci' is already up-to-date
[Tue Apr 22 12:35:06 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 12:35:06 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci' is already up-to-date
[Tue Apr 22 13:22:41 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 13:22:41 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci' is already up-to-date
[Tue Apr 22 13:23:45 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 13:23:45 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10277.348 ; gain = 0.000 ; free physical = 7455 ; free virtual = 18635
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Common 17-344] 'open_run' was cancelled
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: nes
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 10643.113 ; gain = 362.797 ; free physical = 7035 ; free virtual = 18213
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nes' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:23]
INFO: [Synth 8-638] synthesizing module 'T65' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd:166]
INFO: [Synth 8-638] synthesizing module 'T65_MCode' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:95]
INFO: [Synth 8-226] default block is never used [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:235]
WARNING: [Synth 8-614] signal 'BCD_en' is read in the process but is not in the sensitivity list [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'T65_MCode' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:95]
INFO: [Synth 8-638] synthesizing module 'T65_ALU' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_ALU.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'T65_ALU' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_ALU.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'T65' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd:166]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:74]
INFO: [Synth 8-6157] synthesizing module 'cpu_ram' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/cpu_ram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_ram' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/cpu_ram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:23]
WARNING: [Synth 8-7071] port 'clk_100Mhz' of module 'cpu' is unconnected for instance 'cpu_inst' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
WARNING: [Synth 8-7023] instance 'cpu_inst' of module 'cpu' has 11 connections declared, but only 10 given [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
INFO: [Synth 8-6157] synthesizing module 'pgr_rom_mod' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pgr_rom' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/pgr_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pgr_rom' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/pgr_rom_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (15) of module 'pgr_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'pgr_rom_mod' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'chr_rom_mod' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:23]
INFO: [Synth 8-6157] synthesizing module 'chr_rom' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/chr_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'chr_rom' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/chr_rom_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (13) of module 'chr_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'chr_rom_mod' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ppu_v2' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:20]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:193]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:378]
INFO: [Synth 8-6157] synthesizing module 'vram' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/vram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vram' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/vram_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (11) of module 'vram' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:483]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (11) of module 'vram' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:490]
WARNING: [Synth 8-7071] port 'dinb' of module 'vram' is unconnected for instance 'vram_inst' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:482]
WARNING: [Synth 8-7023] instance 'vram_inst' of module 'vram' has 12 connections declared, but only 11 given [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:482]
INFO: [Synth 8-6157] synthesizing module 'ppu_to_hdmi' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:28]
INFO: [Synth 8-6157] synthesizing module 'vga_clk_wiz' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/vga_clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vga_clk_wiz' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/vga_clk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'palette_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/palletes.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'palette_rom' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/palletes.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'addr' does not match port width (6) of module 'palette_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:95]
INFO: [Synth 8-6157] synthesizing module 'frame_buffr' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/frame_buffr_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffr' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/frame_buffr_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ppu_to_hdmi' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'ppu_v2' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'nes' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:23]
WARNING: [Synth 8-6014] Unused sequential element oamaddr_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:330]
WARNING: [Synth 8-6014] Unused sequential element ppuscroll_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:331]
WARNING: [Synth 8-6014] Unused sequential element ppuaddr_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:332]
WARNING: [Synth 8-6014] Unused sequential element oamdma_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:334]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:339]
WARNING: [Synth 8-6014] Unused sequential element name_table_reg_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:412]
WARNING: [Synth 8-3848] Net oamdata in module/entity ppu_v2 does not have driver. [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:91]
WARNING: [Synth 8-7129] Port data_in_ppu[7] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[6] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[5] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[4] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[3] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[2] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[1] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[0] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mode[1] in module T65_ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mode[0] in module T65_ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port P[5] in module T65_MCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port P[4] in module T65_MCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port P[3] in module T65_MCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port P[2] in module T65_MCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port Abort_n in module T65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_100Mhz in module cpu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10725.113 ; gain = 444.797 ; free physical = 6932 ; free virtual = 18119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 10725.113 ; gain = 444.797 ; free physical = 6931 ; free virtual = 18118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 10725.113 ; gain = 444.797 ; free physical = 6931 ; free virtual = 18118
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clock_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_inst/clk_wiz_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/cpu_ram/cpu_ram.dcp' for cell 'cpu_inst/iram_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/pgr_rom.dcp' for cell 'pgr_rom_inst/pgr_rom_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/chr_rom.dcp' for cell 'chr_rom_inst/chr_rom_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vram/vram.dcp' for cell 'ppu_inst/vram_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz.dcp' for cell 'ppu_inst/ppu_hdmi_inst/clk_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/frame_buffr_1/frame_buffr.dcp' for cell 'ppu_inst/ppu_hdmi_inst/buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0.dcp' for cell 'ppu_inst/ppu_hdmi_inst/vga_to_hdmi'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10725.113 ; gain = 0.000 ; free physical = 6930 ; free virtual = 18117
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_board.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_board.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clock_buf/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clock_buf/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clock_buf/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clock_buf/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.srcs/constrs_1/new/nes.xdc]
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.srcs/constrs_1/new/nes.xdc]
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_late.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_late.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10860.969 ; gain = 0.000 ; free physical = 6870 ; free virtual = 18058
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 11039.195 ; gain = 758.879 ; free physical = 6697 ; free virtual = 17885
63 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 11039.195 ; gain = 758.879 ; free physical = 6697 ; free virtual = 17885
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11039.195 ; gain = 0.000 ; free physical = 6964 ; free virtual = 18158
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 11161.000 ; gain = 0.000 ; free physical = 6495 ; free virtual = 17689
Restored from archive | CPU: 0.130000 secs | Memory: 2.627144 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 11161.000 ; gain = 0.000 ; free physical = 6495 ; free virtual = 17689
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11161.000 ; gain = 0.000 ; free physical = 6495 ; free virtual = 17689
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 11378.723 ; gain = 339.527 ; free physical = 6285 ; free virtual = 17478
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: nes
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11612.848 ; gain = 0.000 ; free physical = 5520 ; free virtual = 16824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nes' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:23]
INFO: [Synth 8-638] synthesizing module 'T65' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd:166]
INFO: [Synth 8-638] synthesizing module 'T65_MCode' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:95]
INFO: [Synth 8-226] default block is never used [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:235]
WARNING: [Synth 8-614] signal 'BCD_en' is read in the process but is not in the sensitivity list [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'T65_MCode' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:95]
INFO: [Synth 8-638] synthesizing module 'T65_ALU' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_ALU.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'T65_ALU' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_ALU.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'T65' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd:166]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:74]
INFO: [Synth 8-6157] synthesizing module 'cpu_ram' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/cpu_ram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_ram' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/cpu_ram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:23]
WARNING: [Synth 8-7071] port 'clk_100Mhz' of module 'cpu' is unconnected for instance 'cpu_inst' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
WARNING: [Synth 8-7023] instance 'cpu_inst' of module 'cpu' has 11 connections declared, but only 10 given [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
INFO: [Synth 8-6157] synthesizing module 'pgr_rom_mod' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pgr_rom' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/pgr_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pgr_rom' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/pgr_rom_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (15) of module 'pgr_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'pgr_rom_mod' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'chr_rom_mod' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:23]
INFO: [Synth 8-6157] synthesizing module 'chr_rom' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/chr_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'chr_rom' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/chr_rom_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (13) of module 'chr_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'chr_rom_mod' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:23]
ERROR: [Synth 8-439] module 'ppu_v2' not found [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:105]
ERROR: [Synth 8-6156] failed synthesizing module 'nes' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11612.848 ; gain = 0.000 ; free physical = 5427 ; free virtual = 16730
---------------------------------------------------------------------------------
RTL Elaboration failed
27 Infos, 6 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
close_sim
INFO: xsimkernel Simulation Memory Usage: 123012 KB (Peak: 171464 KB), Simulation CPU Usage: 451600 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_nestest'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_nestest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_nestest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/frame_buffr_1/sim/frame_buffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vram/sim/vram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/sim/chr_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/sim/pgr_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/cpu_ram/sim/cpu_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/palletes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module palette_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_to_hdmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_nestest
xvhdl --incr --relax -prj cpu_nestest_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:488]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addrb' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:495]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addr' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:95]
WARNING: [VRFC 10-3823] variable 'A' might have multiple concurrent drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv:104]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
ERROR: [VRFC 10-3818] variable 'next_v' is driven by invalid combination of procedural drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:116]
WARNING: [VRFC 10-2921] 'next_v' driven by this always_comb block should not be driven by any other process [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:140]
WARNING: [VRFC 10-5021] port 'dinb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:487]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: nes
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11722.688 ; gain = 0.000 ; free physical = 5600 ; free virtual = 16732
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nes' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:23]
INFO: [Synth 8-638] synthesizing module 'T65' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd:166]
INFO: [Synth 8-638] synthesizing module 'T65_MCode' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:95]
INFO: [Synth 8-226] default block is never used [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:235]
WARNING: [Synth 8-614] signal 'BCD_en' is read in the process but is not in the sensitivity list [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'T65_MCode' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:95]
INFO: [Synth 8-638] synthesizing module 'T65_ALU' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_ALU.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'T65_ALU' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_ALU.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'T65' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd:166]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:74]
INFO: [Synth 8-6157] synthesizing module 'cpu_ram' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/cpu_ram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_ram' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/cpu_ram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:23]
WARNING: [Synth 8-7071] port 'clk_100Mhz' of module 'cpu' is unconnected for instance 'cpu_inst' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
WARNING: [Synth 8-7023] instance 'cpu_inst' of module 'cpu' has 11 connections declared, but only 10 given [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
INFO: [Synth 8-6157] synthesizing module 'pgr_rom_mod' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pgr_rom' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/pgr_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pgr_rom' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/pgr_rom_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (15) of module 'pgr_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'pgr_rom_mod' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'chr_rom_mod' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:23]
INFO: [Synth 8-6157] synthesizing module 'chr_rom' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/chr_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'chr_rom' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/chr_rom_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (13) of module 'chr_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'chr_rom_mod' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ppu_v2' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:20]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:193]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:377]
INFO: [Synth 8-6157] synthesizing module 'vram' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/vram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vram' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/vram_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (11) of module 'vram' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:488]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (11) of module 'vram' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:495]
WARNING: [Synth 8-7071] port 'dinb' of module 'vram' is unconnected for instance 'vram_inst' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:487]
WARNING: [Synth 8-7023] instance 'vram_inst' of module 'vram' has 12 connections declared, but only 11 given [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:487]
INFO: [Synth 8-6157] synthesizing module 'ppu_to_hdmi' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:28]
INFO: [Synth 8-6157] synthesizing module 'vga_clk_wiz' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/vga_clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vga_clk_wiz' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/vga_clk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'palette_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/palletes.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'palette_rom' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/palletes.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'addr' does not match port width (6) of module 'palette_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:95]
INFO: [Synth 8-6157] synthesizing module 'frame_buffr' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/frame_buffr_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffr' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/frame_buffr_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ppu_to_hdmi' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'ppu_v2' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'nes' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:23]
WARNING: [Synth 8-6014] Unused sequential element oamaddr_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:329]
WARNING: [Synth 8-6014] Unused sequential element ppuscroll_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:330]
WARNING: [Synth 8-6014] Unused sequential element ppuaddr_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:331]
WARNING: [Synth 8-6014] Unused sequential element oamdma_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:333]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:338]
WARNING: [Synth 8-6014] Unused sequential element name_table_reg_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:417]
WARNING: [Synth 8-87] always_comb on 'next_v_reg' did not result in combinational logic [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:406]
WARNING: [Synth 8-3848] Net oamdata in module/entity ppu_v2 does not have driver. [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:91]
WARNING: [Synth 8-7129] Port data_in_ppu[7] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[6] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[5] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[4] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[3] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[2] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[1] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[0] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mode[1] in module T65_ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mode[0] in module T65_ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port P[5] in module T65_MCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port P[4] in module T65_MCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port P[3] in module T65_MCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port P[2] in module T65_MCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port Abort_n in module T65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_100Mhz in module cpu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11722.688 ; gain = 0.000 ; free physical = 5538 ; free virtual = 16681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11722.688 ; gain = 0.000 ; free physical = 5547 ; free virtual = 16690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11722.688 ; gain = 0.000 ; free physical = 5547 ; free virtual = 16689
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clock_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_inst/clk_wiz_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/cpu_ram/cpu_ram.dcp' for cell 'cpu_inst/iram_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/pgr_rom.dcp' for cell 'pgr_rom_inst/pgr_rom_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/chr_rom.dcp' for cell 'chr_rom_inst/chr_rom_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vram/vram.dcp' for cell 'ppu_inst/vram_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz.dcp' for cell 'ppu_inst/ppu_hdmi_inst/clk_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/frame_buffr_1/frame_buffr.dcp' for cell 'ppu_inst/ppu_hdmi_inst/buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0.dcp' for cell 'ppu_inst/ppu_hdmi_inst/vga_to_hdmi'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11722.688 ; gain = 0.000 ; free physical = 5531 ; free virtual = 16675
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_board.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_board.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clock_buf/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clock_buf/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clock_buf/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clock_buf/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.srcs/constrs_1/new/nes.xdc]
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.srcs/constrs_1/new/nes.xdc]
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_late.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_late.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11722.688 ; gain = 0.000 ; free physical = 5394 ; free virtual = 16538
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 11730.344 ; gain = 7.656 ; free physical = 5322 ; free virtual = 16461
63 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 11730.344 ; gain = 7.656 ; free physical = 5322 ; free virtual = 16461
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11855.410 ; gain = 0.000 ; free physical = 5279 ; free virtual = 16390
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nes' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:23]
INFO: [Synth 8-638] synthesizing module 'T65' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd:166]
INFO: [Synth 8-638] synthesizing module 'T65_MCode' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:95]
INFO: [Synth 8-226] default block is never used [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:235]
WARNING: [Synth 8-614] signal 'BCD_en' is read in the process but is not in the sensitivity list [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'T65_MCode' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_MCode.vhd:95]
INFO: [Synth 8-638] synthesizing module 'T65_ALU' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_ALU.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'T65_ALU' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65_ALU.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'T65' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd:166]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:74]
INFO: [Synth 8-6157] synthesizing module 'cpu_ram' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/cpu_ram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_ram' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/cpu_ram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:23]
WARNING: [Synth 8-7071] port 'clk_100Mhz' of module 'cpu' is unconnected for instance 'cpu_inst' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
WARNING: [Synth 8-7023] instance 'cpu_inst' of module 'cpu' has 11 connections declared, but only 10 given [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
INFO: [Synth 8-6157] synthesizing module 'pgr_rom_mod' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pgr_rom' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/pgr_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pgr_rom' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/pgr_rom_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (15) of module 'pgr_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'pgr_rom_mod' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'chr_rom_mod' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:23]
INFO: [Synth 8-6157] synthesizing module 'chr_rom' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/chr_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'chr_rom' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/chr_rom_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (13) of module 'chr_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'chr_rom_mod' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ppu_v2' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:20]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:193]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:387]
INFO: [Synth 8-6157] synthesizing module 'vram' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/vram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vram' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/vram_stub.v:5]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (11) of module 'vram' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:492]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (11) of module 'vram' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:499]
WARNING: [Synth 8-7071] port 'dinb' of module 'vram' is unconnected for instance 'vram_inst' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:491]
WARNING: [Synth 8-7023] instance 'vram_inst' of module 'vram' has 12 connections declared, but only 11 given [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:491]
INFO: [Synth 8-6157] synthesizing module 'ppu_to_hdmi' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:28]
INFO: [Synth 8-6157] synthesizing module 'vga_clk_wiz' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/vga_clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vga_clk_wiz' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/vga_clk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'palette_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/palletes.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'palette_rom' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/palletes.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'addr' does not match port width (6) of module 'palette_rom' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:95]
INFO: [Synth 8-6157] synthesizing module 'frame_buffr' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/frame_buffr_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffr' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/frame_buffr_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [/home/drew/uiuc/ece385/nes/.Xil/Vivado-4209-mayoarch/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ppu_to_hdmi' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'ppu_v2' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'nes' (0#1) [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:23]
WARNING: [Synth 8-6014] Unused sequential element oamaddr_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:339]
WARNING: [Synth 8-6014] Unused sequential element ppuscroll_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:340]
WARNING: [Synth 8-6014] Unused sequential element ppuaddr_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:341]
WARNING: [Synth 8-6014] Unused sequential element oamdma_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:343]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:348]
WARNING: [Synth 8-6014] Unused sequential element name_table_reg_reg was removed.  [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:421]
WARNING: [Synth 8-3848] Net oamdata in module/entity ppu_v2 does not have driver. [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:91]
WARNING: [Synth 8-7129] Port data_in_ppu[7] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[6] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[5] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[4] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[3] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[2] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[1] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in_ppu[0] in module ppu_v2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mode[1] in module T65_ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mode[0] in module T65_ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port P[5] in module T65_MCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port P[4] in module T65_MCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port P[3] in module T65_MCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port P[2] in module T65_MCode is either unconnected or has no load
WARNING: [Synth 8-7129] Port Abort_n in module T65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_100Mhz in module cpu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11855.410 ; gain = 0.000 ; free physical = 5261 ; free virtual = 16373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11855.410 ; gain = 0.000 ; free physical = 5261 ; free virtual = 16373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11855.410 ; gain = 0.000 ; free physical = 5261 ; free virtual = 16373
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clock_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_inst/clk_wiz_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/cpu_ram/cpu_ram.dcp' for cell 'cpu_inst/iram_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/pgr_rom.dcp' for cell 'pgr_rom_inst/pgr_rom_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/chr_rom.dcp' for cell 'chr_rom_inst/chr_rom_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vram/vram.dcp' for cell 'ppu_inst/vram_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz.dcp' for cell 'ppu_inst/ppu_hdmi_inst/clk_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/frame_buffr_1/frame_buffr.dcp' for cell 'ppu_inst/ppu_hdmi_inst/buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0.dcp' for cell 'ppu_inst/ppu_hdmi_inst/vga_to_hdmi'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11856.039 ; gain = 0.000 ; free physical = 5371 ; free virtual = 16483
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_board.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_board.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clock_buf/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clock_buf/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clock_buf/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clock_buf/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.srcs/constrs_1/new/nes.xdc]
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.srcs/constrs_1/new/nes.xdc]
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_late.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vga_clk_wiz/vga_clk_wiz_late.xdc] for cell 'ppu_inst/ppu_hdmi_inst/clk_inst/inst'
Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Finished Parsing XDC File [/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_inst/clk_wiz_inst/inst'
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 11890.051 ; gain = 34.641 ; free physical = 5315 ; free virtual = 16426
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci' is already up-to-date
[Tue Apr 22 13:43:28 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 13:43:28 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci' is already up-to-date
[Tue Apr 22 13:49:33 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 13:49:33 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci' is already up-to-date
[Tue Apr 22 13:58:47 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 13:58:47 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_nestest'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_nestest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_nestest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/vram/sim/vram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/chr_rom_1/sim/chr_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/pgr_rom/sim/pgr_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/cpu_ram/sim/cpu_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/drew/uiuc/ece385/nes/nes.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_nestest
xvhdl --incr --relax -prj cpu_nestest_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:492]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addrb' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:499]
WARNING: [VRFC 10-3823] variable 'A' might have multiple concurrent drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv:104]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'dinb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:491]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.cpu_nestest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_nestest_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 12152.184 ; gain = 0.000 ; free physical = 5024 ; free virtual = 16514
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_nestest_behav -key {Behavioral:sim_1:Functional:cpu_nestest} -tclbatch {cpu_nestest.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
source cpu_nestest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module cpu_nestest.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd at line 635 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
WARNING: 319583777ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
blk_mem_gen_v8_4_5 collision detected at time: 334733514574, Instance: cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 2a, B  read address: 2a
blk_mem_gen_v8_4_5 collision detected at time: 334735376923, Instance: cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 2a, B  read address: 2a
blk_mem_gen_v8_4_5 collision detected at time: 334737239271, Instance: cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 2a, B  read address: 2a
blk_mem_gen_v8_4_5 collision detected at time: 485728980161, Instance: cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 3e0, B  read address: 3e0
blk_mem_gen_v8_4_5 collision detected at time: 485730842510, Instance: cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 3e0, B  read address: 3e0
blk_mem_gen_v8_4_5 collision detected at time: 485732704858, Instance: cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 3e0, B  read address: 3e0
WARNING: 652605154ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
WARNING: 818992927ns : none of the conditions were true for unique case from File:/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:215
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:46 ; elapsed = 00:09:00 . Memory (MB): peak = 12152.184 ; gain = 0.000 ; free physical = 5672 ; free virtual = 17346
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:47 ; elapsed = 00:09:02 . Memory (MB): peak = 12152.184 ; gain = 0.000 ; free physical = 5672 ; free virtual = 17345
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:59 ; elapsed = 00:09:10 . Memory (MB): peak = 12152.184 ; gain = 0.000 ; free physical = 5672 ; free virtual = 17345
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 123012 KB (Peak: 171464 KB), Simulation CPU Usage: 536100 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_nestest'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_nestest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_nestest_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_nestest
xvhdl --incr --relax -prj cpu_nestest_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:492]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addrb' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:499]
WARNING: [VRFC 10-3823] variable 'A' might have multiple concurrent drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv:104]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'dinb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:491]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.cpu_nestest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_nestest_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 12152.184 ; gain = 0.000 ; free physical = 6479 ; free virtual = 17848
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_nestest_behav -key {Behavioral:sim_1:Functional:cpu_nestest} -tclbatch {cpu_nestest.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
source cpu_nestest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module cpu_nestest.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd at line 635 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 12152.184 ; gain = 0.000 ; free physical = 6605 ; free virtual = 17894
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 12152.184 ; gain = 0.000 ; free physical = 6605 ; free virtual = 17894
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci' is already up-to-date
[Tue Apr 22 14:15:24 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 14:15:24 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/drew/uiuc/ece385/nes/nes.srcs/utils_1/imports/synth_1/cpu_2A03.dcp with file /home/drew/uiuc/ece385/nes/nes.runs/synth_1/nes.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/vga_clk_wiz/vga_clk_wiz.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/chr_rom_1/chr_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/ip/pgr_rom/pgr_rom.xci' is already up-to-date
[Tue Apr 22 14:17:13 2025] Launched synth_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/synth_1/runme.log
[Tue Apr 22 14:17:13 2025] Launched impl_1...
Run output will be captured here: /home/drew/uiuc/ece385/nes/nes.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_nestest'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_nestest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_nestest_vlog.prj
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/palletes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module palette_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_to_hdmi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_nestest
xvhdl --incr --relax -prj cpu_nestest_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [Common 17-344] 'execute_script' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_nestest'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_nestest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/frame_buffr.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/colors.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/pgr_rom.mif'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/nestest.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/microcode.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/01.basics.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/prg_rom_dk.coe'
INFO: [SIM-utils-43] Exported '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim/chr_rom_dk.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj cpu_nestest_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pgr_rom_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppu_v2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_nestest
xvhdl --incr --relax -prj cpu_nestest_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:30]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:492]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addrb' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:499]
WARNING: [VRFC 10-3823] variable 'A' might have multiple concurrent drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv:104]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'dinb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:491]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.cpu_nestest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_nestest_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 12229.031 ; gain = 0.000 ; free physical = 5020 ; free virtual = 16299
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/drew/uiuc/ece385/nes/nes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_nestest_behav -key {Behavioral:sim_1:Functional:cpu_nestest} -tclbatch {cpu_nestest.tcl} -view {/home/drew/uiuc/ece385/nes/nes_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/drew/uiuc/ece385/nes/nes_behav.wcfg
source cpu_nestest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Block Memory Generator module cpu_nestest.nes_inst.cpu_inst.iram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.pgr_rom_inst.pgr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_nestest.nes_inst.chr_rom_inst.chr_rom_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_nestest.nes_inst.ppu_inst.vram_inst.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File descriptor (-1) passed to $fwrite in file /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/T_65_src/T65.vhd at line 635 is not valid.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clock_buf.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance cpu_nestest.nes_inst.clk_inst.clk_wiz_inst.inst.mmcm_adv_inst 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:14 ; elapsed = 00:01:58 . Memory (MB): peak = 12229.031 ; gain = 0.000 ; free physical = 6733 ; free virtual = 18105
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:02:00 . Memory (MB): peak = 12229.031 ; gain = 0.000 ; free physical = 6733 ; free virtual = 18105
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:02:09 . Memory (MB): peak = 12229.031 ; gain = 0.000 ; free physical = 6732 ; free virtual = 18106
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/drew/uiuc/ece385/nes/nes.runs/impl_1/nes.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property is_enabled false [get_files  /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu.sv]
set_property is_enabled false [get_files  /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/srcs/sync.sv]
set_property is_enabled false [get_files  /home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller_720p.sv]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: xsimkernel Simulation Memory Usage: 123012 KB (Peak: 171464 KB), Simulation CPU Usage: 117240 ms
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_10
close_sim
INFO: xsimkernel Simulation Memory Usage: 122656 KB (Peak: 171468 KB), Simulation CPU Usage: 2508260 ms
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 16:29:41 2025...
