#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002d177591800 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_000002d177591990 .param/l "AWIDTH" 0 2 7, +C4<00000000000000000000000000000101>;
P_000002d1775919c8 .param/l "AWIDTH_INSTR" 0 2 5, +C4<00000000000000000000000000100000>;
P_000002d177591a00 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000100100>;
P_000002d177591a38 .param/l "DWIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_000002d177591a70 .param/l "FUNCT_WIDTH" 0 2 8, +C4<00000000000000000000000000000011>;
P_000002d177591aa8 .param/l "IWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_000002d177591ae0 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v000002d177722000_0 .var "c_clk", 0 0;
v000002d177720c00_0 .var "c_rst", 0 0;
v000002d177720340_0 .var "ds_data_in_rd", 31 0;
v000002d177720ca0_0 .net "ds_data_out_rs1", 31 0, v000002d17771de00_0;  1 drivers
v000002d1777208e0_0 .net "ds_data_out_rs2", 31 0, v000002d17771d360_0;  1 drivers
v000002d177721ec0_0 .net "ds_o_addr_rd_p", 4 0, v000002d17763d3b0_0;  1 drivers
v000002d177720160_0 .net "ds_o_addr_rs1_p", 4 0, v000002d17763c870_0;  1 drivers
v000002d177721380_0 .net "ds_o_addr_rs2_p", 4 0, v000002d17763d770_0;  1 drivers
v000002d177720de0_0 .net "ds_o_alu", 13 0, v000002d17763c910_0;  1 drivers
v000002d177720200_0 .net "ds_o_funct3", 2 0, v000002d17763d130_0;  1 drivers
v000002d177720f20_0 .net "ds_o_imm", 31 0, v000002d17763ceb0_0;  1 drivers
v000002d1777216a0_0 .net "ds_o_opcode", 10 0, v000002d17763c7d0_0;  1 drivers
v000002d177721420_0 .var "ds_we", 0 0;
v000002d177721880_0 .var "fi_i_ce", 0 0;
v000002d1777214c0_0 .var "fi_i_flush", 0 0;
v000002d177721100_0 .var "fi_i_stall", 0 0;
v000002d177720fc0_0 .net "fi_o_instr_fetch", 31 0, v000002d17771cbe0_0;  1 drivers
v000002d1777203e0_0 .var/i "i", 31 0;
S_000002d1775eda10 .scope module, "cn" "connect" 2 32, 3 6 0, S_000002d177591800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c_clk";
    .port_info 1 /INPUT 1 "c_rst";
    .port_info 2 /INPUT 1 "fi_i_stall";
    .port_info 3 /INPUT 1 "fi_i_flush";
    .port_info 4 /INPUT 1 "fi_i_ce";
    .port_info 5 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 6 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 7 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 8 /INPUT 32 "ds_data_in_rd";
    .port_info 9 /OUTPUT 11 "ds_o_opcode";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 32 "ds_o_imm";
    .port_info 12 /OUTPUT 3 "ds_o_funct3";
    .port_info 13 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 14 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 15 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 16 /INPUT 1 "ds_we";
P_000002d1775edba0 .param/l "AWIDTH" 0 3 11, +C4<00000000000000000000000000000101>;
P_000002d1775edbd8 .param/l "AWIDTH_INSTR" 0 3 9, +C4<00000000000000000000000000100000>;
P_000002d1775edc10 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000100100>;
P_000002d1775edc48 .param/l "DWIDTH" 0 3 13, +C4<00000000000000000000000000100000>;
P_000002d1775edc80 .param/l "FUNCT_WIDTH" 0 3 12, +C4<00000000000000000000000000000011>;
P_000002d1775edcb8 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_000002d1775edcf0 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v000002d17771ef10_0 .net "c_clk", 0 0, v000002d177722000_0;  1 drivers
v000002d17771e1f0_0 .net "c_rst", 0 0, v000002d177720c00_0;  1 drivers
v000002d17771ee70_0 .net "ds_data_in_rd", 31 0, v000002d177720340_0;  1 drivers
v000002d17771f2d0_0 .net "ds_data_out_rs1", 31 0, v000002d17771de00_0;  alias, 1 drivers
v000002d17771efb0_0 .net "ds_data_out_rs2", 31 0, v000002d17771d360_0;  alias, 1 drivers
v000002d17771e290_0 .net "ds_o_addr_rd_p", 4 0, v000002d17763d3b0_0;  alias, 1 drivers
v000002d17771f370_0 .net "ds_o_addr_rs1_p", 4 0, v000002d17763c870_0;  alias, 1 drivers
v000002d17771e5b0_0 .net "ds_o_addr_rs2_p", 4 0, v000002d17763d770_0;  alias, 1 drivers
v000002d17771f550_0 .net "ds_o_alu", 13 0, v000002d17763c910_0;  alias, 1 drivers
v000002d17771fa50_0 .net "ds_o_ce", 0 0, v000002d17763ddb0_0;  1 drivers
v000002d17771e650_0 .net "ds_o_exception", 3 0, v000002d17763cc30_0;  1 drivers
v000002d17771faf0_0 .net "ds_o_flush", 0 0, L_000002d1775f3f00;  1 drivers
v000002d17771ff50_0 .net "ds_o_funct3", 2 0, v000002d17763d130_0;  alias, 1 drivers
v000002d17771fc30_0 .net "ds_o_imm", 31 0, v000002d17763ceb0_0;  alias, 1 drivers
v000002d17771fff0_0 .net "ds_o_opcode", 10 0, v000002d17763c7d0_0;  alias, 1 drivers
v000002d17771eab0_0 .net "ds_o_pc", 31 0, v000002d17763c5f0_0;  1 drivers
v000002d17771e790_0 .net "ds_o_stall", 0 0, L_000002d1775f4de0;  1 drivers
v000002d17771e830_0 .net "ds_we", 0 0, v000002d177721420_0;  1 drivers
o000002d1776d1888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002d17771e8d0_0 .net "fi_alu_pc_value", 31 0, o000002d1776d1888;  0 drivers
o000002d1776d18b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002d17771ea10_0 .net "fi_change_pc", 0 0, o000002d1776d18b8;  0 drivers
v000002d1777219c0_0 .net "fi_i_ce", 0 0, v000002d177721880_0;  1 drivers
v000002d177720700_0 .net "fi_i_flush", 0 0, v000002d1777214c0_0;  1 drivers
v000002d1777202a0_0 .net "fi_i_stall", 0 0, v000002d177721100_0;  1 drivers
v000002d177720d40_0 .net "fi_o_addr_instr", 31 0, v000002d17771c8c0_0;  1 drivers
v000002d177720520_0 .net "fi_o_ce", 0 0, v000002d17771d900_0;  1 drivers
v000002d177721ce0_0 .net "fi_o_flush", 0 0, v000002d17771d9a0_0;  1 drivers
v000002d177720e80_0 .net "fi_o_instr_fetch", 31 0, v000002d17771cbe0_0;  alias, 1 drivers
v000002d177721e20_0 .net "fi_o_stall", 0 0, v000002d17771caa0_0;  1 drivers
v000002d177720980_0 .net "fi_pc", 31 0, v000002d17771e6f0_0;  1 drivers
S_000002d1775cfd40 .scope module, "ds" "decoder_stage" 3 75, 4 7 0, S_000002d1775eda10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ds_clk";
    .port_info 1 /INPUT 1 "ds_rst";
    .port_info 2 /INPUT 32 "ds_i_instr";
    .port_info 3 /INPUT 32 "ds_i_pc";
    .port_info 4 /OUTPUT 32 "ds_o_pc";
    .port_info 5 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 6 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 7 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 8 /OUTPUT 3 "ds_o_funct3";
    .port_info 9 /OUTPUT 32 "ds_o_imm";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 11 "ds_o_opcode";
    .port_info 12 /OUTPUT 4 "ds_o_exception";
    .port_info 13 /INPUT 1 "ds_i_ce";
    .port_info 14 /OUTPUT 1 "ds_o_ce";
    .port_info 15 /INPUT 1 "ds_i_stall";
    .port_info 16 /OUTPUT 1 "ds_o_stall";
    .port_info 17 /INPUT 1 "ds_i_flush";
    .port_info 18 /OUTPUT 1 "ds_o_flush";
    .port_info 19 /INPUT 32 "ds_data_in_rd";
    .port_info 20 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 21 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 22 /INPUT 1 "ds_we";
P_000002d17760dc40 .param/l "AWIDTH" 0 4 9, +C4<00000000000000000000000000000101>;
P_000002d17760dc78 .param/l "DWIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_000002d17760dcb0 .param/l "FUNCT_WIDTH" 0 4 12, +C4<00000000000000000000000000000011>;
P_000002d17760dce8 .param/l "IWIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
P_000002d17760dd20 .param/l "PC_WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
v000002d17771d040_0 .net "ds_clk", 0 0, v000002d177722000_0;  alias, 1 drivers
v000002d17771d2c0_0 .net "ds_data_in_rd", 31 0, v000002d177720340_0;  alias, 1 drivers
v000002d17771dfe0_0 .net "ds_data_out_rs1", 31 0, v000002d17771de00_0;  alias, 1 drivers
v000002d17771c280_0 .net "ds_data_out_rs2", 31 0, v000002d17771d360_0;  alias, 1 drivers
v000002d17771cc80_0 .net "ds_i_ce", 0 0, v000002d17771d900_0;  alias, 1 drivers
v000002d17771d400_0 .net "ds_i_flush", 0 0, v000002d17771d9a0_0;  alias, 1 drivers
v000002d17771dea0_0 .net "ds_i_instr", 31 0, v000002d17771cbe0_0;  alias, 1 drivers
v000002d17771c140_0 .net "ds_i_pc", 31 0, v000002d17771e6f0_0;  alias, 1 drivers
v000002d17771d4a0_0 .net "ds_i_stall", 0 0, v000002d17771caa0_0;  alias, 1 drivers
v000002d17771ce60_0 .net "ds_o_addr_rd", 4 0, L_000002d1775f4440;  1 drivers
v000002d17771c1e0_0 .net "ds_o_addr_rd_p", 4 0, v000002d17763d3b0_0;  alias, 1 drivers
v000002d17771c6e0_0 .net "ds_o_addr_rs1", 4 0, L_000002d1775f4360;  1 drivers
v000002d17771d540_0 .net "ds_o_addr_rs1_p", 4 0, v000002d17763c870_0;  alias, 1 drivers
v000002d17771d0e0_0 .net "ds_o_addr_rs2", 4 0, L_000002d1775f4210;  1 drivers
v000002d17771d220_0 .net "ds_o_addr_rs2_p", 4 0, v000002d17763d770_0;  alias, 1 drivers
v000002d17771cd20_0 .net "ds_o_alu", 13 0, v000002d17763c910_0;  alias, 1 drivers
v000002d17771ca00_0 .net "ds_o_ce", 0 0, v000002d17763ddb0_0;  alias, 1 drivers
v000002d17771cf00_0 .net "ds_o_exception", 3 0, v000002d17763cc30_0;  alias, 1 drivers
v000002d17771df40_0 .net "ds_o_flush", 0 0, L_000002d1775f3f00;  alias, 1 drivers
v000002d17771c5a0_0 .net "ds_o_funct3", 2 0, v000002d17763d130_0;  alias, 1 drivers
v000002d17771cfa0_0 .net "ds_o_imm", 31 0, v000002d17763ceb0_0;  alias, 1 drivers
v000002d17771d720_0 .net "ds_o_opcode", 10 0, v000002d17763c7d0_0;  alias, 1 drivers
v000002d17771dc20_0 .net "ds_o_pc", 31 0, v000002d17763c5f0_0;  alias, 1 drivers
v000002d17771c460_0 .net "ds_o_stall", 0 0, L_000002d1775f4de0;  alias, 1 drivers
v000002d17771da40_0 .net "ds_rst", 0 0, v000002d177720c00_0;  alias, 1 drivers
v000002d17771db80_0 .net "ds_we", 0 0, v000002d177721420_0;  alias, 1 drivers
S_000002d17759a180 .scope module, "d" "decoder" 4 50, 5 5 0, S_000002d1775cfd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_clk";
    .port_info 1 /INPUT 1 "d_rst";
    .port_info 2 /INPUT 32 "d_i_instr";
    .port_info 3 /INPUT 32 "d_i_pc";
    .port_info 4 /OUTPUT 32 "d_o_pc";
    .port_info 5 /OUTPUT 5 "d_o_addr_rs1";
    .port_info 6 /OUTPUT 5 "d_o_addr_rs1_p";
    .port_info 7 /OUTPUT 5 "d_o_addr_rs2";
    .port_info 8 /OUTPUT 5 "d_o_addr_rs2_p";
    .port_info 9 /OUTPUT 5 "d_o_addr_rd";
    .port_info 10 /OUTPUT 5 "d_o_addr_rd_p";
    .port_info 11 /OUTPUT 32 "d_o_imm";
    .port_info 12 /OUTPUT 3 "d_o_funct3";
    .port_info 13 /OUTPUT 14 "d_o_alu";
    .port_info 14 /OUTPUT 11 "d_o_opcode";
    .port_info 15 /OUTPUT 4 "d_o_exception";
    .port_info 16 /INPUT 1 "d_i_ce";
    .port_info 17 /OUTPUT 1 "d_o_ce";
    .port_info 18 /INPUT 1 "d_i_stall";
    .port_info 19 /OUTPUT 1 "d_o_stall";
    .port_info 20 /INPUT 1 "d_i_flush";
    .port_info 21 /OUTPUT 1 "d_o_flush";
P_000002d17760d8e0 .param/l "AWIDTH" 0 5 8, +C4<00000000000000000000000000000101>;
P_000002d17760d918 .param/l "DWIDTH" 0 5 6, +C4<00000000000000000000000000100000>;
P_000002d17760d950 .param/l "FUNCT_WIDTH" 0 5 10, +C4<00000000000000000000000000000011>;
P_000002d17760d988 .param/l "IWIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_000002d17760d9c0 .param/l "PC_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
L_000002d1775f4210 .functor BUFZ 5, v000002d17763def0_0, C4<00000>, C4<00000>, C4<00000>;
L_000002d1775f4360 .functor BUFZ 5, v000002d17763d9f0_0, C4<00000>, C4<00000>, C4<00000>;
L_000002d1775f4440 .functor BUFZ 5, v000002d17763cf50_0, C4<00000>, C4<00000>, C4<00000>;
L_000002d1775f46e0 .functor OR 1, L_000002d1775f4de0, v000002d17771caa0_0, C4<0>, C4<0>;
L_000002d1775f4de0 .functor OR 1, v000002d17771caa0_0, L_000002d177721a60, C4<0>, C4<0>;
L_000002d1775f3f00 .functor OR 1, v000002d17771d9a0_0, L_000002d177721600, C4<0>, C4<0>;
v000002d177621c60_0 .net *"_ivl_13", 0 0, L_000002d177721600;  1 drivers
v000002d177621bc0_0 .net *"_ivl_9", 0 0, L_000002d177721a60;  1 drivers
v000002d177621940_0 .var "alu_add_d", 0 0;
v000002d177621a80_0 .var "alu_and_d", 0 0;
v000002d177621d00_0 .var "alu_eq_d", 0 0;
v000002d1776219e0_0 .var "alu_ge_d", 0 0;
v000002d177621b20_0 .var "alu_geu_d", 0 0;
v000002d177621300_0 .var "alu_lt_d", 0 0;
v000002d177621760_0 .var "alu_ltu_d", 0 0;
v000002d177621da0_0 .var "alu_neq_d", 0 0;
v000002d177622020_0 .var "alu_or_d", 0 0;
v000002d177621f80_0 .var "alu_sll_d", 0 0;
v000002d1776213a0_0 .var "alu_slt_d", 0 0;
v000002d1776220c0_0 .var "alu_sltu_d", 0 0;
v000002d177621800_0 .var "alu_sra_d", 0 0;
v000002d1776211c0_0 .var "alu_srl_d", 0 0;
v000002d177621260_0 .var "alu_sub_d", 0 0;
v000002d177621620_0 .var "alu_xor_d", 0 0;
v000002d177621440_0 .net "d_clk", 0 0, v000002d177722000_0;  alias, 1 drivers
v000002d177621580_0 .net "d_i_ce", 0 0, v000002d17771d900_0;  alias, 1 drivers
v000002d17763d090_0 .net "d_i_flush", 0 0, v000002d17771d9a0_0;  alias, 1 drivers
v000002d17763d4f0_0 .net "d_i_instr", 31 0, v000002d17771cbe0_0;  alias, 1 drivers
v000002d17763cff0_0 .net "d_i_pc", 31 0, v000002d17771e6f0_0;  alias, 1 drivers
v000002d17763ccd0_0 .net "d_i_stall", 0 0, v000002d17771caa0_0;  alias, 1 drivers
v000002d17763d1d0_0 .net "d_o_addr_rd", 4 0, L_000002d1775f4440;  alias, 1 drivers
v000002d17763d3b0_0 .var "d_o_addr_rd_p", 4 0;
v000002d17763d270_0 .net "d_o_addr_rs1", 4 0, L_000002d1775f4360;  alias, 1 drivers
v000002d17763c870_0 .var "d_o_addr_rs1_p", 4 0;
v000002d17763c730_0 .net "d_o_addr_rs2", 4 0, L_000002d1775f4210;  alias, 1 drivers
v000002d17763d770_0 .var "d_o_addr_rs2_p", 4 0;
v000002d17763c910_0 .var "d_o_alu", 13 0;
v000002d17763ddb0_0 .var "d_o_ce", 0 0;
v000002d17763cc30_0 .var "d_o_exception", 3 0;
v000002d17763c690_0 .net "d_o_flush", 0 0, L_000002d1775f3f00;  alias, 1 drivers
v000002d17763d130_0 .var "d_o_funct3", 2 0;
v000002d17763ceb0_0 .var "d_o_imm", 31 0;
v000002d17763c7d0_0 .var "d_o_opcode", 10 0;
v000002d17763c5f0_0 .var "d_o_pc", 31 0;
v000002d17763c9b0_0 .net "d_o_stall", 0 0, L_000002d1775f4de0;  alias, 1 drivers
v000002d17763d8b0_0 .net "d_rst", 0 0, v000002d177720c00_0;  alias, 1 drivers
v000002d17763de50_0 .var "funct3", 2 0;
v000002d17763d450_0 .var "illegal_check", 0 0;
v000002d17763ca50_0 .var "imm_d", 31 0;
v000002d17763d590_0 .var "opcode", 6 0;
v000002d17763da90_0 .var "opcode_auipc_d", 0 0;
v000002d17763d6d0_0 .var "opcode_branch_d", 0 0;
v000002d17763caf0_0 .var "opcode_fence_d", 0 0;
v000002d17763db30_0 .var "opcode_itype_d", 0 0;
v000002d17763cb90_0 .var "opcode_jal_d", 0 0;
v000002d17763e170_0 .var "opcode_jalr_d", 0 0;
v000002d17763ce10_0 .var "opcode_load_word_d", 0 0;
v000002d17763d810_0 .var "opcode_lui_d", 0 0;
v000002d17763e210_0 .var "opcode_rtype_d", 0 0;
v000002d17763d630_0 .var "opcode_store_word_d", 0 0;
v000002d17763dc70_0 .var "opcode_system_d", 0 0;
v000002d17763d310_0 .net "stall_bit", 0 0, L_000002d1775f46e0;  1 drivers
v000002d17763d950_0 .var "system_exeption", 0 0;
v000002d17763cf50_0 .var "temp_addr_rd", 4 0;
v000002d17763d9f0_0 .var "temp_addr_rs1", 4 0;
v000002d17763def0_0 .var "temp_addr_rs2", 4 0;
v000002d17763dbd0_0 .var "valid_opcode", 0 0;
E_000002d1776279e0 .event anyedge, v000002d17763d590_0, v000002d17763d4f0_0;
E_000002d1776290e0 .event anyedge, v000002d17763d590_0, v000002d17763de50_0, v000002d17763d4f0_0;
E_000002d1776287a0/0 .event anyedge, v000002d17763d4f0_0, v000002d17763d590_0, v000002d17763de50_0, v000002d17763e210_0;
E_000002d1776287a0/1 .event anyedge, v000002d17763db30_0, v000002d17763ce10_0, v000002d17763d630_0, v000002d17763d6d0_0;
E_000002d1776287a0/2 .event anyedge, v000002d17763cb90_0, v000002d17763e170_0, v000002d17763d810_0, v000002d17763da90_0;
E_000002d1776287a0/3 .event anyedge, v000002d17763dc70_0, v000002d17763caf0_0, v000002d177621f80_0, v000002d1776211c0_0;
E_000002d1776287a0/4 .event anyedge, v000002d177621800_0;
E_000002d1776287a0 .event/or E_000002d1776287a0/0, E_000002d1776287a0/1, E_000002d1776287a0/2, E_000002d1776287a0/3, E_000002d1776287a0/4;
E_000002d177628d20/0 .event negedge, v000002d17763d8b0_0;
E_000002d177628d20/1 .event posedge, v000002d177621440_0;
E_000002d177628d20 .event/or E_000002d177628d20/0, E_000002d177628d20/1;
L_000002d177721a60 .part v000002d17763cc30_0, 0, 1;
L_000002d177721600 .part v000002d17763cc30_0, 1, 1;
S_000002d1775a0580 .scope module, "re" "register" 4 78, 6 4 0, S_000002d1775cfd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst";
    .port_info 2 /INPUT 5 "r_addr_rs_1";
    .port_info 3 /INPUT 5 "r_addr_rs_2";
    .port_info 4 /INPUT 5 "r_addr_rd";
    .port_info 5 /INPUT 32 "r_data_rd";
    .port_info 6 /OUTPUT 32 "r_data_out_rs1";
    .port_info 7 /OUTPUT 32 "r_data_out_rs2";
    .port_info 8 /INPUT 1 "r_we";
P_000002d177576770 .param/l "AWIDTH" 0 6 6, +C4<00000000000000000000000000000101>;
P_000002d1775767a8 .param/l "DWIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
L_000002d1775f44b0 .functor AND 1, v000002d177721420_0, L_000002d177721560, C4<1>, C4<1>;
L_000002d177728148 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d17763df90_0 .net/2u *"_ivl_0", 4 0, L_000002d177728148;  1 drivers
v000002d17763e030_0 .net *"_ivl_2", 0 0, L_000002d177721560;  1 drivers
v000002d17763e3f0 .array "data", 31 0, 31 0;
v000002d17763e0d0_0 .var/i "i", 31 0;
v000002d17763cd70_0 .net "r_addr_rd", 4 0, v000002d17763d3b0_0;  alias, 1 drivers
v000002d17763e2b0_0 .net "r_addr_rs_1", 4 0, v000002d17763c870_0;  alias, 1 drivers
v000002d17763e350_0 .net "r_addr_rs_2", 4 0, v000002d17763d770_0;  alias, 1 drivers
v000002d17763e490_0 .net "r_clk", 0 0, v000002d177722000_0;  alias, 1 drivers
v000002d17771de00_0 .var "r_data_out_rs1", 31 0;
v000002d17771d360_0 .var "r_data_out_rs2", 31 0;
v000002d17771c3c0_0 .net "r_data_rd", 31 0, v000002d177720340_0;  alias, 1 drivers
v000002d17771dae0_0 .net "r_rst", 0 0, v000002d177720c00_0;  alias, 1 drivers
v000002d17771cdc0_0 .net "r_wb", 0 0, L_000002d1775f44b0;  1 drivers
v000002d17771c500_0 .net "r_we", 0 0, v000002d177721420_0;  alias, 1 drivers
L_000002d177721560 .cmp/ne 5, v000002d17763d3b0_0, L_000002d177728148;
S_000002d1775a0710 .scope module, "fi" "fetch_i" 3 53, 7 6 0, S_000002d1775eda10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fi_clk";
    .port_info 1 /INPUT 1 "fi_rst";
    .port_info 2 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 3 /OUTPUT 32 "fi_o_addr_instr";
    .port_info 4 /INPUT 1 "fi_change_pc";
    .port_info 5 /INPUT 32 "fi_alu_pc_value";
    .port_info 6 /OUTPUT 32 "fi_pc";
    .port_info 7 /INPUT 1 "fi_i_stall";
    .port_info 8 /OUTPUT 1 "fi_o_stall";
    .port_info 9 /OUTPUT 1 "fi_o_ce";
    .port_info 10 /INPUT 1 "fi_i_flush";
    .port_info 11 /OUTPUT 1 "fi_o_flush";
    .port_info 12 /INPUT 1 "fi_i_ce";
P_000002d1776307d0 .param/l "AWIDTH_INSTR" 0 7 9, +C4<00000000000000000000000000100000>;
P_000002d177630808 .param/l "DEPTH" 0 7 8, +C4<00000000000000000000000000100100>;
P_000002d177630840 .param/l "IWIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
P_000002d177630878 .param/l "PC_WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
v000002d17771f230_0 .net "fi_alu_pc_value", 31 0, o000002d1776d1888;  alias, 0 drivers
v000002d17771fb90_0 .net "fi_change_pc", 0 0, o000002d1776d18b8;  alias, 0 drivers
v000002d17771ec90_0 .net "fi_clk", 0 0, v000002d177722000_0;  alias, 1 drivers
v000002d17771f910_0 .net "fi_i_ce", 0 0, v000002d177721880_0;  alias, 1 drivers
v000002d17771f5f0_0 .net "fi_i_flush", 0 0, v000002d1777214c0_0;  alias, 1 drivers
v000002d17771fcd0_0 .net "fi_i_stall", 0 0, v000002d177721100_0;  alias, 1 drivers
v000002d17771f690_0 .net "fi_i_syn", 0 0, v000002d17771f9b0_0;  1 drivers
v000002d17771f190_0 .net "fi_o_ack", 0 0, v000002d17771e3d0_0;  1 drivers
v000002d17771f0f0_0 .net "fi_o_addr_instr", 31 0, v000002d17771c8c0_0;  alias, 1 drivers
v000002d17771f730_0 .net "fi_o_ce", 0 0, v000002d17771d900_0;  alias, 1 drivers
v000002d17771f870_0 .net "fi_o_flush", 0 0, v000002d17771d9a0_0;  alias, 1 drivers
v000002d17771e330_0 .net "fi_o_instr_fetch", 31 0, v000002d17771cbe0_0;  alias, 1 drivers
v000002d17771f050_0 .net "fi_o_instr_mem", 31 0, v000002d17771feb0_0;  1 drivers
v000002d17771e470_0 .net "fi_o_stall", 0 0, v000002d17771caa0_0;  alias, 1 drivers
v000002d17771e510_0 .net "fi_pc", 31 0, v000002d17771e6f0_0;  alias, 1 drivers
v000002d17771ed30_0 .net "fi_rst", 0 0, v000002d177720c00_0;  alias, 1 drivers
S_000002d1775e0990 .scope module, "f" "instruction_fetch" 7 48, 8 4 0, S_000002d1775a0710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
P_000002d177553350 .param/l "AWIDTH_INSTR" 0 8 6, +C4<00000000000000000000000000100000>;
P_000002d177553388 .param/l "IWIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
P_000002d1775533c0 .param/l "PC_WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
L_000002d1775f4b40 .functor OR 1, v000002d17771caa0_0, v000002d177721100_0, C4<0>, C4<0>;
L_000002d1775f4d70 .functor AND 1, v000002d17771f410_0, L_000002d177721060, C4<1>, C4<1>;
L_000002d1775f4bb0 .functor OR 1, L_000002d1775f4b40, L_000002d1775f4d70, C4<0>, C4<0>;
v000002d17771d180_0 .net *"_ivl_1", 0 0, L_000002d1775f4b40;  1 drivers
v000002d17771c320_0 .net *"_ivl_3", 0 0, L_000002d177721060;  1 drivers
v000002d17771d5e0_0 .net *"_ivl_5", 0 0, L_000002d1775f4d70;  1 drivers
v000002d17771d680_0 .var "ce", 0 0;
v000002d17771dcc0_0 .var "ce_d", 0 0;
v000002d17771c640_0 .net "f_alu_pc_value", 31 0, o000002d1776d1888;  alias, 0 drivers
v000002d17771c780_0 .net "f_change_pc", 0 0, o000002d1776d18b8;  alias, 0 drivers
v000002d17771d7c0_0 .net "f_clk", 0 0, v000002d177722000_0;  alias, 1 drivers
v000002d17771c820_0 .net "f_i_ack", 0 0, v000002d17771e3d0_0;  alias, 1 drivers
v000002d17771dd60_0 .net "f_i_ce", 0 0, v000002d177721880_0;  alias, 1 drivers
v000002d17771c960_0 .net "f_i_flush", 0 0, v000002d1777214c0_0;  alias, 1 drivers
v000002d17771d860_0 .net "f_i_instr", 31 0, v000002d17771feb0_0;  alias, 1 drivers
v000002d17771cb40_0 .net "f_i_stall", 0 0, v000002d177721100_0;  alias, 1 drivers
v000002d17771c8c0_0 .var "f_o_addr_instr", 31 0;
v000002d17771d900_0 .var "f_o_ce", 0 0;
v000002d17771d9a0_0 .var "f_o_flush", 0 0;
v000002d17771cbe0_0 .var "f_o_instr", 31 0;
v000002d17771caa0_0 .var "f_o_stall", 0 0;
v000002d17771f9b0_0 .var "f_o_syn", 0 0;
v000002d17771f410_0 .var "f_o_syn_r", 0 0;
v000002d17771e6f0_0 .var "f_pc", 31 0;
v000002d17771fd70_0 .net "f_rst", 0 0, v000002d177720c00_0;  alias, 1 drivers
v000002d17771e150_0 .var "init_done", 0 0;
v000002d17771eb50_0 .var "prev_pc", 31 0;
v000002d17771e970_0 .net "stall", 0 0, L_000002d1775f4bb0;  1 drivers
L_000002d177721060 .reduce/nor v000002d17771e3d0_0;
S_000002d1775e0b20 .scope module, "t" "transmit" 7 36, 9 4 0, S_000002d1775a0710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "t_rst";
    .port_info 2 /INPUT 1 "t_i_syn";
    .port_info 3 /OUTPUT 32 "t_o_instr";
    .port_info 4 /OUTPUT 1 "t_o_ack";
P_000002d177575770 .param/l "DEPTH" 0 9 6, +C4<00000000000000000000000000100100>;
P_000002d1775757a8 .param/l "IWIDTH" 0 9 5, +C4<00000000000000000000000000100000>;
v000002d17771f4b0_0 .var/i "counter", 31 0;
v000002d17771ebf0 .array "mem_instr", 35 0, 31 0;
v000002d17771fe10_0 .net "t_clk", 0 0, v000002d177722000_0;  alias, 1 drivers
v000002d17771f7d0_0 .net "t_i_syn", 0 0, v000002d17771f9b0_0;  alias, 1 drivers
v000002d17771e3d0_0 .var "t_o_ack", 0 0;
v000002d17771feb0_0 .var "t_o_instr", 31 0;
v000002d17771edd0_0 .net "t_rst", 0 0, v000002d177720c00_0;  alias, 1 drivers
S_000002d177552da0 .scope task, "reset" "reset" 2 68, 2 68 0, S_000002d177591800;
 .timescale 0 0;
v000002d1777212e0_0 .var/i "counter", 31 0;
E_000002d1776289e0 .event posedge, v000002d177621440_0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177720c00_0, 0, 1;
    %load/vec4 v000002d1777212e0_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002d1776289e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d177720c00_0, 0, 1;
    %end;
    .scope S_000002d1775e0b20;
T_1 ;
    %wait E_000002d177628d20;
    %load/vec4 v000002d17771edd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d17771f4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771e3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d17771feb0_0, 0;
    %vpi_call 9 25 "$readmemh", "./source/instr.txt", v000002d17771ebf0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002d17771f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 4, v000002d17771f4b0_0;
    %load/vec4a v000002d17771ebf0, 4;
    %assign/vec4 v000002d17771feb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d17771e3d0_0, 0;
    %load/vec4 v000002d17771f4b0_0;
    %cmpi/s 35, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.4, 8;
    %load/vec4 v000002d17771f4b0_0;
    %addi 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v000002d17771f4b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771e3d0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002d1775e0990;
T_2 ;
    %wait E_000002d177628d20;
    %load/vec4 v000002d17771fd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771caa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771dcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771d900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771d9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771caa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d17771cbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d17771e6f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d17771eb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d17771c8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771f410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771f9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771e150_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002d17771e150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d17771e150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d17771d680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d17771f9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d17771f410_0, 0;
    %load/vec4 v000002d17771e6f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002d17771e6f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002d17771c960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771d680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d17771caa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d17771d9a0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000002d17771c780_0;
    %flag_set/vec4 9;
    %jmp/1 T_2.9, 9;
    %load/vec4 v000002d17771c820_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_2.9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v000002d17771cb40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_2.10, 9;
    %load/vec4 v000002d17771caa0_0;
    %or;
T_2.10;
    %nor/r;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d17771d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771caa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771d9a0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000002d17771dd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d17771d680_0, 0;
T_2.11 ;
T_2.7 ;
T_2.5 ;
    %load/vec4 v000002d17771f9b0_0;
    %nor/r;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_2.18, 12;
    %load/vec4 v000002d17771d680_0;
    %and;
T_2.18;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_2.17, 11;
    %load/vec4 v000002d17771c820_0;
    %nor/r;
    %and;
T_2.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.16, 10;
    %load/vec4 v000002d17771cb40_0;
    %nor/r;
    %and;
T_2.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.15, 9;
    %load/vec4 v000002d17771caa0_0;
    %nor/r;
    %and;
T_2.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d17771f9b0_0, 0;
    %load/vec4 v000002d17771e6f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002d17771e6f0_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v000002d17771c820_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.21, 8;
    %load/vec4 v000002d17771c960_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.21;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771f9b0_0, 0;
T_2.19 ;
T_2.14 ;
    %load/vec4 v000002d17771d680_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.26, 10;
    %load/vec4 v000002d17771c820_0;
    %and;
T_2.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.25, 9;
    %load/vec4 v000002d17771e970_0;
    %nor/r;
    %and;
T_2.25;
    %flag_set/vec4 8;
    %jmp/1 T_2.24, 8;
    %load/vec4 v000002d17771e970_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_2.28, 11;
    %load/vec4 v000002d17771d900_0;
    %nor/r;
    %and;
T_2.28;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.27, 10;
    %load/vec4 v000002d17771d680_0;
    %and;
T_2.27;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.24;
    %jmp/0xz  T_2.22, 8;
    %load/vec4 v000002d17771eb50_0;
    %assign/vec4 v000002d17771c8c0_0, 0;
    %load/vec4 v000002d17771d860_0;
    %assign/vec4 v000002d17771cbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771d9a0_0, 0;
T_2.22 ;
    %load/vec4 v000002d17771e970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.29, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17771d900_0, 0;
    %jmp T_2.30;
T_2.29 ;
    %load/vec4 v000002d17771dcc0_0;
    %assign/vec4 v000002d17771d900_0, 0;
T_2.30 ;
    %load/vec4 v000002d17771c820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.31, 8;
    %load/vec4 v000002d17771e6f0_0;
    %assign/vec4 v000002d17771eb50_0, 0;
    %load/vec4 v000002d17771c780_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.35, 8;
    %load/vec4 v000002d17771c960_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.35;
    %jmp/0xz  T_2.33, 8;
    %load/vec4 v000002d17771c640_0;
    %assign/vec4 v000002d17771e6f0_0, 0;
    %jmp T_2.34;
T_2.33 ;
    %load/vec4 v000002d17771d680_0;
    %assign/vec4 v000002d17771dcc0_0, 0;
T_2.34 ;
T_2.31 ;
    %load/vec4 v000002d17771f9b0_0;
    %assign/vec4 v000002d17771f410_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002d17759a180;
T_3 ;
    %wait E_000002d177628d20;
    %load/vec4 v000002d17763d8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17763ddb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17763dbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17763d450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17763d950_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002d17763c870_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002d17763d770_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002d17763d3b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d17763cc30_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000002d17763c910_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000002d17763c7d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002d17763def0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002d17763d9f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002d17763cf50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002d177621580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000002d17763d310_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002d17763cff0_0;
    %assign/vec4 v000002d17763c5f0_0, 0;
    %load/vec4 v000002d17763d9f0_0;
    %assign/vec4 v000002d17763c870_0, 0;
    %load/vec4 v000002d17763def0_0;
    %assign/vec4 v000002d17763d770_0, 0;
    %load/vec4 v000002d17763cf50_0;
    %assign/vec4 v000002d17763d3b0_0, 0;
    %load/vec4 v000002d17763de50_0;
    %assign/vec4 v000002d17763d130_0, 0;
    %load/vec4 v000002d17763ca50_0;
    %assign/vec4 v000002d17763ceb0_0, 0;
    %load/vec4 v000002d177621940_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d177621260_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d1776213a0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d1776220c0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d177621620_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d177622020_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d177621a80_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d177621f80_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d1776211c0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d177621800_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d177621d00_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d177621da0_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d1776219e0_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d177621b20_0;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c910_0, 4, 5;
    %load/vec4 v000002d17763e210_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c7d0_0, 4, 5;
    %load/vec4 v000002d17763db30_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c7d0_0, 4, 5;
    %load/vec4 v000002d17763ce10_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c7d0_0, 4, 5;
    %load/vec4 v000002d17763d630_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c7d0_0, 4, 5;
    %load/vec4 v000002d17763d6d0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c7d0_0, 4, 5;
    %load/vec4 v000002d17763cb90_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c7d0_0, 4, 5;
    %load/vec4 v000002d17763e170_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c7d0_0, 4, 5;
    %load/vec4 v000002d17763d810_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c7d0_0, 4, 5;
    %load/vec4 v000002d17763da90_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c7d0_0, 4, 5;
    %load/vec4 v000002d17763dc70_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c7d0_0, 4, 5;
    %load/vec4 v000002d17763caf0_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763c7d0_0, 4, 5;
T_3.2 ;
    %load/vec4 v000002d17763d590_0;
    %pad/u 11;
    %assign/vec4 v000002d17763c7d0_0, 0;
    %load/vec4 v000002d17763dbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_3.5, 8;
    %load/vec4 v000002d17763d450_0;
    %or;
T_3.5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763cc30_0, 4, 5;
    %load/vec4 v000002d17763d950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763cc30_0, 4, 5;
    %load/vec4 v000002d17763d950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.11, 9;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763cc30_0, 4, 5;
    %load/vec4 v000002d17763d950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002d17763cc30_0, 4, 5;
    %load/vec4 v000002d17763d090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.17, 9;
    %load/vec4 v000002d17763d310_0;
    %nor/r;
    %and;
T_3.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17763ddb0_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v000002d17763d310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v000002d177621580_0;
    %assign/vec4 v000002d17763ddb0_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v000002d17763d310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.22, 9;
    %load/vec4 v000002d17763ccd0_0;
    %nor/r;
    %and;
T_3.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d17763ddb0_0, 0;
T_3.20 ;
T_3.19 ;
T_3.16 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002d17759a180;
T_4 ;
    %wait E_000002d1776287a0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d17763d9f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d17763def0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d17763cf50_0, 0, 5;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000002d17763d590_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002d17763de50_0, 0, 3;
    %load/vec4 v000002d17763d590_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002d17763e210_0, 0, 1;
    %load/vec4 v000002d17763d590_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002d17763db30_0, 0, 1;
    %load/vec4 v000002d17763d590_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002d17763ce10_0, 0, 1;
    %load/vec4 v000002d17763d590_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002d17763d630_0, 0, 1;
    %load/vec4 v000002d17763d590_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002d17763d6d0_0, 0, 1;
    %load/vec4 v000002d17763d590_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002d17763cb90_0, 0, 1;
    %load/vec4 v000002d17763d590_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002d17763e170_0, 0, 1;
    %load/vec4 v000002d17763d590_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002d17763d810_0, 0, 1;
    %load/vec4 v000002d17763d590_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002d17763da90_0, 0, 1;
    %load/vec4 v000002d17763d590_0;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002d17763dc70_0, 0, 1;
    %load/vec4 v000002d17763d590_0;
    %pushi/vec4 15, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002d17763caf0_0, 0, 1;
    %load/vec4 v000002d17763d590_0;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_4.0, 4;
    %load/vec4 v000002d17763de50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.0;
    %store/vec4 v000002d17763d950_0, 0, 1;
    %load/vec4 v000002d17763e210_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.10, 8;
    %load/vec4 v000002d17763db30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.10;
    %jmp/1 T_4.9, 8;
    %load/vec4 v000002d17763ce10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.9;
    %jmp/1 T_4.8, 8;
    %load/vec4 v000002d17763d630_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.8;
    %jmp/1 T_4.7, 8;
    %load/vec4 v000002d17763d6d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.7;
    %jmp/1 T_4.6, 8;
    %load/vec4 v000002d17763cb90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.6;
    %jmp/1 T_4.5, 8;
    %load/vec4 v000002d17763e170_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.5;
    %jmp/1 T_4.4, 8;
    %load/vec4 v000002d17763d810_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.4;
    %jmp/1 T_4.3, 8;
    %load/vec4 v000002d17763da90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.3;
    %jmp/1 T_4.2, 8;
    %load/vec4 v000002d17763dc70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %flag_get/vec4 8;
    %jmp/1 T_4.1, 8;
    %load/vec4 v000002d17763caf0_0;
    %or;
T_4.1;
    %store/vec4 v000002d17763dbd0_0, 0, 1;
    %load/vec4 v000002d17763db30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.12, 9;
    %load/vec4 v000002d177621f80_0;
    %flag_set/vec4 9;
    %jmp/1 T_4.14, 9;
    %load/vec4 v000002d1776211c0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_4.14;
    %flag_get/vec4 9;
    %jmp/1 T_4.13, 9;
    %load/vec4 v000002d177621800_0;
    %or;
T_4.13;
    %and;
T_4.12;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.11, 8;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 1, 25, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %store/vec4 v000002d17763d450_0, 0, 1;
    %load/vec4 v000002d17763e210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000002d17763def0_0, 0, 5;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000002d17763d9f0_0, 0, 5;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000002d17763cf50_0, 0, 5;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000002d17763de50_0, 0, 3;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v000002d17763db30_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.22, 8;
    %load/vec4 v000002d17763ce10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.22;
    %jmp/1 T_4.21, 8;
    %load/vec4 v000002d17763e170_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.21;
    %jmp/1 T_4.20, 8;
    %load/vec4 v000002d17763dc70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.20;
    %jmp/1 T_4.19, 8;
    %load/vec4 v000002d17763caf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.19;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d17763def0_0, 0, 5;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000002d17763d9f0_0, 0, 5;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000002d17763cf50_0, 0, 5;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000002d17763de50_0, 0, 3;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v000002d17763d630_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.25, 8;
    %load/vec4 v000002d17763d6d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.25;
    %jmp/0xz  T_4.23, 8;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000002d17763def0_0, 0, 5;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000002d17763d9f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d17763cf50_0, 0, 5;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000002d17763de50_0, 0, 3;
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v000002d17763d810_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.29, 8;
    %load/vec4 v000002d17763da90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.29;
    %jmp/1 T_4.28, 8;
    %load/vec4 v000002d17763cb90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.28;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d17763def0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d17763d9f0_0, 0, 5;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000002d17763cf50_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002d17763de50_0, 0, 3;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d17763def0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d17763d9f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d17763cf50_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002d17763d590_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002d17763de50_0, 0, 3;
T_4.27 ;
T_4.24 ;
T_4.18 ;
T_4.16 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002d17759a180;
T_5 ;
    %wait E_000002d1776290e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177621940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177621260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d1776213a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d1776220c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177621620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177622020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177621a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177621f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d1776211c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177621800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177621d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177621da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177621300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177621760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d1776219e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177621b20_0, 0, 1;
    %load/vec4 v000002d17763d590_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_5.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002d17763d590_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
T_5.2;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000002d17763d590_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_5.3, 4;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_5.7, 4;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d177621940_0, 0, 1;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_5.10, 4;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d177621260_0, 0, 1;
T_5.8 ;
T_5.6 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %pad/s 1;
    %store/vec4 v000002d177621940_0, 0, 1;
T_5.4 ;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %pad/s 1;
    %store/vec4 v000002d1776213a0_0, 0, 1;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %pad/s 1;
    %store/vec4 v000002d1776220c0_0, 0, 1;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %pad/s 1;
    %store/vec4 v000002d177621620_0, 0, 1;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 1;
    %store/vec4 v000002d177622020_0, 0, 1;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 1;
    %store/vec4 v000002d177621a80_0, 0, 1;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 1;
    %store/vec4 v000002d177621f80_0, 0, 1;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.25, 4;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d1776211c0_0, 0, 1;
    %jmp T_5.28;
T_5.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d177621800_0, 0, 1;
T_5.28 ;
T_5.25 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002d17763d590_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.29, 4;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %pad/s 1;
    %store/vec4 v000002d177621d00_0, 0, 1;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.33, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.34, 8;
T_5.33 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.34, 8;
 ; End of false expr.
    %blend;
T_5.34;
    %pad/s 1;
    %store/vec4 v000002d177621da0_0, 0, 1;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.35, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.36, 8;
T_5.35 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.36, 8;
 ; End of false expr.
    %blend;
T_5.36;
    %pad/s 1;
    %store/vec4 v000002d177621300_0, 0, 1;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.38, 8;
T_5.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.38, 8;
 ; End of false expr.
    %blend;
T_5.38;
    %pad/s 1;
    %store/vec4 v000002d1776219e0_0, 0, 1;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.40, 8;
T_5.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.40, 8;
 ; End of false expr.
    %blend;
T_5.40;
    %pad/s 1;
    %store/vec4 v000002d177621760_0, 0, 1;
    %load/vec4 v000002d17763de50_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.41, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.42, 8;
T_5.41 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.42, 8;
 ; End of false expr.
    %blend;
T_5.42;
    %pad/s 1;
    %store/vec4 v000002d177621b20_0, 0, 1;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d177621940_0, 0, 1;
T_5.30 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002d17759a180;
T_6 ;
    %wait E_000002d1776279e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d17763ca50_0, 0, 32;
    %load/vec4 v000002d17763d590_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d17763ca50_0, 0, 32;
    %jmp T_6.12;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d17763ca50_0, 0, 32;
    %jmp T_6.12;
T_6.1 ;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002d17763ca50_0, 0, 32;
    %jmp T_6.12;
T_6.2 ;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002d17763ca50_0, 0, 32;
    %jmp T_6.12;
T_6.3 ;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002d17763ca50_0, 0, 32;
    %jmp T_6.12;
T_6.4 ;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002d17763ca50_0, 0, 32;
    %jmp T_6.12;
T_6.5 ;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002d17763ca50_0, 0, 32;
    %jmp T_6.12;
T_6.6 ;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002d17763ca50_0, 0, 32;
    %jmp T_6.12;
T_6.7 ;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002d17763ca50_0, 0, 32;
    %jmp T_6.12;
T_6.8 ;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002d17763ca50_0, 0, 32;
    %jmp T_6.12;
T_6.9 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002d17763ca50_0, 0, 32;
    %jmp T_6.12;
T_6.10 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000002d17763d4f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002d17763ca50_0, 0, 32;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002d1775a0580;
T_7 ;
    %wait E_000002d177628d20;
    %load/vec4 v000002d17771dae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d17763e0d0_0, 0, 32;
T_7.2 ;
    %load/vec4 v000002d17763e0d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v000002d17763e0d0_0;
    %ix/getv/s 3, v000002d17763e0d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d17763e3f0, 0, 4;
    %load/vec4 v000002d17763e0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d17763e0d0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d17771de00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d17771d360_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002d17771cdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000002d17771c3c0_0;
    %load/vec4 v000002d17763cd70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d17763e3f0, 0, 4;
T_7.4 ;
    %load/vec4 v000002d17771cdc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v000002d17763cd70_0;
    %load/vec4 v000002d17763e2b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %load/vec4 v000002d17771c3c0_0;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v000002d17763e2b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002d17763e3f0, 4;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %assign/vec4 v000002d17771de00_0, 0;
    %load/vec4 v000002d17771cdc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v000002d17763cd70_0;
    %load/vec4 v000002d17763e350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %load/vec4 v000002d17771c3c0_0;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v000002d17763e350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002d17763e3f0, 4;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %assign/vec4 v000002d17771d360_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002d177591800;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177722000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177721100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d1777214c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177721880_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d177720340_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177721420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d1777203e0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_000002d177591800;
T_9 ;
    %delay 5, 0;
    %load/vec4 v000002d177722000_0;
    %inv;
    %store/vec4 v000002d177722000_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000002d177591800;
T_10 ;
    %vpi_call 2 64 "$dumpfile", "./waveform/connect.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002d177591800 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002d177591800;
T_11 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002d1777212e0_0, 0, 32;
    %fork TD_tb.reset, S_000002d177552da0;
    %join;
    %wait E_000002d1776289e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d177721880_0, 0, 1;
    %wait E_000002d1776289e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d1777203e0_0, 0, 32;
T_11.0 ;
    %load/vec4 v000002d1777203e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d177721420_0, 0, 1;
    %load/vec4 v000002d1777203e0_0;
    %store/vec4 v000002d177720340_0, 0, 32;
    %wait E_000002d1776289e0;
    %load/vec4 v000002d1777203e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d1777203e0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d177721420_0, 0, 1;
    %wait E_000002d1776289e0;
    %delay 20, 0;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000002d177591800;
T_12 ;
    %vpi_call 2 93 "$monitor", $time, " ", "instr = %h, ds_o_opcode = %b, ds_o_alu = %b, ds_o_funct3 = %b, ds_o_imm = %b, ds_o_addr_rs1_p = %d, ds_data_out_rs1 = %d, ds_o_addr_rs2_p = %d, ds_data_out_rs2 = %d", v000002d177720fc0_0, v000002d1777216a0_0, v000002d177720de0_0, v000002d177720200_0, v000002d177720f20_0, v000002d177720160_0, v000002d177720ca0_0, v000002d177721380_0, v000002d1777208e0_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    ".\test\tb_connect.v";
    "././source/connect_fet_de.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register_file.v";
    "././source/fetch_stage.v";
    "././source/fetch_instruction.v";
    "././source/transmit_instruction.v";
