I 000051 55 2245          1546813662909 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546813662910 2019.01.06 17:27:42)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 56510a55550156400358440d0e5002505350025000)
	(_ent
		(_time 1546813662906)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_simple)(_trgt(4)(5))(_sens(4)(1)(2)(3))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000055 55 1747 1546813662977 microcontroller_package
(_unit VHDL (microcontroller_package 0 7)
	(_version vd0)
	(_time 1546813662978 2019.01.06 17:27:42)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code 9592c99a99c2c282939ad3cfc793c393c092919297)
	(_object
		(_cnst (_int word_size -1 0 8(_ent((i 16)))))
		(_cnst (_int opcode_size -1 0 9(_ent((i 7)))))
		(_cnst (_int reg_addr_size -1 0 10(_ent((i 3)))))
		(_cnst (_int num_general_registers -1 0 11(_ent((i 8)))))
		(_cnst (_int num_fetch_registers -1 0 12(_ent((i 2)))))
		(_type (_int T_WORD 0 14(_array -2 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_TABLE 0 15(_array -1 ((_dto i 6 i 0)))))
		(_type (_int T_LOAD 0 16(_array -2 ((_dto i 1 i 0)))))
		(_type (_int T_OPCODE 0 17(_array -2 ((_dto i 6 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 18(_array 0 ((_to i 0 i 1)))))
		(_type (_int T_REGF_ADDR 0 19(_array -2 ((_dto i 2 i 0)))))
		(_type (_int T_SUBSTATE 0 20(_scalar (_to i 0 i 7))))
		(_type (_int T_BUS_SELECT 0 22(_enum1 sel_alu_out sel_ram_data sel_rom_data sel_regf_rdata1 sel_regf_rdata2 sel_fetch_reg (_to i 0 i 5))))
		(_type (_int T_ALU_SELECT 0 31(_enum1 sel_add sel_sub sel_neg sel_inc sel_dec sel_pass sel_and sel_or sel_xor sel_not sel_lsl sel_lsr sel_asr (_to i 0 i 12))))
		(_type (_int T_CPU_STATE 0 47(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction halt (_to i 0 i 7))))
		(_type (_int T_ARGSET 0 70(_enum1 argset_reg_reg argset_reg_num argset_reg (_to i 0 i 2))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2012          1546813662989 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546813662990 2019.01.06 17:27:42)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code a4a2aef3a5f3f7b2afa3b7fff1a2a1a3a6a1f2a2a2)
	(_ent
		(_time 1546813662987)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 2245          1546813666024 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546813666025 2019.01.06 17:27:46)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7b7f2b7a2c2c7b6d2e756920237d2f7d7e7d2f7d2d)
	(_ent
		(_time 1546813662905)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_simple)(_trgt(4)(5))(_sens(4)(1)(2)(3))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546813666098 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546813666099 2019.01.06 17:27:46)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code cacfcc9f9e9d99dcc1cdd9919fcccfcdc8cf9ccccc)
	(_ent
		(_time 1546813662986)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 2245          1546813728721 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546813728722 2019.01.06 17:28:48)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 5b5c06580c0c5b4d0e554900035d0f5d5e5d0f5d0d)
	(_ent
		(_time 1546813662905)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_simple)(_trgt(4)(5))(_sens(1)(2)(3)(4))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546813728799 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546813728800 2019.01.06 17:28:48)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code a9afa2fea5fefabfa2aebaf2fcafacaeabacffafaf)
	(_ent
		(_time 1546813662986)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000044 55 10973         1546813728939 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546813728940 2019.01.06 17:28:48)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 363164323060672035303230236c643136313330353136)
	(_ent
		(_time 1546813728873)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_BUS0_sel -3 0 33(_ent (_out))))
				(_port (_int out_BUS1_sel -3 0 34(_ent (_out))))
				(_port (_int out_ALU_loadA -4 0 36(_ent (_out))))
				(_port (_int out_ALU_loadB -4 0 37(_ent (_out))))
				(_port (_int out_RAM_loadAddr -4 0 38(_ent (_out))))
				(_port (_int out_RAM_loadData -4 0 39(_ent (_out))))
				(_port (_int out_regf_loadWData -4 0 40(_ent (_out))))
				(_port (_int out_fetchLUT_load -4 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -5 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -6 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -6 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -6 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_RAM_rw -1 0 48(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 49(_ent (_out))))
				(_port (_int out_fetched_word -2 0 51(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 56(_ent (_in))))
				(_port (_int B -2 0 57(_ent (_in))))
				(_port (_int SEL -5 0 58(_ent (_in))))
				(_port (_int Y -2 0 59(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 60(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 61(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 62(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 63(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 68(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 68(_ent)))
				(_port (_int i_clk -1 0 70(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 71(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 71(_ent (_in))))
				(_port (_int i_rw -1 0 72(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 73(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 73(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 77(_ent (_in))))
				(_port (_int i_raddr2 2 0 78(_ent (_in))))
				(_port (_int i_waddr 3 0 79(_ent (_in))))
				(_port (_int i_data -2 0 80(_ent (_in))))
				(_port (_int i_rw -1 0 81(_ent (_in))))
				(_port (_int o_data1 -2 0 82(_ent (_out))))
				(_port (_int o_data2 -2 0 83(_ent (_out))))
			)
		)
		(instruction_fetch_lut
			(_object
				(_port (_int i_opcode7 4 0 88(_ent (_in))))
				(_port (_int o_num_fetches 5 0 89(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 140(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_fetchLUT_load)(ctrl_fetchLUT_load))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_RAM_rw)(ctrl_RAM_rw))
			((out_ROM_addr)(rom_addr))
			((out_fetched_word)(ctrl_fetched_word))
		)
		(_use (_implicit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_fetchLUT_load)(out_fetchLUT_load))
				((out_ALU_sel)(out_ALU_sel))
				((out_regf_raddr1)(out_regf_raddr1))
				((out_regf_raddr2)(out_regf_raddr2))
				((out_regf_waddr)(out_regf_waddr))
				((out_regf_rw)(out_regf_rw))
				((out_RAM_rw)(out_RAM_rw))
				((out_ROM_addr)(out_ROM_addr))
				((out_fetched_word)(out_fetched_word))
			)
		)
	)
	(_inst comp_ALU 0 175(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 187(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ctrl_RAM_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 198(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 209(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 220(_comp instruction_fetch_lut)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_implicit)
			(_port
				((i_opcode7)(i_opcode7))
				((o_num_fetches)(o_num_fetches))
			)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 77(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 78(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 79(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 88(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 89(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 94(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 95(_arch(_uni))))
		(_sig (_int alu_output -2 0 96(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 97(_arch(_uni))))
		(_sig (_int ram_addr -2 0 100(_arch(_uni))))
		(_sig (_int ram_data -2 0 101(_arch(_uni))))
		(_sig (_int rom_addr -2 0 104(_arch(_uni))))
		(_sig (_int rom_data -2 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -9 0 109(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 112(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 113(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 114(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 117(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 118(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 118(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 119(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 119(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -4 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -4 0 123(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -4 0 125(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -4 0 126(_arch(_uni))))
		(_sig (_int ctrl_RAM_rw -1 0 127(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -4 0 128(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -3 0 129(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -3 0 130(_arch(_uni))))
		(_sig (_int ctrl_fetchLUT_load -4 0 131(_arch(_uni))))
		(_sig (_int ctrl_fetched_word -2 0 133(_arch(_uni))))
		(_sig (_int BUS0 -2 0 136(_arch(_uni))))
		(_sig (_int BUS1 -2 0 137(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_prcs (_simple)(_trgt(32))(_sens(6)(9)(11)(14)(15)(28)(32))(_read(31)))))
			(line__240(_arch 1 0 240(_prcs (_simple)(_trgt(33))(_sens(6)(9)(11)(14)(15)(29)(33))(_read(31)))))
			(line__254(_arch 2 0 254(_prcs (_simple)(_trgt(4))(_sens(21)(32)(33)))))
			(line__266(_arch 3 0 266(_prcs (_simple)(_trgt(5))(_sens(22)(32)(33)))))
			(line__278(_arch 4 0 278(_prcs (_simple)(_trgt(8))(_sens(24)(32)(33)))))
			(line__290(_arch 5 0 290(_prcs (_simple)(_trgt(9))(_sens(25)(32)(33)))))
			(line__302(_arch 6 0 302(_prcs (_simple)(_trgt(16))(_sens(27)(32)(33)))))
			(line__313(_arch 7 0 313(_prcs (_simple)(_trgt(13))(_sens(30)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 8 -1)
)
I 000062 55 1083          1546813729009 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546813729010 2019.01.06 17:28:49)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 8483dc8ad5d2d39382d296dfd082878380828d82d2)
	(_ent
		(_time 1546813729007)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5889          1546813729094 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 51))
	(_version vd0)
	(_time 1546813729095 2019.01.06 17:28:49)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code d2d580808685d3c5d6d7d6dd9488d0d784d5d7d487d4db)
	(_ent
		(_time 1546813729071)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out)(_param_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_fetchLUT_load -5 0 37(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 42(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 43(_ent(_out)(_param_out))))
		(_port (_int out_RAM_rw -1 0 44(_ent(_out))))
		(_port (_int out_ROM_addr -2 0 45(_ent(_out))))
		(_port (_int out_fetched_word -2 0 47(_ent(_out)(_param_out))))
		(_sig (_int ctrl_state -8 0 53(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 54(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 55(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 56(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 56(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 3 0 60(_arch(_uni))))
		(_sig (_int r_pc -2 0 61(_arch(_uni))))
		(_sig (_int r_ir -2 0 63(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 68(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 69(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 70(_arch(_uni))))
		(_sig (_int r_fetch -10 0 72(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(34))(_sens(33(d_15_9))))))
			(line__172(_arch 1 0 172(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(34)))))
			(line__176(_arch 2 0 176(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(35))(_sens(33(d_8_6))))))
			(line__177(_arch 3 0 177(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(36))(_sens(33(d_5_3))))))
			(line__178(_arch 4 0 178(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(37))(_sens(33(d_2_0))))))
			(line__180(_arch 5 0 180(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(24))(_sens(30)))))
			(RUN(_arch 6 0 182(_prcs (_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(25)(26)(27)(28)(29)(30)(31)(32)(33)(38))(_sens(0)(1))(_mon)(_read(2)(8)(26)(27)(28)(29)(30)(32)(34)(35)(36)(38)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 81(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 92(_arch(_proc)))
			(_int ALU_OPERATION 9 0 106(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ARGSET (1 T_ARGSET)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (17)(38)(12)(13)(16)(14)(15)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . control_unit 10 -1)
)
I 000056 55 1457          1546813729173 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546813729174 2019.01.06 17:28:49)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 20277125207671357576347a732623272027252576)
	(_ent
		(_time 1546813729169)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546813729179 2019.01.06 17:28:49)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 30366635356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546813729239 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546813729240 2019.01.06 17:28:49)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 6e683e6e3e393d7862387d353b686b696c6b386868)
	(_ent
		(_time 1546813729236)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546813729246 2019.01.06 17:28:49)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 6e68386e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2556          1546813729308 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546813729309 2019.01.06 17:28:49)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code adaaabfafcfaadbbfeadbff6f5a8fbaaa9abafabf9)
	(_ent
		(_time 1546813729306)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 1 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 2 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 3 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_sig (_int i_address -3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -3 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 0 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546813729315 2019.01.06 17:28:49)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code adabfbfafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546813729487 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546813729488 2019.01.06 17:28:49)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 595e0b5a030f084c06084d030a5f585f0a5e5c5c0f)
	(_ent
		(_time 1546813729479)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546813729504 2019.01.06 17:28:49)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 686e3f68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546813729603 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546813729604 2019.01.06 17:28:49)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code d6d18c84858081c1d0d6c48d82d0d5d1d2d0dfd080)
	(_ent
		(_time 1546813729600)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546813729609 2019.01.06 17:28:49)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code d6d08184d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1060          1546813961072 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546813961073 2019.01.06 17:32:41)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 025506045354531402034159560403045105070403)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1274          1546813987602 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546813987603 2019.01.06 17:33:07)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code a6a0f4f1f3f0f7b0a4a2e5fdf2a0a7a0f5a1a3a0a7)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(SET_FLAGS(_arch 0 0 28(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1628          1546814009548 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546814009549 2019.01.06 17:33:29)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 57575454030106415257140c035156510450525156)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1628          1546814024555 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546814024556 2019.01.06 17:33:44)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code fff0adaffaa9aee9faffbca4abf9fef9acf8faf9fe)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1628          1546814059444 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546814059445 2019.01.06 17:34:19)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 494d4d4b131f185f4c490a121d4f484f1a4e4c4f48)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1628          1546814091527 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546814091528 2019.01.06 17:34:51)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 97c09498c3c1c6819297d4ccc3919691c490929196)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1628          1546814132854 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546814132855 2019.01.06 17:35:32)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 080a0d0e535e591e0d084b535c0e090e5b0f0d0e09)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1628          1546814139358 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546814139359 2019.01.06 17:35:39)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 6c6f396c6c3a3d7a696c2f37386a6d6a3f6b696a6d)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1628          1546814166996 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546814166997 2019.01.06 17:36:06)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 64316c64333235726164273f306265623763616265)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1628          1546814173016 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546814173017 2019.01.06 17:36:13)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code e4b7e5b7b3b2b5f2e1e4a7bfb0e2e5e2b7e3e1e2e5)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1628          1546814194983 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546814194984 2019.01.06 17:36:34)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code b5b0b2e1e3e3e4a3b0b5f6eee1b3b4b3e6b2b0b3b4)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1628          1546814276807 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546814276808 2019.01.06 17:37:56)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 59585e5a030f084f5c591a020d5f585f0a5e5c5f58)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 2245          1546814281219 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546814281220 2019.01.06 17:38:01)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8f81dc81dcd88f99da819dd4d789db898a89db89d9)
	(_ent
		(_time 1546813662905)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_simple)(_trgt(4)(5))(_sens(4)(1)(2)(3))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546814281314 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546814281315 2019.01.06 17:38:01)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code ede2e8bebcbabefbe6eafeb6b8ebe8eaefe8bbebeb)
	(_ent
		(_time 1546813662986)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000044 55 10945         1546814281438 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546814281439 2019.01.06 17:38:01)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 6a64616b3b3c3b7c696c6e6c7f30386d6a6d6f6c696d6a)
	(_ent
		(_time 1546813728872)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_BUS0_sel -3 0 33(_ent (_out))))
				(_port (_int out_BUS1_sel -3 0 34(_ent (_out))))
				(_port (_int out_ALU_loadA -4 0 36(_ent (_out))))
				(_port (_int out_ALU_loadB -4 0 37(_ent (_out))))
				(_port (_int out_RAM_loadAddr -4 0 38(_ent (_out))))
				(_port (_int out_RAM_loadData -4 0 39(_ent (_out))))
				(_port (_int out_regf_loadWData -4 0 40(_ent (_out))))
				(_port (_int out_fetchLUT_load -4 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -5 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -6 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -6 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -6 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_RAM_rw -1 0 48(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 49(_ent (_out))))
				(_port (_int out_fetched_word -2 0 51(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 56(_ent (_in))))
				(_port (_int B -2 0 57(_ent (_in))))
				(_port (_int SEL -5 0 58(_ent (_in))))
				(_port (_int Y -2 0 59(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 60(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 61(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 62(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 63(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 68(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 68(_ent)))
				(_port (_int i_clk -1 0 70(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 71(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 71(_ent (_in))))
				(_port (_int i_rw -1 0 72(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 73(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 73(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 77(_ent (_in))))
				(_port (_int i_raddr2 2 0 78(_ent (_in))))
				(_port (_int i_waddr 3 0 79(_ent (_in))))
				(_port (_int i_data -2 0 80(_ent (_in))))
				(_port (_int i_rw -1 0 81(_ent (_in))))
				(_port (_int o_data1 -2 0 82(_ent (_out))))
				(_port (_int o_data2 -2 0 83(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 88(_ent (_in))))
				(_port (_int o_num_fetches 5 0 89(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 140(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_fetchLUT_load)(ctrl_fetchLUT_load))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_RAM_rw)(ctrl_RAM_rw))
			((out_ROM_addr)(rom_addr))
			((out_fetched_word)(ctrl_fetched_word))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(_open))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_fetchLUT_load)(out_fetchLUT_load))
				((out_ALU_sel)(out_ALU_sel))
				((out_regf_raddr1)(out_regf_raddr1))
				((out_regf_raddr2)(out_regf_raddr2))
				((out_regf_waddr)(out_regf_waddr))
				((out_regf_rw)(out_regf_rw))
				((out_RAM_rw)(out_RAM_rw))
				((out_ROM_addr)(out_ROM_addr))
				((out_fetched_word)(out_fetched_word))
			)
		)
	)
	(_inst comp_ALU 0 175(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 187(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ctrl_RAM_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 198(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 209(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 220(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 77(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 78(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 79(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 88(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 89(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 94(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 95(_arch(_uni))))
		(_sig (_int alu_output -2 0 96(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 97(_arch(_uni))))
		(_sig (_int ram_addr -2 0 100(_arch(_uni))))
		(_sig (_int ram_data -2 0 101(_arch(_uni))))
		(_sig (_int rom_addr -2 0 104(_arch(_uni))))
		(_sig (_int rom_data -2 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -9 0 109(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 112(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 113(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 114(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 117(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 118(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 118(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 119(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 119(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -4 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -4 0 123(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -4 0 125(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -4 0 126(_arch(_uni))))
		(_sig (_int ctrl_RAM_rw -1 0 127(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -4 0 128(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -3 0 129(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -3 0 130(_arch(_uni))))
		(_sig (_int ctrl_fetchLUT_load -4 0 131(_arch(_uni))))
		(_sig (_int ctrl_fetched_word -2 0 133(_arch(_uni))))
		(_sig (_int BUS0 -2 0 136(_arch(_uni))))
		(_sig (_int BUS1 -2 0 137(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_prcs (_simple)(_trgt(32))(_sens(6)(9)(11)(14)(15)(28)(32))(_read(31)))))
			(line__240(_arch 1 0 240(_prcs (_simple)(_trgt(33))(_sens(6)(9)(11)(14)(15)(29)(33))(_read(31)))))
			(line__254(_arch 2 0 254(_prcs (_simple)(_trgt(4))(_sens(21)(32)(33)))))
			(line__266(_arch 3 0 266(_prcs (_simple)(_trgt(5))(_sens(22)(32)(33)))))
			(line__278(_arch 4 0 278(_prcs (_simple)(_trgt(8))(_sens(24)(32)(33)))))
			(line__290(_arch 5 0 290(_prcs (_simple)(_trgt(9))(_sens(25)(32)(33)))))
			(line__302(_arch 6 0 302(_prcs (_simple)(_trgt(16))(_sens(27)(32)(33)))))
			(line__313(_arch 7 0 313(_prcs (_simple)(_trgt(13))(_sens(30)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 8 -1)
)
I 000062 55 1083          1546814281502 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546814281503 2019.01.06 17:38:01)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code a8a6a9fff5feffbfaefebaf3fcaeabafacaea1aefe)
	(_ent
		(_time 1546813729006)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 5889          1546814281590 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 51))
	(_version vd0)
	(_time 1546814281591 2019.01.06 17:38:01)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 06080c005651071102030209405c04035001030053000f)
	(_ent
		(_time 1546813729070)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out)(_param_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_fetchLUT_load -5 0 37(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 42(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 43(_ent(_out)(_param_out))))
		(_port (_int out_RAM_rw -1 0 44(_ent(_out))))
		(_port (_int out_ROM_addr -2 0 45(_ent(_out))))
		(_port (_int out_fetched_word -2 0 47(_ent(_out)(_param_out))))
		(_sig (_int ctrl_state -8 0 53(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 54(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 55(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 56(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 56(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 3 0 60(_arch(_uni))))
		(_sig (_int r_pc -2 0 61(_arch(_uni))))
		(_sig (_int r_ir -2 0 63(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 68(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 69(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 70(_arch(_uni))))
		(_sig (_int r_fetch -10 0 72(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(34))(_sens(33(d_15_9))))))
			(line__172(_arch 1 0 172(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(34)))))
			(line__176(_arch 2 0 176(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(35))(_sens(33(d_8_6))))))
			(line__177(_arch 3 0 177(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(36))(_sens(33(d_5_3))))))
			(line__178(_arch 4 0 178(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(37))(_sens(33(d_2_0))))))
			(line__180(_arch 5 0 180(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(24))(_sens(30)))))
			(RUN(_arch 6 0 182(_prcs (_simple)(_trgt(26)(27)(28)(29)(30)(31)(32)(33)(38)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(25))(_sens(0)(1))(_mon)(_read(26)(27)(28)(29)(30)(32)(34)(35)(36)(38)(2)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 81(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 92(_arch(_proc)))
			(_int ALU_OPERATION 9 0 106(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ARGSET (1 T_ARGSET)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (17)(38)(12)(13)(16)(14)(15)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . control_unit 10 -1)
)
I 000051 55 1628          1546814281665 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546814281666 2019.01.06 17:38:01)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 545a5c57030205425154170f005255520753515255)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000056 55 1457          1546814281739 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546814281740 2019.01.06 17:38:01)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code a2aca8f4a0f4f3b7f7f4b6f8f1a4a1a5a2a5a7a7f4)
	(_ent
		(_time 1546813729168)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546814281745 2019.01.06 17:38:01)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code a2adaff5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546814281823 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546814281824 2019.01.06 17:38:01)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f0fffba0f5a7a3e6fca6e3aba5f6f5f7f2f5a6f6f6)
	(_ent
		(_time 1546813729235)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546814281829 2019.01.06 17:38:01)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f0fffda0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2556          1546814281891 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546814281892 2019.01.06 17:38:01)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 2f212a2b7c782f397c2f3d74772a79282b292d297b)
	(_ent
		(_time 1546813729305)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 1 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 2 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 3 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_sig (_int i_address -3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -3 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 0 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546814281897 2019.01.06 17:38:01)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 3e316b3b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546814281964 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546814281965 2019.01.06 17:38:01)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7d732d7c7a2b2c68222c69272e7b7c7b2e7a78782b)
	(_ent
		(_time 1546813729478)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546814281971 2019.01.06 17:38:01)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7d72287c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546814282033 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546814282034 2019.01.06 17:38:02)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code bbb5e3efbcedecacbdbba9e0efbdb8bcbfbdb2bded)
	(_ent
		(_time 1546813729599)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546814282039 2019.01.06 17:38:02)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code cbc49e9e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 5889          1546818141260 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 51))
	(_version vd0)
	(_time 1546818141261 2019.01.06 18:42:21)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code dede898cdd89dfc9dadbdbdd9884dcdb88d9dbd88bd8d7)
	(_ent
		(_time 1546813729070)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out)(_param_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_fetchLUT_load -5 0 37(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 42(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 43(_ent(_out)(_param_out))))
		(_port (_int out_RAM_rw -1 0 44(_ent(_out))))
		(_port (_int out_ROM_addr -2 0 45(_ent(_out))))
		(_port (_int out_fetched_word -2 0 47(_ent(_out)(_param_out))))
		(_sig (_int ctrl_state -8 0 53(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 54(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 55(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 56(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 56(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 3 0 60(_arch(_uni))))
		(_sig (_int r_pc -2 0 61(_arch(_uni))))
		(_sig (_int r_ir -2 0 63(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 68(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 69(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 70(_arch(_uni))))
		(_sig (_int r_fetch -10 0 72(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(34))(_sens(33(d_15_9))))))
			(line__172(_arch 1 0 172(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(34)))))
			(line__176(_arch 2 0 176(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(35))(_sens(33(d_8_6))))))
			(line__177(_arch 3 0 177(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(36))(_sens(33(d_5_3))))))
			(line__178(_arch 4 0 178(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(37))(_sens(33(d_2_0))))))
			(line__180(_arch 5 0 180(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(24))(_sens(30)))))
			(RUN(_arch 6 0 182(_prcs (_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(25)(26)(27)(28)(29)(30)(31)(32)(33)(38))(_sens(0)(1))(_mon)(_read(2)(8)(26)(27)(28)(29)(30)(32)(34)(35)(36)(38)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 81(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 92(_arch(_proc)))
			(_int ALU_OPERATION 9 0 106(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ARGSET (1 T_ARGSET)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (17)(38)(12)(13)(16)(14)(15)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . control_unit 10 -1)
)
I 000062 55 1083          1546818780386 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546818780387 2019.01.06 18:53:00)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 73772f7225252464752661282775707477757a7525)
	(_ent
		(_time 1546813729006)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__51(_arch 1 0 51(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000051 55 1628          1546823946634 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546823946635 2019.01.06 20:19:06)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1d1b1f1a1a4b4c0b184f5e46491b1c1b4e1a181b1c)
	(_ent
		(_time 1546813663071)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 2245          1546828815592 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546828815593 2019.01.06 21:40:15)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 76747777752176602378642d2e7022707370227020)
	(_ent
		(_time 1546813662905)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_simple)(_trgt(4)(5))(_sens(1)(2)(3)(4))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
V 000055 55 2036 1546828815706 microcontroller_package
(_unit VHDL (microcontroller_package 0 7)
	(_version vd0)
	(_time 1546828815707 2019.01.06 21:40:15)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code f3f1f2a3f9a4a4e4f5a3b5a9a1f5a5f5a6f4f7f4f1)
	(_object
		(_cnst (_int word_size -1 0 8(_ent((i 16)))))
		(_cnst (_int opcode_size -1 0 9(_ent((i 7)))))
		(_cnst (_int reg_addr_size -1 0 10(_ent((i 3)))))
		(_cnst (_int num_general_registers -1 0 11(_ent((i 8)))))
		(_cnst (_int num_fetch_registers -1 0 12(_ent((i 2)))))
		(_cnst (_int index_FLAG_CARRY -1 0 14(_ent((i 7)))))
		(_cnst (_int index_FLAG_OVERFLOW -1 0 15(_ent((i 6)))))
		(_cnst (_int index_FLAG_NEGATIVE -1 0 16(_ent((i 5)))))
		(_cnst (_int index_FLAG_ZERO -1 0 17(_ent((i 4)))))
		(_type (_int T_WORD 0 19(_array -2 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_TABLE 0 20(_array -1 ((_dto i 6 i 0)))))
		(_type (_int T_LOAD 0 21(_array -2 ((_dto i 1 i 0)))))
		(_type (_int T_OPCODE 0 22(_array -2 ((_dto i 6 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 23(_array 0 ((_to i 0 i 1)))))
		(_type (_int T_REGF_ADDR 0 24(_array -2 ((_dto i 2 i 0)))))
		(_type (_int T_SUBSTATE 0 25(_scalar (_to i 0 i 7))))
		(_type (_int T_STATUS 0 26(_array -2 ((_dto i 7 i 0)))))
		(_type (_int T_BUS_SELECT 0 28(_enum1 sel_alu_out sel_ram_data sel_rom_data sel_regf_rdata1 sel_regf_rdata2 sel_fetch_reg (_to i 0 i 5))))
		(_type (_int T_ALU_SELECT 0 37(_enum1 sel_add sel_sub sel_neg sel_inc sel_dec sel_pass sel_and sel_or sel_xor sel_not sel_lsl sel_lsr sel_asr (_to i 0 i 12))))
		(_type (_int T_CPU_STATE 0 53(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction halt (_to i 0 i 7))))
		(_type (_int T_ARGSET 0 76(_enum1 argset_reg_reg argset_reg_num argset_reg (_to i 0 i 2))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2012          1546828815748 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546828815749 2019.01.06 21:40:15)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 121146151545410419150149471417151017441414)
	(_ent
		(_time 1546828815730)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000044 55 10945         1546828815966 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546828815967 2019.01.06 21:40:15)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code edefb8bfb9bbbcfbeeebe9ebf8b7bfeaedeae8ebeeeaed)
	(_ent
		(_time 1546828815875)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_BUS0_sel -3 0 33(_ent (_out))))
				(_port (_int out_BUS1_sel -3 0 34(_ent (_out))))
				(_port (_int out_ALU_loadA -4 0 36(_ent (_out))))
				(_port (_int out_ALU_loadB -4 0 37(_ent (_out))))
				(_port (_int out_RAM_loadAddr -4 0 38(_ent (_out))))
				(_port (_int out_RAM_loadData -4 0 39(_ent (_out))))
				(_port (_int out_regf_loadWData -4 0 40(_ent (_out))))
				(_port (_int out_fetchLUT_load -4 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -5 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -6 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -6 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -6 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_RAM_rw -1 0 48(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 49(_ent (_out))))
				(_port (_int out_fetched_word -2 0 51(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 56(_ent (_in))))
				(_port (_int B -2 0 57(_ent (_in))))
				(_port (_int SEL -5 0 58(_ent (_in))))
				(_port (_int Y -2 0 59(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 60(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 61(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 62(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 63(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 68(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 68(_ent)))
				(_port (_int i_clk -1 0 70(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 71(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 71(_ent (_in))))
				(_port (_int i_rw -1 0 72(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 73(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 73(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 77(_ent (_in))))
				(_port (_int i_raddr2 2 0 78(_ent (_in))))
				(_port (_int i_waddr 3 0 79(_ent (_in))))
				(_port (_int i_data -2 0 80(_ent (_in))))
				(_port (_int i_rw -1 0 81(_ent (_in))))
				(_port (_int o_data1 -2 0 82(_ent (_out))))
				(_port (_int o_data2 -2 0 83(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 88(_ent (_in))))
				(_port (_int o_num_fetches 5 0 89(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 140(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_fetchLUT_load)(ctrl_fetchLUT_load))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_RAM_rw)(ctrl_RAM_rw))
			((out_ROM_addr)(rom_addr))
			((out_fetched_word)(ctrl_fetched_word))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(_open))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_fetchLUT_load)(out_fetchLUT_load))
				((out_ALU_sel)(out_ALU_sel))
				((out_regf_raddr1)(out_regf_raddr1))
				((out_regf_raddr2)(out_regf_raddr2))
				((out_regf_waddr)(out_regf_waddr))
				((out_regf_rw)(out_regf_rw))
				((out_RAM_rw)(out_RAM_rw))
				((out_ROM_addr)(out_ROM_addr))
				((out_fetched_word)(out_fetched_word))
			)
		)
	)
	(_inst comp_ALU 0 175(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 187(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ctrl_RAM_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 198(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 209(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 220(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 77(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 78(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 79(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 88(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 89(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 94(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 95(_arch(_uni))))
		(_sig (_int alu_output -2 0 96(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 97(_arch(_uni))))
		(_sig (_int ram_addr -2 0 100(_arch(_uni))))
		(_sig (_int ram_data -2 0 101(_arch(_uni))))
		(_sig (_int rom_addr -2 0 104(_arch(_uni))))
		(_sig (_int rom_data -2 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -9 0 109(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 112(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 113(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 114(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 117(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 118(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 118(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 119(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 119(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -4 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -4 0 123(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -4 0 125(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -4 0 126(_arch(_uni))))
		(_sig (_int ctrl_RAM_rw -1 0 127(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -4 0 128(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -3 0 129(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -3 0 130(_arch(_uni))))
		(_sig (_int ctrl_fetchLUT_load -4 0 131(_arch(_uni))))
		(_sig (_int ctrl_fetched_word -2 0 133(_arch(_uni))))
		(_sig (_int BUS0 -2 0 136(_arch(_uni))))
		(_sig (_int BUS1 -2 0 137(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_prcs (_simple)(_trgt(32))(_sens(6)(9)(11)(14)(15)(28)(32))(_read(31)))))
			(line__240(_arch 1 0 240(_prcs (_simple)(_trgt(33))(_sens(6)(9)(11)(14)(15)(29)(33))(_read(31)))))
			(line__254(_arch 2 0 254(_prcs (_simple)(_trgt(4))(_sens(21)(32)(33)))))
			(line__266(_arch 3 0 266(_prcs (_simple)(_trgt(5))(_sens(22)(32)(33)))))
			(line__278(_arch 4 0 278(_prcs (_simple)(_trgt(8))(_sens(24)(32)(33)))))
			(line__290(_arch 5 0 290(_prcs (_simple)(_trgt(9))(_sens(25)(32)(33)))))
			(line__302(_arch 6 0 302(_prcs (_simple)(_trgt(16))(_sens(27)(32)(33)))))
			(line__313(_arch 7 0 313(_prcs (_simple)(_trgt(13))(_sens(30)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 8 -1)
)
I 000062 55 1083          1546828816049 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546828816050 2019.01.06 21:40:16)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 3b38323e3c6d6c2c3c3d29606f3d383c3f3d323d6d)
	(_ent
		(_time 1546813729006)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__57(_arch 1 0 57(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000051 55 1628          1546828816164 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546828816165 2019.01.06 21:40:16)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code b8bbb9ece3eee9aebdeafbe3ecbeb9beebbfbdbeb9)
	(_ent
		(_time 1546828816158)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000056 55 1457          1546828816232 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546828816233 2019.01.06 21:40:16)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f7f4f4a6f0a1a6e2a2a1e3ada4f1f4f0f7f0f2f2a1)
	(_ent
		(_time 1546828816227)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546828816238 2019.01.06 21:40:16)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f7f5f3a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546828816301 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546828816302 2019.01.06 21:40:16)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 45474647451216534913561e104340424740134343)
	(_ent
		(_time 1546828816298)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546828816309 2019.01.06 21:40:16)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 45474047451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2556          1546828816395 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546828816396 2019.01.06 21:40:16)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code a2a1f7f5a5f5a2b4f1a2b0f9faa7f4a5a6a4a0a4f6)
	(_ent
		(_time 1546828816391)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 1 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 2 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 3 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_sig (_int i_address -3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -3 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 0 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546828816402 2019.01.06 21:40:16)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code a2a0a7f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546828816473 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546828816474 2019.01.06 21:40:16)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f1f2f1a1a3a7a0e4aea0e5aba2f7f0f7a2f6f4f4a7)
	(_ent
		(_time 1546828816470)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546828816480 2019.01.06 21:40:16)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f1f3f4a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546828816543 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546828816544 2019.01.06 21:40:16)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 2f2c242b2c797838292f3d747b292c282b29262979)
	(_ent
		(_time 1546813729599)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546828816549 2019.01.06 21:40:16)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 2f2d292b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2245          1546828845283 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546828845284 2019.01.06 21:40:45)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 6d383b6d3c3a6d7b38637f36356b396b686b396b3b)
	(_ent
		(_time 1546813662905)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_simple)(_trgt(4)(5))(_sens(1)(2)(3)(4))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546828845357 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546828845358 2019.01.06 21:40:45)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code bce8bce8eaebefaab7bbafe7e9bab9bbbeb9eababa)
	(_ent
		(_time 1546828815730)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000044 55 10945         1546828845485 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546828845486 2019.01.06 21:40:45)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 396c393d306f682f3a3f3d3f2c636b3e393e3c3f3a3e39)
	(_ent
		(_time 1546828815875)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_BUS0_sel -3 0 33(_ent (_out))))
				(_port (_int out_BUS1_sel -3 0 34(_ent (_out))))
				(_port (_int out_ALU_loadA -4 0 36(_ent (_out))))
				(_port (_int out_ALU_loadB -4 0 37(_ent (_out))))
				(_port (_int out_RAM_loadAddr -4 0 38(_ent (_out))))
				(_port (_int out_RAM_loadData -4 0 39(_ent (_out))))
				(_port (_int out_regf_loadWData -4 0 40(_ent (_out))))
				(_port (_int out_fetchLUT_load -4 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -5 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -6 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -6 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -6 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_RAM_rw -1 0 48(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 49(_ent (_out))))
				(_port (_int out_fetched_word -2 0 51(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 56(_ent (_in))))
				(_port (_int B -2 0 57(_ent (_in))))
				(_port (_int SEL -5 0 58(_ent (_in))))
				(_port (_int Y -2 0 59(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 60(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 61(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 62(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 63(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 68(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 68(_ent)))
				(_port (_int i_clk -1 0 70(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 71(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 71(_ent (_in))))
				(_port (_int i_rw -1 0 72(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 73(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 73(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 77(_ent (_in))))
				(_port (_int i_raddr2 2 0 78(_ent (_in))))
				(_port (_int i_waddr 3 0 79(_ent (_in))))
				(_port (_int i_data -2 0 80(_ent (_in))))
				(_port (_int i_rw -1 0 81(_ent (_in))))
				(_port (_int o_data1 -2 0 82(_ent (_out))))
				(_port (_int o_data2 -2 0 83(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 88(_ent (_in))))
				(_port (_int o_num_fetches 5 0 89(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 140(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_fetchLUT_load)(ctrl_fetchLUT_load))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_RAM_rw)(ctrl_RAM_rw))
			((out_ROM_addr)(rom_addr))
			((out_fetched_word)(ctrl_fetched_word))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(_open))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_fetchLUT_load)(out_fetchLUT_load))
				((out_ALU_sel)(out_ALU_sel))
				((out_regf_raddr1)(out_regf_raddr1))
				((out_regf_raddr2)(out_regf_raddr2))
				((out_regf_waddr)(out_regf_waddr))
				((out_regf_rw)(out_regf_rw))
				((out_RAM_rw)(out_RAM_rw))
				((out_ROM_addr)(out_ROM_addr))
				((out_fetched_word)(out_fetched_word))
			)
		)
	)
	(_inst comp_ALU 0 175(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 187(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ctrl_RAM_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 198(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 209(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 220(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 77(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 78(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 79(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 88(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 89(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 94(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 95(_arch(_uni))))
		(_sig (_int alu_output -2 0 96(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 97(_arch(_uni))))
		(_sig (_int ram_addr -2 0 100(_arch(_uni))))
		(_sig (_int ram_data -2 0 101(_arch(_uni))))
		(_sig (_int rom_addr -2 0 104(_arch(_uni))))
		(_sig (_int rom_data -2 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -9 0 109(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 112(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 113(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 114(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 117(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 118(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 118(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 119(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 119(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -4 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -4 0 123(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -4 0 125(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -4 0 126(_arch(_uni))))
		(_sig (_int ctrl_RAM_rw -1 0 127(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -4 0 128(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -3 0 129(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -3 0 130(_arch(_uni))))
		(_sig (_int ctrl_fetchLUT_load -4 0 131(_arch(_uni))))
		(_sig (_int ctrl_fetched_word -2 0 133(_arch(_uni))))
		(_sig (_int BUS0 -2 0 136(_arch(_uni))))
		(_sig (_int BUS1 -2 0 137(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_prcs (_simple)(_trgt(32))(_sens(6)(9)(11)(14)(15)(28)(32))(_read(31)))))
			(line__240(_arch 1 0 240(_prcs (_simple)(_trgt(33))(_sens(6)(9)(11)(14)(15)(29)(33))(_read(31)))))
			(line__254(_arch 2 0 254(_prcs (_simple)(_trgt(4))(_sens(21)(32)(33)))))
			(line__266(_arch 3 0 266(_prcs (_simple)(_trgt(5))(_sens(22)(32)(33)))))
			(line__278(_arch 4 0 278(_prcs (_simple)(_trgt(8))(_sens(24)(32)(33)))))
			(line__290(_arch 5 0 290(_prcs (_simple)(_trgt(9))(_sens(25)(32)(33)))))
			(line__302(_arch 6 0 302(_prcs (_simple)(_trgt(16))(_sens(27)(32)(33)))))
			(line__313(_arch 7 0 313(_prcs (_simple)(_trgt(13))(_sens(30)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 8 -1)
)
I 000062 55 1083          1546828845553 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546828845554 2019.01.06 21:40:45)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 87d28d89d5d1d090808195dcd381848083818e81d1)
	(_ent
		(_time 1546813729006)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__57(_arch 1 0 57(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000051 55 1628          1546828845653 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546828845654 2019.01.06 21:40:45)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code e4b1e6b7b3b2b5f2e1b6a7bfb0e2e5e2b7e3e1e2e5)
	(_ent
		(_time 1546828816158)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000056 55 1457          1546828845722 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546828845723 2019.01.06 21:40:45)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 336634373065622666652769603530343334363665)
	(_ent
		(_time 1546828816227)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546828845728 2019.01.06 21:40:45)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3367333635656424373221696735663530353b3665)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546828845795 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546828845796 2019.01.06 21:40:45)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 71257770752622677d27622a247774767374277777)
	(_ent
		(_time 1546828816298)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546828845801 2019.01.06 21:40:45)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 81d5818f85d7d696858093dbd587d48782878984d7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2556          1546828845866 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546828845867 2019.01.06 21:40:45)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code bfeaefebece8bfa9ecbfade4e7bae9b8bbb9bdb9eb)
	(_ent
		(_time 1546828816391)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 1 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 2 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 3 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_sig (_int i_address -3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -3 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 0 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546828845871 2019.01.06 21:40:45)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code bfebbfebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546828845933 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546828845934 2019.01.06 21:40:45)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code feabfbaef8a8afeba1afeaa4adf8fff8adf9fbfba8)
	(_ent
		(_time 1546828816470)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546828845939 2019.01.06 21:40:45)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code feaafeaeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546828846002 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546828846003 2019.01.06 21:40:46)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 3c6930393a6a6b2b3a3c2e67683a3f3b383a353a6a)
	(_ent
		(_time 1546813729599)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546828846007 2019.01.06 21:40:46)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 4c184d4e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2245          1546828883564 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546828883565 2019.01.06 21:41:23)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code f7f4a4a7f5a0f7e1a2f9e5acaff1a3f1f2f1a3f1a1)
	(_ent
		(_time 1546813662905)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_simple)(_trgt(4)(5))(_sens(4)(1)(2)(3))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546828883640 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546828883641 2019.01.06 21:41:23)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 45474f47451216534e42561e104340424740134343)
	(_ent
		(_time 1546828815730)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000044 55 10945         1546828883760 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546828883761 2019.01.06 21:41:23)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code c2c1c996c09493d4c1c4c6c4d79890c5c2c5c7c4c1c5c2)
	(_ent
		(_time 1546828815875)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_BUS0_sel -3 0 33(_ent (_out))))
				(_port (_int out_BUS1_sel -3 0 34(_ent (_out))))
				(_port (_int out_ALU_loadA -4 0 36(_ent (_out))))
				(_port (_int out_ALU_loadB -4 0 37(_ent (_out))))
				(_port (_int out_RAM_loadAddr -4 0 38(_ent (_out))))
				(_port (_int out_RAM_loadData -4 0 39(_ent (_out))))
				(_port (_int out_regf_loadWData -4 0 40(_ent (_out))))
				(_port (_int out_fetchLUT_load -4 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -5 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -6 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -6 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -6 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_RAM_rw -1 0 48(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 49(_ent (_out))))
				(_port (_int out_fetched_word -2 0 51(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 56(_ent (_in))))
				(_port (_int B -2 0 57(_ent (_in))))
				(_port (_int SEL -5 0 58(_ent (_in))))
				(_port (_int Y -2 0 59(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 60(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 61(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 62(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 63(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 68(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 68(_ent)))
				(_port (_int i_clk -1 0 70(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 71(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 71(_ent (_in))))
				(_port (_int i_rw -1 0 72(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 73(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 73(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 77(_ent (_in))))
				(_port (_int i_raddr2 2 0 78(_ent (_in))))
				(_port (_int i_waddr 3 0 79(_ent (_in))))
				(_port (_int i_data -2 0 80(_ent (_in))))
				(_port (_int i_rw -1 0 81(_ent (_in))))
				(_port (_int o_data1 -2 0 82(_ent (_out))))
				(_port (_int o_data2 -2 0 83(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 88(_ent (_in))))
				(_port (_int o_num_fetches 5 0 89(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 140(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_fetchLUT_load)(ctrl_fetchLUT_load))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_RAM_rw)(ctrl_RAM_rw))
			((out_ROM_addr)(rom_addr))
			((out_fetched_word)(ctrl_fetched_word))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(_open))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_fetchLUT_load)(out_fetchLUT_load))
				((out_ALU_sel)(out_ALU_sel))
				((out_regf_raddr1)(out_regf_raddr1))
				((out_regf_raddr2)(out_regf_raddr2))
				((out_regf_waddr)(out_regf_waddr))
				((out_regf_rw)(out_regf_rw))
				((out_RAM_rw)(out_RAM_rw))
				((out_ROM_addr)(out_ROM_addr))
				((out_fetched_word)(out_fetched_word))
			)
		)
	)
	(_inst comp_ALU 0 175(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 187(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ctrl_RAM_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 198(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 209(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 220(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 77(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 78(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 79(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 88(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 89(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 94(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 95(_arch(_uni))))
		(_sig (_int alu_output -2 0 96(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 97(_arch(_uni))))
		(_sig (_int ram_addr -2 0 100(_arch(_uni))))
		(_sig (_int ram_data -2 0 101(_arch(_uni))))
		(_sig (_int rom_addr -2 0 104(_arch(_uni))))
		(_sig (_int rom_data -2 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -9 0 109(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 112(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 113(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 114(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 117(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 118(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 118(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 119(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 119(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -4 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -4 0 123(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -4 0 125(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -4 0 126(_arch(_uni))))
		(_sig (_int ctrl_RAM_rw -1 0 127(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -4 0 128(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -3 0 129(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -3 0 130(_arch(_uni))))
		(_sig (_int ctrl_fetchLUT_load -4 0 131(_arch(_uni))))
		(_sig (_int ctrl_fetched_word -2 0 133(_arch(_uni))))
		(_sig (_int BUS0 -2 0 136(_arch(_uni))))
		(_sig (_int BUS1 -2 0 137(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_prcs (_simple)(_trgt(32))(_sens(6)(9)(11)(14)(15)(28)(32))(_read(31)))))
			(line__240(_arch 1 0 240(_prcs (_simple)(_trgt(33))(_sens(6)(9)(11)(14)(15)(29)(33))(_read(31)))))
			(line__254(_arch 2 0 254(_prcs (_simple)(_trgt(4))(_sens(21)(32)(33)))))
			(line__266(_arch 3 0 266(_prcs (_simple)(_trgt(5))(_sens(22)(32)(33)))))
			(line__278(_arch 4 0 278(_prcs (_simple)(_trgt(8))(_sens(24)(32)(33)))))
			(line__290(_arch 5 0 290(_prcs (_simple)(_trgt(9))(_sens(25)(32)(33)))))
			(line__302(_arch 6 0 302(_prcs (_simple)(_trgt(16))(_sens(27)(32)(33)))))
			(line__313(_arch 7 0 313(_prcs (_simple)(_trgt(13))(_sens(30)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 8 -1)
)
I 000062 55 1083          1546828883825 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546828883826 2019.01.06 21:41:23)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 00030006555657170706125b540603070406090656)
	(_ent
		(_time 1546813729006)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__57(_arch 1 0 57(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 6330          1546828883934 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 51))
	(_version vd0)
	(_time 1546828883935 2019.01.06 21:41:23)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 6e6d646e6d396f796a6a6f3b28346c6b38696b683b6867)
	(_ent
		(_time 1546828816126)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out)(_param_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_fetchLUT_load -5 0 37(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 42(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 43(_ent(_out)(_param_out))))
		(_port (_int out_RAM_rw -1 0 44(_ent(_out))))
		(_port (_int out_ROM_addr -2 0 45(_ent(_out))))
		(_port (_int out_fetched_word -2 0 47(_ent(_out)(_param_out))))
		(_sig (_int ctrl_state -8 0 53(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 54(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 55(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 56(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 56(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 58(_arch(_uni))))
		(_sig (_int r_status -10 0 60(_arch(_uni)(_param_out))))
		(_sig (_int r_pc -2 0 61(_arch(_uni))))
		(_sig (_int r_ir -2 0 63(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 68(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 69(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 70(_arch(_uni))))
		(_sig (_int r_fetch -11 0 72(_arch(_uni))))
		(_prcs
			(line__182(_arch 0 0 182(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(34))(_sens(33(d_15_9))))))
			(line__183(_arch 1 0 183(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(34)))))
			(line__187(_arch 2 0 187(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(35))(_sens(33(d_8_6))))))
			(line__188(_arch 3 0 188(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(36))(_sens(33(d_5_3))))))
			(line__189(_arch 4 0 189(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(37))(_sens(33(d_2_0))))))
			(line__191(_arch 5 0 191(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(24))(_sens(30)))))
			(RUN(_arch 6 0 193(_prcs (_simple)(_trgt(26)(27)(28)(29)(30)(31)(32)(33)(38)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(25))(_sens(0)(1))(_mon)(_read(26)(27)(28)(29)(30)(31(6))(31(5))(31(4))(32)(34)(35)(36)(38)(2)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 81(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 92(_arch(_proc)))
			(_int ALU_OPERATION 9 0 106(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_STATUS (1 T_STATUS)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ARGSET (1 T_ARGSET)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_CARRY (1 index_FLAG_CARRY)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_OVERFLOW (1 index_FLAG_OVERFLOW)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_NEGATIVE (1 index_FLAG_NEGATIVE)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_ZERO (1 index_FLAG_ZERO)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (17)(38)(12)(13)(16)(31)(14)(15)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . control_unit 10 -1)
)
I 000051 55 1628          1546828884137 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546828884138 2019.01.06 21:41:24)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 393a693c636f682f3c6b7a626d3f383f6a3e3c3f38)
	(_ent
		(_time 1546828816158)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000056 55 1457          1546828884204 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546828884205 2019.01.06 21:41:24)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 77742577702126622221632d247174707770727221)
	(_ent
		(_time 1546828816227)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546828884210 2019.01.06 21:41:24)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 8785d28985d1d090838695ddd381d28184818f82d1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546828884273 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546828884274 2019.01.06 21:41:24)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code c5c79690c59296d3c993d69e90c3c0c2c7c093c3c3)
	(_ent
		(_time 1546828816298)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546828884279 2019.01.06 21:41:24)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code c5c79090c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2556          1546828884342 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546828884343 2019.01.06 21:41:24)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 04070202055304125704165f5c0152030002060250)
	(_ent
		(_time 1546828816391)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 1 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 2 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 3 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_sig (_int i_address -3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -3 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 0 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546828884348 2019.01.06 21:41:24)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 14164213154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546828884415 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546828884416 2019.01.06 21:41:24)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 52510151030403470d034608015453540155575704)
	(_ent
		(_time 1546828816470)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546828884422 2019.01.06 21:41:24)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 5250045155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546828884485 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546828884486 2019.01.06 21:41:24)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 9192ca9ec5c7c686979183cac597929695979897c7)
	(_ent
		(_time 1546813729599)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546828884491 2019.01.06 21:41:24)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code a0a2f6f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2245          1546829078696 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546829078697 2019.01.06 21:44:38)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3b386d3e6c6c3b2d6e352960633d6f3d3e3d6f3d6d)
	(_ent
		(_time 1546813662905)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_simple)(_trgt(4)(5))(_sens(4)(1)(2)(3))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546829078794 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546829078795 2019.01.06 21:44:38)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 999b999695ceca8f929e8ac2cc9f9c9e9b9ccf9f9f)
	(_ent
		(_time 1546828815730)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000044 55 10945         1546829078915 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546829078916 2019.01.06 21:44:38)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 161516101040470015101210034c441116111310151116)
	(_ent
		(_time 1546828815875)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_BUS0_sel -3 0 33(_ent (_out))))
				(_port (_int out_BUS1_sel -3 0 34(_ent (_out))))
				(_port (_int out_ALU_loadA -4 0 36(_ent (_out))))
				(_port (_int out_ALU_loadB -4 0 37(_ent (_out))))
				(_port (_int out_RAM_loadAddr -4 0 38(_ent (_out))))
				(_port (_int out_RAM_loadData -4 0 39(_ent (_out))))
				(_port (_int out_regf_loadWData -4 0 40(_ent (_out))))
				(_port (_int out_fetchLUT_load -4 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -5 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -6 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -6 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -6 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_RAM_rw -1 0 48(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 49(_ent (_out))))
				(_port (_int out_fetched_word -2 0 51(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 56(_ent (_in))))
				(_port (_int B -2 0 57(_ent (_in))))
				(_port (_int SEL -5 0 58(_ent (_in))))
				(_port (_int Y -2 0 59(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 60(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 61(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 62(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 63(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 68(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 68(_ent)))
				(_port (_int i_clk -1 0 70(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 71(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 71(_ent (_in))))
				(_port (_int i_rw -1 0 72(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 73(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 73(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 77(_ent (_in))))
				(_port (_int i_raddr2 2 0 78(_ent (_in))))
				(_port (_int i_waddr 3 0 79(_ent (_in))))
				(_port (_int i_data -2 0 80(_ent (_in))))
				(_port (_int i_rw -1 0 81(_ent (_in))))
				(_port (_int o_data1 -2 0 82(_ent (_out))))
				(_port (_int o_data2 -2 0 83(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 88(_ent (_in))))
				(_port (_int o_num_fetches 5 0 89(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 140(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_fetchLUT_load)(ctrl_fetchLUT_load))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_RAM_rw)(ctrl_RAM_rw))
			((out_ROM_addr)(rom_addr))
			((out_fetched_word)(ctrl_fetched_word))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(_open))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_fetchLUT_load)(out_fetchLUT_load))
				((out_ALU_sel)(out_ALU_sel))
				((out_regf_raddr1)(out_regf_raddr1))
				((out_regf_raddr2)(out_regf_raddr2))
				((out_regf_waddr)(out_regf_waddr))
				((out_regf_rw)(out_regf_rw))
				((out_RAM_rw)(out_RAM_rw))
				((out_ROM_addr)(out_ROM_addr))
				((out_fetched_word)(out_fetched_word))
			)
		)
	)
	(_inst comp_ALU 0 175(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 187(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ctrl_RAM_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 198(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 209(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 220(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 77(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 78(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 79(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 88(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 89(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 94(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 95(_arch(_uni))))
		(_sig (_int alu_output -2 0 96(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 97(_arch(_uni))))
		(_sig (_int ram_addr -2 0 100(_arch(_uni))))
		(_sig (_int ram_data -2 0 101(_arch(_uni))))
		(_sig (_int rom_addr -2 0 104(_arch(_uni))))
		(_sig (_int rom_data -2 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -9 0 109(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 112(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 113(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 114(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 117(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 118(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 118(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 119(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 119(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -4 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -4 0 123(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -4 0 125(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -4 0 126(_arch(_uni))))
		(_sig (_int ctrl_RAM_rw -1 0 127(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -4 0 128(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -3 0 129(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -3 0 130(_arch(_uni))))
		(_sig (_int ctrl_fetchLUT_load -4 0 131(_arch(_uni))))
		(_sig (_int ctrl_fetched_word -2 0 133(_arch(_uni))))
		(_sig (_int BUS0 -2 0 136(_arch(_uni))))
		(_sig (_int BUS1 -2 0 137(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_prcs (_simple)(_trgt(32))(_sens(6)(9)(11)(14)(15)(28)(32))(_read(31)))))
			(line__240(_arch 1 0 240(_prcs (_simple)(_trgt(33))(_sens(6)(9)(11)(14)(15)(29)(33))(_read(31)))))
			(line__254(_arch 2 0 254(_prcs (_simple)(_trgt(4))(_sens(21)(32)(33)))))
			(line__266(_arch 3 0 266(_prcs (_simple)(_trgt(5))(_sens(22)(32)(33)))))
			(line__278(_arch 4 0 278(_prcs (_simple)(_trgt(8))(_sens(24)(32)(33)))))
			(line__290(_arch 5 0 290(_prcs (_simple)(_trgt(9))(_sens(25)(32)(33)))))
			(line__302(_arch 6 0 302(_prcs (_simple)(_trgt(16))(_sens(27)(32)(33)))))
			(line__313(_arch 7 0 313(_prcs (_simple)(_trgt(13))(_sens(30)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 8 -1)
)
I 000062 55 1083          1546829078981 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546829078982 2019.01.06 21:44:38)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 55565f56050302425253470e0153565251535c5303)
	(_ent
		(_time 1546813729006)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__57(_arch 1 0 57(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 6330          1546829079069 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 51))
	(_version vd0)
	(_time 1546829079070 2019.01.06 21:44:39)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code b2b1b2e6e6e5b3a5b6b6b3e7f4e8b0b7e4b5b7b4e7b4bb)
	(_ent
		(_time 1546828816126)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out)(_param_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_fetchLUT_load -5 0 37(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 42(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 43(_ent(_out)(_param_out))))
		(_port (_int out_RAM_rw -1 0 44(_ent(_out))))
		(_port (_int out_ROM_addr -2 0 45(_ent(_out))))
		(_port (_int out_fetched_word -2 0 47(_ent(_out)(_param_out))))
		(_sig (_int ctrl_state -8 0 53(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 54(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 55(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 56(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 56(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 58(_arch(_uni))))
		(_sig (_int r_status -10 0 60(_arch(_uni)(_param_out))))
		(_sig (_int r_pc -2 0 61(_arch(_uni))))
		(_sig (_int r_ir -2 0 63(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 68(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 69(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 70(_arch(_uni))))
		(_sig (_int r_fetch -11 0 72(_arch(_uni))))
		(_prcs
			(line__182(_arch 0 0 182(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(34))(_sens(33(d_15_9))))))
			(line__183(_arch 1 0 183(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(34)))))
			(line__187(_arch 2 0 187(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(35))(_sens(33(d_8_6))))))
			(line__188(_arch 3 0 188(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(36))(_sens(33(d_5_3))))))
			(line__189(_arch 4 0 189(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(37))(_sens(33(d_2_0))))))
			(line__191(_arch 5 0 191(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(24))(_sens(30)))))
			(RUN(_arch 6 0 193(_prcs (_simple)(_trgt(26)(27)(28)(29)(30)(31)(32)(33)(38)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(25))(_sens(0)(1))(_mon)(_read(26)(27)(28)(29)(30)(31(6))(31(5))(31(4))(32)(34)(35)(36)(38)(2)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 81(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 92(_arch(_proc)))
			(_int ALU_OPERATION 9 0 106(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_STATUS (1 T_STATUS)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ARGSET (1 T_ARGSET)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_CARRY (1 index_FLAG_CARRY)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_OVERFLOW (1 index_FLAG_OVERFLOW)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_NEGATIVE (1 index_FLAG_NEGATIVE)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_ZERO (1 index_FLAG_ZERO)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (17)(38)(12)(13)(16)(31)(14)(15)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . control_unit 10 -1)
)
I 000051 55 1628          1546829079270 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546829079271 2019.01.06 21:44:39)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 7d7e787c7a2b2c6b782f3e26297b7c7b2e7a787b7c)
	(_ent
		(_time 1546828816158)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000056 55 1457          1546829079337 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546829079338 2019.01.06 21:44:39)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code bcbfbbe9efeaeda9e9eaa8e6efbabfbbbcbbb9b9ea)
	(_ent
		(_time 1546828816227)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546829079342 2019.01.06 21:44:39)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code bcbebce8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546829079406 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546829079407 2019.01.06 21:44:39)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code faf8fcaaaeada9ecf6ace9a1affcfffdf8ffacfcfc)
	(_ent
		(_time 1546828816298)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546829079413 2019.01.06 21:44:39)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 0a080b0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2556          1546829079477 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546829079478 2019.01.06 21:44:39)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 494a184b451e495f1a495b12114c1f4e4d4f4b4f1d)
	(_ent
		(_time 1546828816391)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 1 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 2 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 3 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_sig (_int i_address -3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -3 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 0 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546829079483 2019.01.06 21:44:39)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 494b484b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546829079549 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546829079550 2019.01.06 21:44:39)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 87848389d3d1d692d8d693ddd4818681d4808282d1)
	(_ent
		(_time 1546828816470)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546829079555 2019.01.06 21:44:39)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9795969895c1c080939685cdc391c29194919f92c1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546829079618 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546829079619 2019.01.06 21:44:39)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code d5d6d987858382c2d3d5c78e81d3d6d2d1d3dcd383)
	(_ent
		(_time 1546813729599)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546829079623 2019.01.06 21:44:39)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code d5d7d487d58382c2d1d4c78f81d380d3d6d3ddd083)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000053 55 6330          1546829327815 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 51))
	(_version vd0)
	(_time 1546829327816 2019.01.06 21:48:47)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 515604520606504655555004170b535407565457045758)
	(_ent
		(_time 1546828816126)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out)(_param_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_fetchLUT_load -5 0 37(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 42(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 43(_ent(_out)(_param_out))))
		(_port (_int out_RAM_rw -1 0 44(_ent(_out))))
		(_port (_int out_ROM_addr -2 0 45(_ent(_out))))
		(_port (_int out_fetched_word -2 0 47(_ent(_out)(_param_out))))
		(_sig (_int ctrl_state -8 0 53(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 54(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 55(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 56(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 56(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 58(_arch(_uni))))
		(_sig (_int r_status -10 0 60(_arch(_uni)(_param_out))))
		(_sig (_int r_pc -2 0 61(_arch(_uni))))
		(_sig (_int r_ir -2 0 63(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 68(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 69(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 70(_arch(_uni))))
		(_sig (_int r_fetch -11 0 72(_arch(_uni))))
		(_prcs
			(line__182(_arch 0 0 182(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(34))(_sens(33(d_15_9))))))
			(line__183(_arch 1 0 183(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(34)))))
			(line__187(_arch 2 0 187(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(35))(_sens(33(d_8_6))))))
			(line__188(_arch 3 0 188(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(36))(_sens(33(d_5_3))))))
			(line__189(_arch 4 0 189(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(37))(_sens(33(d_2_0))))))
			(line__191(_arch 5 0 191(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(24))(_sens(30)))))
			(RUN(_arch 6 0 193(_prcs (_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(25)(26)(27)(28)(29)(30)(31)(32)(33)(38))(_sens(0)(1))(_mon)(_read(2)(4)(5)(6)(7)(8)(26)(27)(28)(29)(30)(31(6))(31(5))(31(4))(32)(34)(35)(36)(38)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 81(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 92(_arch(_proc)))
			(_int ALU_OPERATION 9 0 106(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_STATUS (1 T_STATUS)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ARGSET (1 T_ARGSET)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_CARRY (1 index_FLAG_CARRY)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_OVERFLOW (1 index_FLAG_OVERFLOW)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_NEGATIVE (1 index_FLAG_NEGATIVE)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_ZERO (1 index_FLAG_ZERO)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (17)(38)(12)(13)(16)(31)(14)(15)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . control_unit 10 -1)
)
I 000051 55 2245          1546829684867 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546829684868 2019.01.06 21:54:44)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 17184110154017014219054c4f1143111211431141)
	(_ent
		(_time 1546813662905)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_simple)(_trgt(4)(5))(_sens(4)(1)(2)(3))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2012          1546829684989 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546829684990 2019.01.06 21:54:44)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 949a949b95c3c7829f9387cfc19291939691c29292)
	(_ent
		(_time 1546828815730)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000044 55 10945         1546829685110 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546829685111 2019.01.06 21:54:45)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 020d020500545314010406041758500502050704010502)
	(_ent
		(_time 1546828815875)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_BUS0_sel -3 0 33(_ent (_out))))
				(_port (_int out_BUS1_sel -3 0 34(_ent (_out))))
				(_port (_int out_ALU_loadA -4 0 36(_ent (_out))))
				(_port (_int out_ALU_loadB -4 0 37(_ent (_out))))
				(_port (_int out_RAM_loadAddr -4 0 38(_ent (_out))))
				(_port (_int out_RAM_loadData -4 0 39(_ent (_out))))
				(_port (_int out_regf_loadWData -4 0 40(_ent (_out))))
				(_port (_int out_fetchLUT_load -4 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -5 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -6 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -6 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -6 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_RAM_rw -1 0 48(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 49(_ent (_out))))
				(_port (_int out_fetched_word -2 0 51(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 56(_ent (_in))))
				(_port (_int B -2 0 57(_ent (_in))))
				(_port (_int SEL -5 0 58(_ent (_in))))
				(_port (_int Y -2 0 59(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 60(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 61(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 62(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 63(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 68(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 68(_ent)))
				(_port (_int i_clk -1 0 70(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 71(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 71(_ent (_in))))
				(_port (_int i_rw -1 0 72(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 73(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 73(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 77(_ent (_in))))
				(_port (_int i_raddr2 2 0 78(_ent (_in))))
				(_port (_int i_waddr 3 0 79(_ent (_in))))
				(_port (_int i_data -2 0 80(_ent (_in))))
				(_port (_int i_rw -1 0 81(_ent (_in))))
				(_port (_int o_data1 -2 0 82(_ent (_out))))
				(_port (_int o_data2 -2 0 83(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 88(_ent (_in))))
				(_port (_int o_num_fetches 5 0 89(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 140(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_fetchLUT_load)(ctrl_fetchLUT_load))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_RAM_rw)(ctrl_RAM_rw))
			((out_ROM_addr)(rom_addr))
			((out_fetched_word)(ctrl_fetched_word))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(_open))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_fetchLUT_load)(out_fetchLUT_load))
				((out_ALU_sel)(out_ALU_sel))
				((out_regf_raddr1)(out_regf_raddr1))
				((out_regf_raddr2)(out_regf_raddr2))
				((out_regf_waddr)(out_regf_waddr))
				((out_regf_rw)(out_regf_rw))
				((out_RAM_rw)(out_RAM_rw))
				((out_ROM_addr)(out_ROM_addr))
				((out_fetched_word)(out_fetched_word))
			)
		)
	)
	(_inst comp_ALU 0 175(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 187(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ctrl_RAM_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 198(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 209(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 220(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 77(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 78(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 79(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 88(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 89(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 94(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 95(_arch(_uni))))
		(_sig (_int alu_output -2 0 96(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 97(_arch(_uni))))
		(_sig (_int ram_addr -2 0 100(_arch(_uni))))
		(_sig (_int ram_data -2 0 101(_arch(_uni))))
		(_sig (_int rom_addr -2 0 104(_arch(_uni))))
		(_sig (_int rom_data -2 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -9 0 109(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 112(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 113(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 114(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 117(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 118(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 118(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 119(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 119(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -4 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -4 0 123(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -4 0 125(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -4 0 126(_arch(_uni))))
		(_sig (_int ctrl_RAM_rw -1 0 127(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -4 0 128(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -3 0 129(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -3 0 130(_arch(_uni))))
		(_sig (_int ctrl_fetchLUT_load -4 0 131(_arch(_uni))))
		(_sig (_int ctrl_fetched_word -2 0 133(_arch(_uni))))
		(_sig (_int BUS0 -2 0 136(_arch(_uni))))
		(_sig (_int BUS1 -2 0 137(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_prcs (_simple)(_trgt(32))(_sens(6)(9)(11)(14)(15)(28)(32))(_read(31)))))
			(line__240(_arch 1 0 240(_prcs (_simple)(_trgt(33))(_sens(6)(9)(11)(14)(15)(29)(33))(_read(31)))))
			(line__254(_arch 2 0 254(_prcs (_simple)(_trgt(4))(_sens(21)(32)(33)))))
			(line__266(_arch 3 0 266(_prcs (_simple)(_trgt(5))(_sens(22)(32)(33)))))
			(line__278(_arch 4 0 278(_prcs (_simple)(_trgt(8))(_sens(24)(32)(33)))))
			(line__290(_arch 5 0 290(_prcs (_simple)(_trgt(9))(_sens(25)(32)(33)))))
			(line__302(_arch 6 0 302(_prcs (_simple)(_trgt(16))(_sens(27)(32)(33)))))
			(line__313(_arch 7 0 313(_prcs (_simple)(_trgt(13))(_sens(30)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 8 -1)
)
I 000062 55 1083          1546829685197 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546829685198 2019.01.06 21:54:45)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 5f50555c5c09084858594d040b595c585b59565909)
	(_ent
		(_time 1546813729006)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__57(_arch 1 0 57(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000053 55 6330          1546829685294 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 51))
	(_version vd0)
	(_time 1546829685295 2019.01.06 21:54:45)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code bdb2bde9bfeabcaab9b9bce8fbe7bfb8ebbab8bbe8bbb4)
	(_ent
		(_time 1546828816126)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out)(_param_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_fetchLUT_load -5 0 37(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 42(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 43(_ent(_out)(_param_out))))
		(_port (_int out_RAM_rw -1 0 44(_ent(_out))))
		(_port (_int out_ROM_addr -2 0 45(_ent(_out))))
		(_port (_int out_fetched_word -2 0 47(_ent(_out)(_param_out))))
		(_sig (_int ctrl_state -8 0 53(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 54(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 55(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 56(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 56(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 58(_arch(_uni))))
		(_sig (_int r_status -10 0 60(_arch(_uni)(_param_out))))
		(_sig (_int r_pc -2 0 61(_arch(_uni))))
		(_sig (_int r_ir -2 0 63(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 68(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 69(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 70(_arch(_uni))))
		(_sig (_int r_fetch -11 0 72(_arch(_uni))))
		(_prcs
			(line__182(_arch 0 0 182(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(34))(_sens(33(d_15_9))))))
			(line__183(_arch 1 0 183(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(34)))))
			(line__187(_arch 2 0 187(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(35))(_sens(33(d_8_6))))))
			(line__188(_arch 3 0 188(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(36))(_sens(33(d_5_3))))))
			(line__189(_arch 4 0 189(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(37))(_sens(33(d_2_0))))))
			(line__191(_arch 5 0 191(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(24))(_sens(30)))))
			(RUN(_arch 6 0 193(_prcs (_simple)(_trgt(26)(27)(28)(29)(30)(31)(32)(33)(38)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(25))(_sens(0)(1))(_mon)(_read(26)(27)(28)(29)(30)(31(6))(31(5))(31(4))(32)(34)(35)(36)(38)(2)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 81(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 92(_arch(_proc)))
			(_int ALU_OPERATION 9 0 106(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_STATUS (1 T_STATUS)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ARGSET (1 T_ARGSET)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_CARRY (1 index_FLAG_CARRY)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_OVERFLOW (1 index_FLAG_OVERFLOW)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_NEGATIVE (1 index_FLAG_NEGATIVE)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_ZERO (1 index_FLAG_ZERO)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (17)(38)(12)(13)(16)(31)(14)(15)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . control_unit 10 -1)
)
I 000051 55 1628          1546829685373 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546829685374 2019.01.06 21:54:45)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0b040e0d0a5d5a1d0e5948505f0d0a0d580c0e0d0a)
	(_ent
		(_time 1546828816158)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000056 55 1457          1546829685442 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546829685443 2019.01.06 21:54:45)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 59565e5b500f084c0c0f4d030a5f5a5e595e5c5c0f)
	(_ent
		(_time 1546828816227)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546829685448 2019.01.06 21:54:45)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 5957595a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2575          1546829685568 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546829685569 2019.01.06 21:54:45)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code d6d8d084d58185c0da80c58d83d0d3d1d4d380d0d0)
	(_ent
		(_time 1546828816298)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546829685574 2019.01.06 21:54:45)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code d6d8d684d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2556          1546829685635 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546829685636 2019.01.06 21:54:45)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 151a4412154215034615074e4d1043121113171341)
	(_ent
		(_time 1546828816391)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 1 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 2 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 3 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_sig (_int i_address -3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -3 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 0 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546829685642 2019.01.06 21:54:45)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 151b1412154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2989          1546829685720 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546829685721 2019.01.06 21:54:45)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 636c6763333532763c327739306562653064666635)
	(_ent
		(_time 1546828816470)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546829685729 2019.01.06 21:54:45)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 737d727275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1546829685795 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546829685796 2019.01.06 21:54:45)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code b1bebde5e5e7e6a6b7b1a3eae5b7b2b6b5b7b8b7e7)
	(_ent
		(_time 1546813729599)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546829685800 2019.01.06 21:54:45)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code b1bfb0e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000051 55 2245          1546829817420 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1546829817421 2019.01.06 21:56:57)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code dad589888e8ddacc8fd4c88182dc8edcdfdc8edc8c)
	(_ent
		(_time 1546813662905)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_simple)(_trgt(4)(5))(_sens(1)(2)(3)(4))(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
V 000051 55 2012          1546829817495 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1546829817496 2019.01.06 21:56:57)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 2826222c257f7b3e232f3b737d2e2d2f2a2d7e2e2e)
	(_ent
		(_time 1546828815730)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_port (_int i_data -2 0 14(_ent(_in)(_event))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_port (_int o_data1 -2 0 16(_ent(_out))))
		(_port (_int o_data2 -2 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 3 ((_to i 0 i 7)))))
		(_sig (_int registers 4 0 23(_arch(_uni((_others(0(i 3))(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(3)(4))(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (1 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
V 000044 55 10945         1546829817627 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1546829817628 2019.01.06 21:56:57)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code a5aaaef3a0f3f4b3a6a3a1a3b0fff7a2a5a2a0a3a6a2a5)
	(_ent
		(_time 1546828815875)
	)
	(_comp
		(control_unit
			(_object
				(_port (_int i_clk -1 0 21(_ent (_in))))
				(_port (_int i_rst -1 0 22(_ent (_in))))
				(_port (_int i_BUS0 -2 0 23(_ent (_in))))
				(_port (_int i_BUS1 -2 0 24(_ent (_in))))
				(_port (_int i_FLAG_CARRY -1 0 26(_ent (_in))))
				(_port (_int i_FLAG_OVERFLOW -1 0 27(_ent (_in))))
				(_port (_int i_FLAG_NEGATIVE -1 0 28(_ent (_in))))
				(_port (_int i_FLAG_ZERO -1 0 29(_ent (_in))))
				(_port (_int i_num_fetches 0 0 31(_ent (_in))))
				(_port (_int out_BUS0_sel -3 0 33(_ent (_out))))
				(_port (_int out_BUS1_sel -3 0 34(_ent (_out))))
				(_port (_int out_ALU_loadA -4 0 36(_ent (_out))))
				(_port (_int out_ALU_loadB -4 0 37(_ent (_out))))
				(_port (_int out_RAM_loadAddr -4 0 38(_ent (_out))))
				(_port (_int out_RAM_loadData -4 0 39(_ent (_out))))
				(_port (_int out_regf_loadWData -4 0 40(_ent (_out))))
				(_port (_int out_fetchLUT_load -4 0 41(_ent (_out))))
				(_port (_int out_ALU_sel -5 0 43(_ent (_out))))
				(_port (_int out_regf_raddr1 -6 0 44(_ent (_out))))
				(_port (_int out_regf_raddr2 -6 0 45(_ent (_out))))
				(_port (_int out_regf_waddr -6 0 46(_ent (_out))))
				(_port (_int out_regf_rw -1 0 47(_ent (_out))))
				(_port (_int out_RAM_rw -1 0 48(_ent (_out))))
				(_port (_int out_ROM_addr -2 0 49(_ent (_out))))
				(_port (_int out_fetched_word -2 0 51(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port (_int A -2 0 56(_ent (_in))))
				(_port (_int B -2 0 57(_ent (_in))))
				(_port (_int SEL -5 0 58(_ent (_in))))
				(_port (_int Y -2 0 59(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 60(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 61(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 62(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 63(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 68(_array -7 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 11 0 68(_ent)))
				(_port (_int i_clk -1 0 70(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 71(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 12 0 71(_ent (_in))))
				(_port (_int i_rw -1 0 72(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 73(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 13 0 73(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 1 0 77(_ent (_in))))
				(_port (_int i_raddr2 2 0 78(_ent (_in))))
				(_port (_int i_waddr 3 0 79(_ent (_in))))
				(_port (_int i_data -2 0 80(_ent (_in))))
				(_port (_int i_rw -1 0 81(_ent (_in))))
				(_port (_int o_data1 -2 0 82(_ent (_out))))
				(_port (_int o_data2 -2 0 83(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 4 0 88(_ent (_in))))
				(_port (_int o_num_fetches 5 0 89(_ent (_out))))
			)
		)
	)
	(_inst comp_CONTROL_UNIT 0 140(_comp control_unit)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_BUS0)(BUS0))
			((i_BUS1)(BUS1))
			((i_FLAG_CARRY)(alu_status_out(6)))
			((i_FLAG_OVERFLOW)(alu_status_out(4)))
			((i_FLAG_NEGATIVE)(alu_status_out(5)))
			((i_FLAG_ZERO)(alu_status_out(7)))
			((i_num_fetches)(fetch_lut_result))
			((out_BUS0_sel)(ctrl_BUS0_sel))
			((out_BUS1_sel)(ctrl_BUS1_sel))
			((out_ALU_loadA)(ctrl_ALU_loadA))
			((out_ALU_loadB)(ctrl_ALU_loadB))
			((out_RAM_loadAddr)(ctrl_RAM_loadAddr))
			((out_RAM_loadData)(ctrl_RAM_loadData))
			((out_regf_loadWData)(ctrl_regf_loadWData))
			((out_fetchLUT_load)(ctrl_fetchLUT_load))
			((out_ALU_sel)(ctrl_ALU_sel))
			((out_regf_raddr1)(ctrl_regf_raddr1))
			((out_regf_raddr2)(ctrl_regf_raddr2))
			((out_regf_waddr)(ctrl_regf_waddr))
			((out_regf_rw)(ctrl_regf_rw))
			((out_RAM_rw)(ctrl_RAM_rw))
			((out_ROM_addr)(rom_addr))
			((out_fetched_word)(ctrl_fetched_word))
		)
		(_use (_ent . control_unit)
			(_port
				((i_clk)(i_clk))
				((i_rst)(i_rst))
				((i_BUS0)(i_BUS0))
				((i_BUS1)(i_BUS1))
				((i_FLAG_CARRY)(i_FLAG_CARRY))
				((i_FLAG_OVERFLOW)(i_FLAG_OVERFLOW))
				((i_FLAG_NEGATIVE)(i_FLAG_NEGATIVE))
				((i_FLAG_ZERO)(i_FLAG_ZERO))
				((i_num_fetches)(i_num_fetches))
				((out_opcode7)(_open))
				((out_BUS0_sel)(out_BUS0_sel))
				((out_BUS1_sel)(out_BUS1_sel))
				((out_ALU_loadA)(out_ALU_loadA))
				((out_ALU_loadB)(out_ALU_loadB))
				((out_RAM_loadAddr)(out_RAM_loadAddr))
				((out_RAM_loadData)(out_RAM_loadData))
				((out_regf_loadWData)(out_regf_loadWData))
				((out_fetchLUT_load)(out_fetchLUT_load))
				((out_ALU_sel)(out_ALU_sel))
				((out_regf_raddr1)(out_regf_raddr1))
				((out_regf_raddr2)(out_regf_raddr2))
				((out_regf_waddr)(out_regf_waddr))
				((out_regf_rw)(out_regf_rw))
				((out_RAM_rw)(out_RAM_rw))
				((out_ROM_addr)(out_ROM_addr))
				((out_fetched_word)(out_fetched_word))
			)
		)
	)
	(_inst comp_ALU 0 175(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((SEL)(ctrl_ALU_sel))
			((Y)(alu_output))
			((FLAG_CARRY)(alu_status_out(6)))
			((FLAG_OVERFLOW)(alu_status_out(4)))
			((FLAG_NEGATIVE)(alu_status_out(5)))
			((FLAG_ZERO)(alu_status_out(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 187(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ctrl_RAM_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 198(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 209(_comp register_file)
		(_port
			((i_raddr1)(ctrl_regf_raddr1))
			((i_raddr2)(ctrl_regf_raddr2))
			((i_waddr)(ctrl_regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(ctrl_regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 220(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(fetch_opcode7))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in))))
		(_port (_int i_rst -1 0 13(_ent(_in))))
		(_port (_int i_input -2 0 14(_ent(_in))))
		(_port (_int o_output -2 0 15(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 31(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 77(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~133 0 78(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~135 0 79(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 88(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~137 0 89(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int alu_in1 -2 0 94(_arch(_uni))))
		(_sig (_int alu_in2 -2 0 95(_arch(_uni))))
		(_sig (_int alu_output -2 0 96(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 97(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_status_out 6 0 97(_arch(_uni))))
		(_sig (_int ram_addr -2 0 100(_arch(_uni))))
		(_sig (_int ram_data -2 0 101(_arch(_uni))))
		(_sig (_int rom_addr -2 0 104(_arch(_uni))))
		(_sig (_int rom_data -2 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~139 0 108(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 7 0 108(_arch(_uni))))
		(_sig (_int fetch_opcode7 -9 0 109(_arch(_uni))))
		(_sig (_int regf_rdata1 -2 0 112(_arch(_uni))))
		(_sig (_int regf_rdata2 -2 0 113(_arch(_uni))))
		(_sig (_int regf_wdata -2 0 114(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1311 0 117(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr1 8 0 117(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1313 0 118(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_raddr2 9 0 118(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1315 0 119(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_regf_waddr 10 0 119(_arch(_uni))))
		(_sig (_int ctrl_regf_rw -1 0 120(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadA -4 0 122(_arch(_uni))))
		(_sig (_int ctrl_ALU_loadB -4 0 123(_arch(_uni))))
		(_sig (_int ctrl_ALU_sel -5 0 124(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadAddr -4 0 125(_arch(_uni))))
		(_sig (_int ctrl_RAM_loadData -4 0 126(_arch(_uni))))
		(_sig (_int ctrl_RAM_rw -1 0 127(_arch(_uni))))
		(_sig (_int ctrl_regf_loadWData -4 0 128(_arch(_uni))))
		(_sig (_int ctrl_BUS0_sel -3 0 129(_arch(_uni))))
		(_sig (_int ctrl_BUS1_sel -3 0 130(_arch(_uni))))
		(_sig (_int ctrl_fetchLUT_load -4 0 131(_arch(_uni))))
		(_sig (_int ctrl_fetched_word -2 0 133(_arch(_uni))))
		(_sig (_int BUS0 -2 0 136(_arch(_uni))))
		(_sig (_int BUS1 -2 0 137(_arch(_uni))))
		(_prcs
			(line__227(_arch 0 0 227(_prcs (_simple)(_trgt(32))(_sens(6)(9)(11)(14)(15)(28)(32))(_read(31)))))
			(line__240(_arch 1 0 240(_prcs (_simple)(_trgt(33))(_sens(6)(9)(11)(14)(15)(29)(33))(_read(31)))))
			(line__254(_arch 2 0 254(_prcs (_simple)(_trgt(4))(_sens(21)(32)(33)))))
			(line__266(_arch 3 0 266(_prcs (_simple)(_trgt(5))(_sens(22)(32)(33)))))
			(line__278(_arch 4 0 278(_prcs (_simple)(_trgt(8))(_sens(24)(32)(33)))))
			(line__290(_arch 5 0 290(_prcs (_simple)(_trgt(9))(_sens(25)(32)(33)))))
			(line__302(_arch 6 0 302(_prcs (_simple)(_trgt(16))(_sens(27)(32)(33)))))
			(line__313(_arch 7 0 313(_prcs (_simple)(_trgt(13))(_sens(30)(32)(33)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . rtl 8 -1)
)
V 000062 55 1083          1546829817695 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1546829817696 2019.01.06 21:56:57)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code f3fcf2a3a5a5a4e4f4f5e1a8a7f5f0f4f7f5faf5a5)
	(_ent
		(_time 1546813729006)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__57(_arch 1 0 57(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
V 000053 55 6358          1546829817786 control_unit
(_unit VHDL (control_unit 0 14(control_unit 0 51))
	(_version vd0)
	(_time 1546829817787 2019.01.06 21:56:57)
	(_source (\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 515e5b520606504655555753170b535407565457045758)
	(_ent
		(_time 1546828816126)
	)
	(_object
		(_port (_int i_clk -1 0 16(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 17(_ent(_in)(_event))))
		(_port (_int i_BUS0 -2 0 18(_ent(_in))))
		(_port (_int i_BUS1 -2 0 19(_ent(_in))))
		(_port (_int i_FLAG_CARRY -1 0 21(_ent(_in))))
		(_port (_int i_FLAG_OVERFLOW -1 0 22(_ent(_in))))
		(_port (_int i_FLAG_NEGATIVE -1 0 23(_ent(_in))))
		(_port (_int i_FLAG_ZERO -1 0 24(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 26(_array -1 ((_dto i 1 i 0)))))
		(_port (_int i_num_fetches 0 0 26(_ent(_in))))
		(_port (_int out_opcode7 -3 0 27(_ent(_out))))
		(_port (_int out_BUS0_sel -4 0 29(_ent(_out)(_param_out))))
		(_port (_int out_BUS1_sel -4 0 30(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadA -5 0 32(_ent(_out)(_param_out))))
		(_port (_int out_ALU_loadB -5 0 33(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadAddr -5 0 34(_ent(_out)(_param_out))))
		(_port (_int out_RAM_loadData -5 0 35(_ent(_out)(_param_out))))
		(_port (_int out_regf_loadWData -5 0 36(_ent(_out)(_param_out))))
		(_port (_int out_fetchLUT_load -5 0 37(_ent(_out)(_param_out))))
		(_port (_int out_ALU_sel -6 0 39(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr1 -7 0 40(_ent(_out)(_param_out))))
		(_port (_int out_regf_raddr2 -7 0 41(_ent(_out)(_param_out))))
		(_port (_int out_regf_waddr -7 0 42(_ent(_out)(_param_out))))
		(_port (_int out_regf_rw -1 0 43(_ent(_out)(_param_out))))
		(_port (_int out_RAM_rw -1 0 44(_ent(_out))))
		(_port (_int out_ROM_addr -2 0 45(_ent(_out))))
		(_port (_int out_fetched_word -2 0 47(_ent(_out)(_param_out))))
		(_sig (_int ctrl_state -8 0 53(_arch(_uni)(_param_out))))
		(_sig (_int ctrl_substate -9 0 54(_arch(_uni)(_param_in)(_param_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 55(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 1 0 55(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~132 0 56(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 2 0 56(_arch(_uni))))
		(_sig (_int ctrl_ROM_addr -2 0 58(_arch(_uni))))
		(_sig (_int r_status -10 0 60(_arch(_uni)(_param_out))))
		(_sig (_int r_pc -2 0 61(_arch(_uni))))
		(_sig (_int r_ir -2 0 63(_arch(_uni))))
		(_sig (_int ir_opcode -3 0 65(_arch(_uni))))
		(_sig (_int ir_addr_rA -7 0 68(_arch(_uni))))
		(_sig (_int ir_addr_rB -7 0 69(_arch(_uni))))
		(_sig (_int ir_addr_rC -7 0 70(_arch(_uni))))
		(_sig (_int r_fetch -11 0 72(_arch(_uni))))
		(_prcs
			(line__182(_arch 0 0 182(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(34))(_sens(33(d_15_9))))))
			(line__183(_arch 1 0 183(_assignment (_alias((out_opcode7)(ir_opcode)))(_trgt(9))(_sens(34)))))
			(line__187(_arch 2 0 187(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(35))(_sens(33(d_8_6))))))
			(line__188(_arch 3 0 188(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(36))(_sens(33(d_5_3))))))
			(line__189(_arch 4 0 189(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(37))(_sens(33(d_2_0))))))
			(line__191(_arch 5 0 191(_assignment (_alias((out_ROM_addr)(ctrl_ROM_addr)))(_trgt(24))(_sens(30)))))
			(RUN(_arch 6 0 193(_prcs (_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(25)(26)(27)(28)(29)(30)(31(4))(31(5))(31(6))(31(7))(31)(32)(33)(38))(_sens(0)(1))(_mon)(_read(2)(4)(5)(6)(7)(8)(26)(27)(28)(29)(30)(31(6))(31(5))(31(4))(32)(34)(35)(36)(38)))))
		)
		(_subprogram
			(_int CONNECT_FROM_BUS 7 0 81(_arch(_proc)))
			(_int DISCONNECT_FROM_BUS 8 0 92(_arch(_proc)))
			(_int ALU_OPERATION 9 0 106(_arch(_proc)))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_OPCODE (1 T_OPCODE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_BUS_SELECT (1 T_BUS_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_LOAD (1 T_LOAD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (1 T_ALU_SELECT)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_REGF_ADDR (1 T_REGF_ADDR)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_CPU_STATE (1 T_CPU_STATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_SUBSTATE (1 T_SUBSTATE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_STATUS (1 T_STATUS)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_FETCH_REGFILE (1 T_FETCH_REGFILE)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ARGSET (1 T_ARGSET)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_CARRY (1 index_FLAG_CARRY)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_OVERFLOW (1 index_FLAG_OVERFLOW)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_NEGATIVE (1 index_FLAG_NEGATIVE)))
		(_var (_ext microcontroller.microcontroller_package.index_FLAG_ZERO (1 index_FLAG_ZERO)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (1 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (1 reg_addr_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (1 num_fetch_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (17)(38)(12)(13)(16)(31)(14)(15)
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(514)
		(514)
		(514)
		(514)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . control_unit 10 -1)
)
V 000051 55 1628          1546829817873 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1546829817874 2019.01.06 21:56:57)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9f9097909ac9ce899acddcc4cb999e99cc989a999e)
	(_ent
		(_time 1546828816158)
	)
	(_object
		(_port (_int A -1 0 11(_ent(_in))))
		(_port (_int B -1 0 12(_ent(_in))))
		(_port (_int SEL -2 0 13(_ent(_in))))
		(_port (_int Y -1 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -3 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -3 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -3 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -3 0 18(_ent(_out))))
		(_type (_int T_WORD_EXT 0 23(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 0 0 24(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 26(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2))(_mon))))
			(SET_FLAGS(_arch 1 0 48(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_mon)(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (0 T_WORD)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (0 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (2 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (3 NATURAL)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_SIGNED (2 UNRESOLVED_SIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.SIGNED (2 SIGNED)))
	)
	(_use (.(microcontroller_package))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
V 000056 55 1457          1546829817944 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546829817945 2019.01.06 21:56:57)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code ede2e7bfb9bbbcf8b8bbf9b7beebeeeaedeae8e8bb)
	(_ent
		(_time 1546828816227)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input -2 0 17(_ent (_in))))
				(_port (_int o_output -2 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_sig (_int i_input -2 0 24(_arch(_uni))))
		(_sig (_int o_output -2 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.TIME (2 TIME)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1546829817950 2019.01.06 21:56:57)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code ede3e0bebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 2575          1546829818011 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546829818012 2019.01.06 21:56:58)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 2c227f287a7b7f3a207a3f77792a292b2e297a2a2a)
	(_ent
		(_time 1546828816298)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data -2 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 -2 0 20(_ent (_out))))
				(_port (_int o_data2 -2 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 3 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~138 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 5 0 27(_arch(_uni))))
		(_sig (_int i_data -2 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_sig (_int o_data1 -2 0 31(_arch(_uni))))
		(_sig (_int o_data2 -2 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (1 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (2 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_var (_ext microcontroller.microcontroller_package.word_size (1 word_size)))
		(_type (_ext ~extstd.standard.INTEGER (2 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1546829818018 2019.01.06 21:56:58)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 2c2279287a7a7b3b282d3e76782a792a2f2a24297a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 2556          1546829818083 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1546829818084 2019.01.06 21:56:58)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 7a757f7b2e2d7a6c297a6821227f2c7d7e7c787c2e)
	(_ent
		(_time 1546828816391)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 1 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 2 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 3 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_sig (_int i_address -3 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_sig (_int io_data -3 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -5 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -5 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 0 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -6 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_WORD (2 T_WORD)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
V 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1546829818089 2019.01.06 21:56:58)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 7a742f7b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 2989          1546829818153 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1546829818154 2019.01.06 21:56:58)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b8b7e8ece3eee9ade7e9ace2ebbeb9beebbfbdbdee)
	(_ent
		(_time 1546828816470)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int SEL -3 0 18(_ent (_in))))
				(_port (_int Y 2 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((SEL)(SEL))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 3 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 4 0 28(_arch(_uni))))
		(_sig (_int SEL -3 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1310 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 5 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extmicrocontroller.microcontroller_package.T_ALU_SELECT (2 T_ALU_SELECT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(33686018 50529027 33686018 50529027)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1546829818160 2019.01.06 21:56:58)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b8b6edecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
V 000056 55 1488          1546829818223 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1546829818224 2019.01.06 21:56:58)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 07085c01555150100107155c5301040003010e0151)
	(_ent
		(_time 1546813729599)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1546829818228 2019.01.06 21:56:58)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 07095101055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
