{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 17:30:01 2020 " "Info: Processing started: Sun Mar 08 17:30:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_moteur -c Test_moteur " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Test_moteur -c Test_moteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Test_moteur.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Test_moteur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test_moteur " "Info: Found entity 1: Test_moteur" {  } { { "Test_moteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Test_moteur.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test_moteur " "Info: Elaborating entity \"Test_moteur\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Moteur.vhd 2 1 " "Warning: Using design file Moteur.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Moteur-Behavioral " "Info: Found design unit 1: Moteur-Behavioral" {  } { { "Moteur.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Moteur.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Moteur " "Info: Found entity 1: Moteur" {  } { { "Moteur.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/Moteur.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Moteur Moteur:inst4 " "Info: Elaborating entity \"Moteur\" for hierarchy \"Moteur:inst4\"" {  } { { "Test_moteur.bdf" "inst4" { Schematic "C:/Users/arsen/Desktop/capt2/Test_moteur.bdf" { { -16 160 304 80 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div1hz.vhd 2 1 " "Warning: Using design file div1hz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div1hz-SYN " "Info: Found design unit 1: div1hz-SYN" {  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div1hz " "Info: Found entity 1: div1hz" {  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div1hz div1hz:inst3 " "Info: Elaborating entity \"div1hz\" for hierarchy \"div1hz:inst3\"" {  } { { "Test_moteur.bdf" "inst3" { Schematic "C:/Users/arsen/Desktop/capt2/Test_moteur.bdf" { { 112 112 256 176 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter div1hz:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"div1hz:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "div1hz.vhd" "lpm_counter_component" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "div1hz:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"div1hz:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div1hz:inst3\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"div1hz:inst3\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Info: Parameter \"lpm_width\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "div1hz.vhd" "" { Text "C:/Users/arsen/Desktop/capt2/div1hz.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gph.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gph " "Info: Found entity 1: cntr_gph" {  } { { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gph div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated " "Info: Elaborating entity \"cntr_gph\" for hierarchy \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 13 " "Info: 13 registers lost all their fanouts during netlist optimizations. The first 13 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[29\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[28\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[27\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[26\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[25\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[24\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[23\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[22\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[21\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[20\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[19\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[18\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\] " "Info: Register \"div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sens " "Warning (15610): No output dependent on input pin \"sens\"" {  } { { "Test_moteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Test_moteur.bdf" { { -56 -488 -320 -40 "sens" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Info: Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Info: Implemented 23 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 17:30:03 2020 " "Info: Processing ended: Sun Mar 08 17:30:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 17:30:03 2020 " "Info: Processing started: Sun Mar 08 17:30:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Test_moteur -c Test_moteur " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Test_moteur -c Test_moteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test_moteur EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"Test_moteur\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test_moteur.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Test_moteur.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "Critical Warning: From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clock~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Test_moteur.bdf" "" { Schematic "C:/Users/arsen/Desktop/capt2/Test_moteur.bdf" { { 136 -88 80 152 "clock" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info: Automatically promoted node div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_comb_bita16 " "Info: Destination node div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_comb_bita16" {  } { { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 111 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 181 17 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_reg_bit[16] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A " "Warning: Node \"A\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment\[1\] " "Warning: Node \"segment\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment\[2\] " "Warning: Node \"segment\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment\[3\] " "Warning: Node \"segment\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment\[4\] " "Warning: Node \"segment\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment\[5\] " "Warning: Node \"segment\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment\[6\] " "Warning: Node \"segment\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segment\[7\] " "Warning: Node \"segment\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.215 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.215 (VIOLATED) " "Info: Path #1: Setup slack is -1.215 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[1\] " "Info: From Node    : div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " "Info: To Node      : div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock " "Info: Launch Clock : clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock " "Info: Latch Clock  : clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.269      2.269  R        clock network delay " "Info:      2.269      2.269  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.199     uTco  div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[1\] " "Info:      2.468      0.199     uTco  div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[1\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 181 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.000 FF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_reg_bit\[1\]\|q " "Info:      2.468      0.000 FF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_reg_bit\[1\]\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 181 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.684      0.216 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|dataa " "Info:      2.684      0.216 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 36 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.120      0.436 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "Info:      3.120      0.436 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 36 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.120      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "Info:      3.120      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.178      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "Info:      3.178      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.178      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "Info:      3.178      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "Info:      3.236      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "Info:      3.236      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 51 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "Info:      3.294      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 51 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "Info:      3.294      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 56 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.352      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "Info:      3.352      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 56 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.352      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "Info:      3.352      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 61 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.410      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "Info:      3.410      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 61 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.410      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "Info:      3.410      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 66 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.468      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "Info:      3.468      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 66 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.468      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "Info:      3.468      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.526      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "Info:      3.526      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.526      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "Info:      3.526      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 76 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.584      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "Info:      3.584      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 76 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.584      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "Info:      3.584      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 81 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.642      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "Info:      3.642      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 81 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.642      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "Info:      3.642      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 86 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.700      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "Info:      3.700      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 86 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.700      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "Info:      3.700      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 91 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.758      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "Info:      3.758      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 91 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.758      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "Info:      3.758      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 96 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.816      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "Info:      3.816      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 96 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.816      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "Info:      3.816      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.874      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "Info:      3.874      0.058 RF  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.874      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "Info:      3.874      0.000 FF    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 106 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.932      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "Info:      3.932      0.058 FR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 106 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.932      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "Info:      3.932      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 111 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.387      0.455 RR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|combout " "Info:      4.387      0.455 RR  CELL  inst3\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 111 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.387      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_reg_bit\[16\]\|d " "Info:      4.387      0.000 RR    IC  inst3\|lpm_counter_component\|auto_generated\|counter_reg_bit\[16\]\|d" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_reg_bit[16] } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 181 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.461      0.074 RR  CELL  div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " "Info:      4.461      0.074 RR  CELL  div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_reg_bit[16] } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 181 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      2.231  R        clock network delay " "Info:      3.231      2.231  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.246      0.015     uTsu  div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " "Info:      3.246      0.015     uTsu  div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div1hz:inst3|lpm_counter:lpm_counter_component|cntr_gph:auto_generated|counter_reg_bit[16] } "NODE_NAME" } } { "db/cntr_gph.tdf" "" { Text "C:/Users/arsen/Desktop/capt2/db/cntr_gph.tdf" 181 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.461 " "Info: Data Arrival Time  :     4.461" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.246 " "Info: Data Required Time :     3.246" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.215 (VIOLATED) " "Info: Slack              :    -1.215 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X31_Y0 X41_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y0 to location X41_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Info: Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 17:30:07 2020 " "Info: Processing ended: Sun Mar 08 17:30:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 17:30:08 2020 " "Info: Processing started: Sun Mar 08 17:30:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Test_moteur -c Test_moteur " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Test_moteur -c Test_moteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 17:30:10 2020 " "Info: Processing ended: Sun Mar 08 17:30:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 17:30:11 2020 " "Info: Processing started: Sun Mar 08 17:30:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Test_moteur -c Test_moteur " "Info: Command: quartus_sta Test_moteur -c Test_moteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test_moteur.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Test_moteur.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "Info: create_clock -period 1.000 -name clock clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " "Info: create_clock -period 1.000 -name div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "Critical Warning: From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.357 " "Info: Worst-case setup slack is -1.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357       -14.302 clock  " "Info:    -1.357       -14.302 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info:     0.120         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.004 " "Info: Worst-case hold slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004         0.000 clock  " "Info:     0.004         0.000 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info:     0.382         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "Critical Warning: From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.070 " "Info: Worst-case setup slack is -1.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070       -10.720 clock  " "Info:    -1.070       -10.720 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info:     0.211         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.016 " "Info: Worst-case hold slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016         0.000 clock  " "Info:     0.016         0.000 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info:     0.342         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "Critical Warning: From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) clock (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to clock (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From clock (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Rise) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) setup and hold " "Critical Warning: From div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) to div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.328 " "Info: Worst-case setup slack is -0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.328        -1.608 clock  " "Info:    -0.328        -1.608 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info:     0.531         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.010 " "Info: Worst-case hold slack is -0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010        -0.010 clock  " "Info:    -0.010        -0.010 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\]  " "Info:     0.199         0.000 div1hz:inst3\|lpm_counter:lpm_counter_component\|cntr_gph:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 37 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 17:30:12 2020 " "Info: Processing ended: Sun Mar 08 17:30:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Info: Quartus II Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
