Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 15 12:11:17 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/SoC_Lab3/fir/fir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.037        0.000                      0                 2718        0.146        0.000                      0                 2718        5.500        0.000                       0                   888  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.037        0.000                      0                 1831        0.146        0.000                      0                 1831        5.500        0.000                       0                   888  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                 8.487        0.000                      0                  887        2.389        0.000                      0                  887  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 araddr[5]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[11]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 4.901ns (68.763%)  route 2.226ns (31.237%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT4=1 OBUF=1)
  Input Delay:            2.400ns
  Output Delay:           2.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 f  araddr[5] (IN)
                         net (fo=0)                   0.000     2.400    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 f  araddr_IBUF[5]_inst/O
                         net (fo=44, unplaced)        0.800     4.171    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     4.295    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.828 r  tap_A_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     4.837    tap_A_OBUF[7]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.168 r  tap_A_OBUF[11]_inst_i_4/O[3]
                         net (fo=1, unplaced)         0.618     5.786    addr_reg02_in[11]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.307     6.093 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.893    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.528 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.528    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -2.400     9.565    
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 awaddr[5]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[9]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 4.906ns (68.853%)  route 2.219ns (31.147%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT4=1 OBUF=1)
  Input Delay:            2.400ns
  Output Delay:           2.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     2.400    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 f  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     4.171    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 r  tap_A_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     4.295    tap_A_OBUF[7]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.828 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.837    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.174 r  tap_A_OBUF[11]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.611     5.785    addr_reg0[9]
                                                                      r  tap_A_OBUF[9]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.306     6.091 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.891    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.526 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.526    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -2.400     9.565    
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 awaddr[5]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[6]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 4.609ns (64.794%)  route 2.504ns (35.206%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT4=1 OBUF=1)
  Input Delay:            2.400ns
  Output Delay:           2.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 f  awaddr[5] (IN)
                         net (fo=0)                   0.000     2.400    awaddr[5]
                                                                      f  awaddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 f  awaddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     4.171    awaddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_6/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 r  tap_A_OBUF[7]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     4.295    tap_A_OBUF[7]_inst_i_6_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.873 r  tap_A_OBUF[7]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.905     5.778    addr_reg0[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.301     6.079 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.879    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.514 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.514    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -2.400     9.565    
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 araddr[3]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[10]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 3.978ns (56.519%)  route 3.060ns (43.481%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            2.400ns
  Output Delay:           2.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  araddr[3] (IN)
                         net (fo=0)                   0.000     2.400    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  araddr_IBUF[3]_inst/O
                         net (fo=9, unplaced)         0.800     4.171    araddr_IBUF[3]
                                                                      r  rdata_OBUF[31]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.295 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=33, unplaced)        0.521     4.816    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.940 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=8, unplaced)         0.940     5.880    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.004 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.804    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.439 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.439    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -2.400     9.565    
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 araddr[3]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[8]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 3.978ns (56.519%)  route 3.060ns (43.481%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            2.400ns
  Output Delay:           2.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  araddr[3] (IN)
                         net (fo=0)                   0.000     2.400    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  araddr_IBUF[3]_inst/O
                         net (fo=9, unplaced)         0.800     4.171    araddr_IBUF[3]
                                                                      r  rdata_OBUF[31]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.295 f  rdata_OBUF[31]_inst_i_3/O
                         net (fo=33, unplaced)        0.521     4.816    rdata_OBUF[31]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     4.940 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=8, unplaced)         0.940     5.880    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.004 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.804    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.439 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.439    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -2.400     9.565    
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 araddr[5]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[7]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 4.680ns (67.852%)  route 2.217ns (32.148%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT4=1 OBUF=1)
  Input Delay:            2.400ns
  Output Delay:           2.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 f  araddr[5] (IN)
                         net (fo=0)                   0.000     2.400    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 f  araddr_IBUF[5]_inst/O
                         net (fo=44, unplaced)        0.800     4.171    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_9/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 r  tap_A_OBUF[7]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     4.295    tap_A_OBUF[7]_inst_i_9_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.938 r  tap_A_OBUF[7]_inst_i_3/O[3]
                         net (fo=1, unplaced)         0.618     5.556    addr_reg02_in[7]
                                                                      r  tap_A_OBUF[7]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.307     5.863 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.663    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.298 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.298    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -2.400     9.565    
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 cur_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            prev_sum_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.535ns  (logic 8.625ns (74.770%)  route 2.910ns (25.230%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cur_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  cur_data_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    cur_data[16]
                                                                      r  temp__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  temp__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    temp__0_n_106
                                                                      r  temp__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  temp__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    temp__1_n_105
                                                                      r  sm_tdata_reg[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  sm_tdata_reg[19]_i_9/O
                         net (fo=1, unplaced)         0.000    10.442    sm_tdata_reg[19]_i_9_n_0
                                                                      r  sm_tdata_reg_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  sm_tdata_reg_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    sm_tdata_reg_reg[19]_i_6_n_0
                                                                      r  sm_tdata_reg_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  sm_tdata_reg_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    sm_tdata_reg_reg[23]_i_6_n_0
                                                                      r  sm_tdata_reg_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  sm_tdata_reg_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    12.050    temp__3[27]
                                                                      r  sm_tdata_reg[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.357 r  sm_tdata_reg[27]_i_2/O
                         net (fo=1, unplaced)         0.000    12.357    sm_tdata_reg[27]_i_2_n_0
                                                                      r  sm_tdata_reg_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.733 r  sm_tdata_reg_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.733    sm_tdata_reg_reg[27]_i_1_n_0
                                                                      r  sm_tdata_reg_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.064 r  sm_tdata_reg_reg[31]_i_1/O[3]
                         net (fo=2, unplaced)         0.629    13.693    cur_sum[31]
                                                                      r  prev_sum[31]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.299    13.992 r  prev_sum[31]_i_1/O
                         net (fo=1, unplaced)         0.000    13.992    prev_sum[31]_i_1_n_0
                         FDCE                                         r  prev_sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  prev_sum_reg[31]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    prev_sum_reg[31]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 awaddr[6]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[4]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 3.978ns (58.540%)  route 2.817ns (41.460%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            2.400ns
  Output Delay:           2.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     2.400    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  awaddr_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.800     4.171    awaddr_IBUF[6]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.295 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     4.768    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.892 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=45, unplaced)        0.745     5.637    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[4]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.761 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.561    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.196 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.196    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -2.400     9.565    
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 awaddr[6]
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[5]
                            (output port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 3.978ns (58.540%)  route 2.817ns (41.460%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Input Delay:            2.400ns
  Output Delay:           2.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  awaddr[6] (IN)
                         net (fo=0)                   0.000     2.400    awaddr[6]
                                                                      r  awaddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  awaddr_IBUF[6]_inst/O
                         net (fo=3, unplaced)         0.800     4.171    awaddr_IBUF[6]
                                                                      r  tap_WE_OBUF[3]_inst_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.295 f  tap_WE_OBUF[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.473     4.768    tap_WE_OBUF[3]_inst_i_3_n_0
                                                                      f  tap_WE_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.892 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=45, unplaced)        0.745     5.637    tap_WE_OBUF[0]
                                                                      r  tap_A_OBUF[5]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.761 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.561    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.196 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.196    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.035    11.965    
                         output delay                -2.400     9.565    
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 cur_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            prev_sum_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        11.418ns  (logic 8.508ns (74.511%)  route 2.910ns (25.489%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  cur_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  cur_data_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    cur_data[16]
                                                                      r  temp__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  temp__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    temp__0_n_106
                                                                      r  temp__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  temp__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    temp__1_n_105
                                                                      r  sm_tdata_reg[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  sm_tdata_reg[19]_i_9/O
                         net (fo=1, unplaced)         0.000    10.442    sm_tdata_reg[19]_i_9_n_0
                                                                      r  sm_tdata_reg_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  sm_tdata_reg_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    sm_tdata_reg_reg[19]_i_6_n_0
                                                                      r  sm_tdata_reg_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  sm_tdata_reg_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    11.933    temp__3[23]
                                                                      r  sm_tdata_reg[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.240 r  sm_tdata_reg[23]_i_2/O
                         net (fo=1, unplaced)         0.000    12.240    sm_tdata_reg[23]_i_2_n_0
                                                                      r  sm_tdata_reg_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.616 r  sm_tdata_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.616    sm_tdata_reg_reg[23]_i_1_n_0
                                                                      r  sm_tdata_reg_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.947 r  sm_tdata_reg_reg[27]_i_1/O[3]
                         net (fo=2, unplaced)         0.629    13.576    cur_sum[27]
                                                                      r  prev_sum[27]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.299    13.875 r  prev_sum[27]_i_1/O
                         net (fo=1, unplaced)         0.000    13.875    prev_sum[27]_i_1_n_0
                         FDCE                                         r  prev_sum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  prev_sum_reg[27]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.044    14.320    prev_sum_reg[27]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -13.875    
  -------------------------------------------------------------------
                         slack                                  0.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 output_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            output_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  output_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  output_count_reg[3]/Q
                         net (fo=6, unplaced)         0.145     0.969    output_count_reg[3]
                                                                      r  output_count[4]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.067 r  output_count[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in[4]
                         FDCE                                         r  output_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  output_count_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    output_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 output_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            output_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  output_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  output_count_reg[3]/Q
                         net (fo=6, unplaced)         0.145     0.969    output_count_reg[3]
                                                                      r  output_count[5]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  output_count[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    output_count[5]_i_1_n_0
                         FDCE                                         r  output_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  output_count_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    output_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 count_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_reg[0]_rep/Q
                         net (fo=8, unplaced)         0.147     0.972    count_reg[0]_rep_n_0
                                                                      f  count[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.070 r  count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    count[0]_i_1_n_0
                         FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 count_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            count_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_reg[0]_rep/Q
                         net (fo=8, unplaced)         0.147     0.972    count_reg[0]_rep_n_0
                                                                      f  count[0]_rep_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.070 r  count[0]_rep_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    count[0]_rep_i_1_n_0
                         FDCE                                         r  count_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[0]_rep/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    count_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 count_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_reg[0]_rep/Q
                         net (fo=8, unplaced)         0.147     0.972    count_reg[0]_rep_n_0
                                                                      r  count[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.070 r  count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    count[1]_i_1_n_0
                         FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 count_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_reg[0]_rep/Q
                         net (fo=8, unplaced)         0.147     0.972    count_reg[0]_rep_n_0
                                                                      r  count[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.070 r  count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    count[2]_i_1_n_0
                         FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 output_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            output_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  output_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  output_count_reg[0]/Q
                         net (fo=9, unplaced)         0.148     0.973    output_count_reg[0]
                                                                      f  output_count[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.071 r  output_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    p_0_in[0]
                         FDCE                                         r  output_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  output_count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    output_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 output_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            output_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  output_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  output_count_reg[0]/Q
                         net (fo=9, unplaced)         0.148     0.973    output_count_reg[0]
                                                                      r  output_count[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.071 r  output_count[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    output_count[2]_i_1_n_0
                         FDCE                                         r  output_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  output_count_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    output_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 output_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            output_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.248ns (62.969%)  route 0.146ns (37.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  output_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  output_count_reg[2]/Q
                         net (fo=7, unplaced)         0.146     0.970    output_count_reg[2]
                                                                      r  output_count[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.071 r  output_count[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    p_0_in[3]
                         FDCE                                         r  output_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  output_count_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    output_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 count_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.248ns (62.767%)  route 0.147ns (37.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_reg[0]_rep/Q
                         net (fo=8, unplaced)         0.147     0.972    count_reg[0]_rep_n_0
                                                                      r  count[3]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.073 r  count[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.073    count[3]_i_2_n_0
                         FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.000      9.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               ap_done_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         12.000      11.000               ap_idle_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               ap_start_flag_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               ap_start_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               arready_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               awready_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               coef_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               coef_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               coef_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_done_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_done_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         6.000       5.500                ap_idle_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         6.000       5.500                ap_idle_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_start_flag_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_start_flag_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_start_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_start_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                arready_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                arready_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_done_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_done_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         6.000       5.500                ap_idle_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         6.000       5.500                ap_idle_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_start_flag_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_start_flag_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_start_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_start_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                arready_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                arready_reg_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.487ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_idle_reg/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     4.171    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.916     5.211    awready_reg_i_1_n_0
                         FDPE                                         f  ap_idle_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    13.698    ap_idle_reg
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  8.487    

Slack (MET) :             8.529ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_done_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     4.171    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.916     5.211    awready_reg_i_1_n_0
                         FDCE                                         f  ap_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_reg/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    ap_done_reg
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  8.529    

Slack (MET) :             8.529ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_start_flag_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     4.171    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.916     5.211    awready_reg_i_1_n_0
                         FDCE                                         f  ap_start_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_start_flag_reg/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    ap_start_flag_reg
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  8.529    

Slack (MET) :             8.529ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_start_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     4.171    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.916     5.211    awready_reg_i_1_n_0
                         FDCE                                         f  ap_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_start_reg/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    ap_start_reg
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  8.529    

Slack (MET) :             8.529ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            arready_reg_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     4.171    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.916     5.211    awready_reg_i_1_n_0
                         FDCE                                         f  arready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg_reg/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    arready_reg_reg
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  8.529    

Slack (MET) :             8.529ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            awready_reg_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     4.171    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.916     5.211    awready_reg_i_1_n_0
                         FDCE                                         f  awready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg_reg/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    awready_reg_reg
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  8.529    

Slack (MET) :             8.529ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            coef_reg[0][0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     4.171    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.916     5.211    awready_reg_i_1_n_0
                         FDCE                                         f  coef_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[0][0]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    coef_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  8.529    

Slack (MET) :             8.529ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            coef_reg[0][10]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     4.171    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.916     5.211    awready_reg_i_1_n_0
                         FDCE                                         f  coef_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[0][10]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    coef_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  8.529    

Slack (MET) :             8.529ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            coef_reg[0][11]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     4.171    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.916     5.211    awready_reg_i_1_n_0
                         FDCE                                         f  coef_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[0][11]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    coef_reg[0][11]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  8.529    

Slack (MET) :             8.529ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            coef_reg[0][12]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     3.372 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     4.171    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     4.295 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.916     5.211    awready_reg_i_1_n_0
                         FDCE                                         f  coef_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[0][12]/C
                         clock pessimism              0.000    14.128    
                         clock uncertainty           -0.035    14.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    13.740    coef_reg[0][12]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  8.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_done_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.600 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.938    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.386     3.369    awready_reg_i_1_n_0
                         FDCE                                         f  ap_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    ap_done_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_start_flag_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.600 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.938    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.386     3.369    awready_reg_i_1_n_0
                         FDCE                                         f  ap_start_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_start_flag_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    ap_start_flag_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_start_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.600 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.938    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.386     3.369    awready_reg_i_1_n_0
                         FDCE                                         f  ap_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_start_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    ap_start_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            arready_reg_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.600 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.938    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.386     3.369    awready_reg_i_1_n_0
                         FDCE                                         f  arready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_reg_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    arready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            awready_reg_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.600 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.938    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.386     3.369    awready_reg_i_1_n_0
                         FDCE                                         f  awready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    awready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            coef_reg[0][0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.600 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.938    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.386     3.369    awready_reg_i_1_n_0
                         FDCE                                         f  coef_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[0][0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    coef_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            coef_reg[0][10]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.600 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.938    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.386     3.369    awready_reg_i_1_n_0
                         FDCE                                         f  coef_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[0][10]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    coef_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            coef_reg[0][11]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.600 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.938    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.386     3.369    awready_reg_i_1_n_0
                         FDCE                                         f  coef_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[0][11]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    coef_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            coef_reg[0][12]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.600 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.938    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.386     3.369    awready_reg_i_1_n_0
                         FDCE                                         f  coef_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[0][12]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    coef_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            coef_reg[0][13]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.400ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.400     2.400    
                                                      0.000     2.400 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     2.400    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     2.600 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     2.938    axis_rst_n_IBUF
                                                                      r  awready_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     2.983 f  awready_reg_i_1/O
                         net (fo=887, unplaced)       0.386     3.369    awready_reg_i_1_n_0
                         FDCE                                         f  coef_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=887, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  coef_reg[0][13]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    coef_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  2.389    





