Digital design flow
====================================

RTL
------------------------------------
RTL stands for Register Transfer Level. RTL is accepted by Yosys + abc.

Testbenches
------------------------------------

Synthesis
------------------------------------

Static timing analysis
------------------------------------------------------------------------

Floorplanning
------------------------------------

IO Placement
^^^^^^^^^^^^^^

Macro placement
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

Power grid
^^^^^^^^^^^^^^

Currently OpenLane does not have integrated Electromigration flow. However, the Sky130's tech LEF files have the required parameters like DCCURRENTDENSITY.

Placement
------------------------------------

Understanding the placement issues
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

Clock Tree Synthesis
------------------------------------------------------------------------

Understanding the CTS, skew, etc
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

Optimization
------------------------------------

Global routing
------------------------------------

Troubleshooting global routing
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

Memory usage
^^^^^^^^^^^^^^

Detailed routing
------------------------------------------------------------------------

Troubleshooting detailed routing
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

Randomly crashing
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

Memory usage by detailed router
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

Final Static Timing Analysis
------------------------------------------------------------------------
