Classic Timing Analyzer report for Hdb3
Mon May 30 00:23:06 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                      ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.961 ns                                       ; Hdb3[0]                   ; AbandonVB:inst|Buffer[0][0] ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.975 ns                                       ; Polar:inst1|True_Code     ; True_Code                   ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.307 ns                                      ; Hdb3[1]                   ; AbandonVB:inst|Count_0[1]   ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[0] ; AbandonVB:inst|Buffer[0][0] ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                           ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+-----------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[0]   ; AbandonVB:inst|Buffer[0][0] ; Clk        ; Clk      ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[0]   ; AbandonVB:inst|Buffer[0][1] ; Clk        ; Clk      ; None                        ; None                      ; 1.918 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[3][1] ; AbandonVB:inst|Buffer[0][0] ; Clk        ; Clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[3][1] ; AbandonVB:inst|Buffer[0][1] ; Clk        ; Clk      ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[3][0] ; AbandonVB:inst|Buffer[0][0] ; Clk        ; Clk      ; None                        ; None                      ; 1.756 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[2][1] ; AbandonVB:inst|Buffer[0][0] ; Clk        ; Clk      ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[3][0] ; AbandonVB:inst|Buffer[0][1] ; Clk        ; Clk      ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[2][1] ; AbandonVB:inst|Buffer[0][1] ; Clk        ; Clk      ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[2][1] ; AbandonVB:inst|Buffer[3][1] ; Clk        ; Clk      ; None                        ; None                      ; 1.642 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[2][1] ; AbandonVB:inst|Buffer[3][0] ; Clk        ; Clk      ; None                        ; None                      ; 1.624 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[2][0] ; AbandonVB:inst|Buffer[0][0] ; Clk        ; Clk      ; None                        ; None                      ; 1.611 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[2][0] ; AbandonVB:inst|Buffer[0][1] ; Clk        ; Clk      ; None                        ; None                      ; 1.610 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[1]   ; AbandonVB:inst|Buffer[0][0] ; Clk        ; Clk      ; None                        ; None                      ; 1.593 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[1]   ; AbandonVB:inst|Buffer[0][1] ; Clk        ; Clk      ; None                        ; None                      ; 1.591 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[0]   ; AbandonVB:inst|Buffer[3][1] ; Clk        ; Clk      ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[0]   ; AbandonVB:inst|Count_0[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[2][0] ; AbandonVB:inst|Buffer[3][1] ; Clk        ; Clk      ; None                        ; None                      ; 1.498 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[2][0] ; AbandonVB:inst|Buffer[3][0] ; Clk        ; Clk      ; None                        ; None                      ; 1.480 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[0]   ; AbandonVB:inst|Buffer[3][0] ; Clk        ; Clk      ; None                        ; None                      ; 1.287 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Data_OutP[0] ; Polar:inst1|True_Code       ; Clk        ; Clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[1]   ; AbandonVB:inst|Buffer[3][0] ; Clk        ; Clk      ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[1]   ; AbandonVB:inst|Buffer[3][1] ; Clk        ; Clk      ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[3][0] ; AbandonVB:inst|Data_OutP[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.003 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Data_OutP[1] ; Polar:inst1|True_Code       ; Clk        ; Clk      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[1][1] ; AbandonVB:inst|Buffer[2][1] ; Clk        ; Clk      ; None                        ; None                      ; 0.789 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[3][1] ; AbandonVB:inst|Data_OutP[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[1][0] ; AbandonVB:inst|Buffer[2][0] ; Clk        ; Clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[0][0] ; AbandonVB:inst|Buffer[1][0] ; Clk        ; Clk      ; None                        ; None                      ; 0.635 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buffer[0][1] ; AbandonVB:inst|Buffer[1][1] ; Clk        ; Clk      ; None                        ; None                      ; 0.635 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Polar:inst1|True_Code       ; Polar:inst1|True_Code       ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[0]   ; AbandonVB:inst|Count_0[0]   ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[1]   ; AbandonVB:inst|Count_0[1]   ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------+
; tsu                                                                                  ;
+-------+--------------+------------+---------+-----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                          ; To Clock ;
+-------+--------------+------------+---------+-----------------------------+----------+
; N/A   ; None         ; 5.961 ns   ; Hdb3[0] ; AbandonVB:inst|Buffer[0][0] ; Clk      ;
; N/A   ; None         ; 5.959 ns   ; Hdb3[0] ; AbandonVB:inst|Buffer[0][1] ; Clk      ;
; N/A   ; None         ; 5.737 ns   ; Hdb3[0] ; AbandonVB:inst|Buffer[3][1] ; Clk      ;
; N/A   ; None         ; 5.719 ns   ; Hdb3[0] ; AbandonVB:inst|Buffer[3][0] ; Clk      ;
; N/A   ; None         ; 5.058 ns   ; Hdb3[1] ; AbandonVB:inst|Buffer[0][0] ; Clk      ;
; N/A   ; None         ; 5.056 ns   ; Hdb3[1] ; AbandonVB:inst|Buffer[0][1] ; Clk      ;
; N/A   ; None         ; 4.822 ns   ; Hdb3[0] ; AbandonVB:inst|Count_0[1]   ; Clk      ;
; N/A   ; None         ; 4.799 ns   ; Hdb3[1] ; AbandonVB:inst|Buffer[3][1] ; Clk      ;
; N/A   ; None         ; 4.781 ns   ; Hdb3[1] ; AbandonVB:inst|Buffer[3][0] ; Clk      ;
; N/A   ; None         ; 4.532 ns   ; Hdb3[0] ; AbandonVB:inst|Count_0[0]   ; Clk      ;
; N/A   ; None         ; 3.855 ns   ; Hdb3[1] ; AbandonVB:inst|Count_0[0]   ; Clk      ;
; N/A   ; None         ; 3.555 ns   ; Hdb3[1] ; AbandonVB:inst|Count_0[1]   ; Clk      ;
+-------+--------------+------------+---------+-----------------------------+----------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+-----------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To        ; From Clock ;
+-------+--------------+------------+-----------------------+-----------+------------+
; N/A   ; None         ; 6.975 ns   ; Polar:inst1|True_Code ; True_Code ; Clk        ;
+-------+--------------+------------+-----------------------+-----------+------------+


+--------------------------------------------------------------------------------------------+
; th                                                                                         ;
+---------------+-------------+-----------+---------+-----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                          ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------------+----------+
; N/A           ; None        ; -3.307 ns ; Hdb3[1] ; AbandonVB:inst|Count_0[1]   ; Clk      ;
; N/A           ; None        ; -3.607 ns ; Hdb3[1] ; AbandonVB:inst|Count_0[0]   ; Clk      ;
; N/A           ; None        ; -3.658 ns ; Hdb3[1] ; AbandonVB:inst|Buffer[0][1] ; Clk      ;
; N/A           ; None        ; -4.175 ns ; Hdb3[1] ; AbandonVB:inst|Buffer[3][0] ; Clk      ;
; N/A           ; None        ; -4.175 ns ; Hdb3[1] ; AbandonVB:inst|Buffer[3][1] ; Clk      ;
; N/A           ; None        ; -4.284 ns ; Hdb3[0] ; AbandonVB:inst|Count_0[0]   ; Clk      ;
; N/A           ; None        ; -4.574 ns ; Hdb3[0] ; AbandonVB:inst|Count_0[1]   ; Clk      ;
; N/A           ; None        ; -4.634 ns ; Hdb3[0] ; AbandonVB:inst|Buffer[0][0] ; Clk      ;
; N/A           ; None        ; -4.664 ns ; Hdb3[1] ; AbandonVB:inst|Buffer[0][0] ; Clk      ;
; N/A           ; None        ; -5.114 ns ; Hdb3[0] ; AbandonVB:inst|Buffer[3][0] ; Clk      ;
; N/A           ; None        ; -5.114 ns ; Hdb3[0] ; AbandonVB:inst|Buffer[3][1] ; Clk      ;
; N/A           ; None        ; -5.601 ns ; Hdb3[0] ; AbandonVB:inst|Buffer[0][1] ; Clk      ;
+---------------+-------------+-----------+---------+-----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon May 30 00:23:03 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Hdb3 -c Hdb3 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 380.08 MHz between source register "AbandonVB:inst|Count_0[0]" and destination register "AbandonVB:inst|Buffer[0][0]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.920 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y23_N23; Fanout = 6; REG Node = 'AbandonVB:inst|Count_0[0]'
            Info: 2: + IC(0.866 ns) + CELL(0.322 ns) = 1.188 ns; Loc. = LCCOMB_X2_Y23_N14; Fanout = 2; COMB Node = 'AbandonVB:inst|always0~5'
            Info: 3: + IC(0.314 ns) + CELL(0.322 ns) = 1.824 ns; Loc. = LCCOMB_X2_Y23_N28; Fanout = 1; COMB Node = 'AbandonVB:inst|Buffer~14'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.920 ns; Loc. = LCFF_X2_Y23_N29; Fanout = 1; REG Node = 'AbandonVB:inst|Buffer[0][0]'
            Info: Total cell delay = 0.740 ns ( 38.54 % )
            Info: Total interconnect delay = 1.180 ns ( 61.46 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y23_N29; Fanout = 1; REG Node = 'AbandonVB:inst|Buffer[0][0]'
                Info: Total cell delay = 1.628 ns ( 57.02 % )
                Info: Total interconnect delay = 1.227 ns ( 42.98 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y23_N23; Fanout = 6; REG Node = 'AbandonVB:inst|Count_0[0]'
                Info: Total cell delay = 1.628 ns ( 57.02 % )
                Info: Total interconnect delay = 1.227 ns ( 42.98 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "AbandonVB:inst|Buffer[0][0]" (data pin = "Hdb3[0]", clock pin = "Clk") is 5.961 ns
    Info: + Longest pin to register delay is 8.854 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AA5; Fanout = 6; PIN Node = 'Hdb3[0]'
        Info: 2: + IC(6.284 ns) + CELL(0.491 ns) = 7.648 ns; Loc. = LCCOMB_X2_Y23_N18; Fanout = 1; COMB Node = 'AbandonVB:inst|always0~7'
        Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 8.122 ns; Loc. = LCCOMB_X2_Y23_N14; Fanout = 2; COMB Node = 'AbandonVB:inst|always0~5'
        Info: 4: + IC(0.314 ns) + CELL(0.322 ns) = 8.758 ns; Loc. = LCCOMB_X2_Y23_N28; Fanout = 1; COMB Node = 'AbandonVB:inst|Buffer~14'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 8.854 ns; Loc. = LCFF_X2_Y23_N29; Fanout = 1; REG Node = 'AbandonVB:inst|Buffer[0][0]'
        Info: Total cell delay = 1.960 ns ( 22.14 % )
        Info: Total interconnect delay = 6.894 ns ( 77.86 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y23_N29; Fanout = 1; REG Node = 'AbandonVB:inst|Buffer[0][0]'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
Info: tco from clock "Clk" to destination pin "True_Code" through register "Polar:inst1|True_Code" is 6.975 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.856 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X3_Y23_N9; Fanout = 2; REG Node = 'Polar:inst1|True_Code'
        Info: Total cell delay = 1.628 ns ( 57.00 % )
        Info: Total interconnect delay = 1.228 ns ( 43.00 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 3.842 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y23_N9; Fanout = 2; REG Node = 'Polar:inst1|True_Code'
        Info: 2: + IC(0.826 ns) + CELL(3.016 ns) = 3.842 ns; Loc. = PIN_B4; Fanout = 0; PIN Node = 'True_Code'
        Info: Total cell delay = 3.016 ns ( 78.50 % )
        Info: Total interconnect delay = 0.826 ns ( 21.50 % )
Info: th for register "AbandonVB:inst|Count_0[1]" (data pin = "Hdb3[1]", clock pin = "Clk") is -3.307 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y23_N1; Fanout = 4; REG Node = 'AbandonVB:inst|Count_0[1]'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.448 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A4; Fanout = 6; PIN Node = 'Hdb3[1]'
        Info: 2: + IC(5.302 ns) + CELL(0.177 ns) = 6.352 ns; Loc. = LCCOMB_X2_Y23_N0; Fanout = 1; COMB Node = 'AbandonVB:inst|Count_0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.448 ns; Loc. = LCFF_X2_Y23_N1; Fanout = 4; REG Node = 'AbandonVB:inst|Count_0[1]'
        Info: Total cell delay = 1.146 ns ( 17.77 % )
        Info: Total interconnect delay = 5.302 ns ( 82.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Mon May 30 00:23:06 2011
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


