
*** Running vivado
    with args -log BAI1_4LED_ilmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BAI1_4LED_ilmb_bram_if_cntlr_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source BAI1_4LED_ilmb_bram_if_cntlr_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1393.070 ; gain = 121.336
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BAI1_4LED_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c5efea2d80105867 to dir: D:/CODE/FPGA/BTTH/Bai1/Bai1.runs/BAI1_4LED_ilmb_bram_if_cntlr_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CODE/FPGA/BTTH/Bai1/Bai1.cache/ip/2022.2/c/5/c5efea2d80105867/BAI1_4LED_dlmb_bram_if_cntlr_0.dcp to D:/CODE/FPGA/BTTH/Bai1/Bai1.runs/BAI1_4LED_ilmb_bram_if_cntlr_0_synth_1/BAI1_4LED_ilmb_bram_if_cntlr_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CODE/FPGA/BTTH/Bai1/Bai1.cache/ip/2022.2/c/5/c5efea2d80105867/BAI1_4LED_dlmb_bram_if_cntlr_0_sim_netlist.v to D:/CODE/FPGA/BTTH/Bai1/Bai1.runs/BAI1_4LED_ilmb_bram_if_cntlr_0_synth_1/BAI1_4LED_ilmb_bram_if_cntlr_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CODE/FPGA/BTTH/Bai1/Bai1.cache/ip/2022.2/c/5/c5efea2d80105867/BAI1_4LED_dlmb_bram_if_cntlr_0_sim_netlist.vhdl to D:/CODE/FPGA/BTTH/Bai1/Bai1.runs/BAI1_4LED_ilmb_bram_if_cntlr_0_synth_1/BAI1_4LED_ilmb_bram_if_cntlr_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CODE/FPGA/BTTH/Bai1/Bai1.cache/ip/2022.2/c/5/c5efea2d80105867/BAI1_4LED_dlmb_bram_if_cntlr_0_stub.v to D:/CODE/FPGA/BTTH/Bai1/Bai1.runs/BAI1_4LED_ilmb_bram_if_cntlr_0_synth_1/BAI1_4LED_ilmb_bram_if_cntlr_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CODE/FPGA/BTTH/Bai1/Bai1.cache/ip/2022.2/c/5/c5efea2d80105867/BAI1_4LED_dlmb_bram_if_cntlr_0_stub.vhdl to D:/CODE/FPGA/BTTH/Bai1/Bai1.runs/BAI1_4LED_ilmb_bram_if_cntlr_0_synth_1/BAI1_4LED_ilmb_bram_if_cntlr_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP BAI1_4LED_ilmb_bram_if_cntlr_0, cache-ID = c5efea2d80105867.
INFO: [Common 17-206] Exiting Vivado at Wed Oct 11 07:50:56 2023...
