// PTX kernel code for CUDA baseband beamformer
// This file has been generated automatically by `bb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for bb(::Int32, ::Int32, ::CuDeviceVector{Int8x4, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception876[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1883[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .align 8 .b8 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<29>;
	.reg .b16 	%rs<61>;
	.reg .b32 	%r<1355>;
	.reg .b64 	%rd<94>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r80, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd15, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r83, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r83, 16511;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	// begin inline asm
	mov.u32 %r84, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p2, %r84, 67711;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;
$L__BB0_4:                              // %L26
	ld.param.u32 	%r81, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	ld.param.u64 	%rd5, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	or.b32  	%r85, %r3, %r1;
	mad.lo.s32 	%r86, %r4, 768, %r85;
	mul.wide.u32 	%rd20, %r86, 4;
	add.s64 	%rd6, %rd5, %rd20;
	mov.u32 	%r87, 1;
	st.global.u32 	[%rd6], %r87;
	setp.lt.s32 	%p3, %r81, 0;
	@%p3 bra 	$L__BB0_7;
// %bb.5:                               // %L128
	ld.param.u32 	%r82, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p4, %r82, %r81;
	setp.gt.s32 	%p5, %r82, 65536;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_7;
// %bb.6:                               // %L138
	sub.s32 	%r88, %r82, %r81;
	and.b32  	%r89, %r88, 127;
	setp.eq.s32 	%p7, %r89, 0;
	@%p7 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_7;
$L__BB0_17:                             // %pass119
	ld.param.u64 	%rd3, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	and.b32  	%r25, %r4, 1;
	neg.s32 	%r90, %r25;
	and.b32  	%r91, %r90, 96;
	shl.b32 	%r92, %r2, 2;
	shr.u32 	%r26, %r1, 3;
	or.b32  	%r93, %r92, %r26;
	cvt.u16.u32 	%rs1, %r93;
	and.b16  	%rs2, %rs1, 255;
	mul.lo.s16 	%rs3, %rs2, 171;
	shr.u16 	%rs4, %rs3, 14;
	mul.lo.s16 	%rs5, %rs4, 96;
	sub.s16 	%rs6, %rs1, %rs5;
	cvt.u32.u16 	%r94, %rs6;
	and.b32  	%r27, %r94, 255;
	shr.u32 	%r95, %r4, 1;
	cvt.u16.u32 	%rs7, %r95;
	and.b16  	%rs8, %rs7, 255;
	mul.lo.s16 	%rs9, %rs8, 171;
	shr.u16 	%rs10, %rs9, 13;
	mul.lo.s16 	%rs11, %rs10, 48;
	sub.s16 	%rs12, %rs7, %rs11;
	cvt.u32.u16 	%r96, %rs12;
	and.b32  	%r28, %r96, 255;
	add.s32 	%r97, %r91, %r27;
	mad.lo.s32 	%r98, %r28, 192, %r97;
	mul.wide.u32 	%rd21, %r98, 4;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.u32 	%r29, [%rd22];
	add.s32 	%r30, %r29, -4;
	setp.gt.u32 	%p8, %r30, 30;
	@%p8 bra 	$L__BB0_8;
// %bb.18:                              // %pass188
	ld.param.u64 	%rd1, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	ld.param.u64 	%rd2, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	ld.param.u64 	%rd4, [_Z2bb5Int32S_13CuDeviceArrayI6Int8x4Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS_Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.eq.s32 	%p9, %r25, 0;
	add.s32 	%r357, %r29, -3;
	shr.u32 	%r358, %r2, 2;
	cvt.u16.u32 	%rs13, %r358;
	mul.lo.s16 	%rs14, %rs13, 171;
	shr.u16 	%rs15, %rs14, 10;
	mul.lo.s16 	%rs16, %rs15, 6;
	sub.s16 	%rs17, %rs13, %rs16;
	shl.b16 	%rs18, %rs17, 4;
	shr.u32 	%r31, %r1, 2;
	cvt.u16.u32 	%rs19, %r31;
	and.b16  	%rs20, %rs19, 6;
	or.b16  	%rs21, %rs20, %rs18;
	and.b16  	%rs22, %rs21, 246;
	mul.lo.s16 	%rs23, %rs22, 171;
	shr.u16 	%rs24, %rs23, 14;
	mul.lo.s16 	%rs25, %rs24, 96;
	sub.s16 	%rs26, %rs21, %rs25;
	and.b16  	%rs27, %rs26, 246;
	mul.wide.u16 	%r359, %rs27, 256;
	selp.b32 	%r360, 0, 24576, %p9;
	mul.lo.s32 	%r361, %r28, 49152;
	shl.b32 	%r362, %r1, 1;
	shl.b32 	%r363, %r2, 6;
	or.b32  	%r364, %r362, %r363;
	shl.b32 	%r365, %r1, 4;
	and.b32  	%r32, %r365, 16;
	and.b32  	%r366, %r364, 204;
	or.b32  	%r367, %r32, %r366;
	or.b32  	%r368, %r367, %r360;
	add.s32 	%r369, %r368, %r361;
	add.s32 	%r370, %r369, %r359;
	shl.b32 	%r371, %r370, 2;
	cvt.u64.u32 	%rd25, %r371;
	add.s64 	%rd26, %rd25, %rd1;
	ld.global.v4.u32 	{%r101, %r102, %r117, %r118}, [%rd26];
	or.b16  	%rs28, %rs21, 8;
	and.b16  	%rs29, %rs28, 254;
	mul.lo.s16 	%rs30, %rs29, 171;
	shr.u16 	%rs31, %rs30, 14;
	mul.lo.s16 	%rs32, %rs31, 96;
	sub.s16 	%rs33, %rs28, %rs32;
	and.b16  	%rs34, %rs33, 254;
	mul.wide.u16 	%r372, %rs34, 256;
	add.s32 	%r373, %r369, %r372;
	shl.b32 	%r374, %r373, 2;
	cvt.u64.u32 	%rd27, %r374;
	add.s64 	%rd28, %rd27, %rd1;
	ld.global.v4.u32 	{%r109, %r110, %r125, %r126}, [%rd28];
	and.b32  	%r375, %r362, 12;
	and.b32  	%r376, %r363, 192;
	or.b32  	%r377, %r376, %r375;
	or.b32  	%r378, %r377, %r32;
	or.b32  	%r379, %r378, %r360;
	add.s32 	%r380, %r361, %r379;
	or.b32  	%r381, %r380, 32;
	add.s32 	%r382, %r381, %r359;
	shl.b32 	%r383, %r382, 2;
	cvt.u64.u32 	%rd29, %r383;
	add.s64 	%rd30, %rd29, %rd1;
	ld.global.v4.u32 	{%r133, %r134, %r149, %r150}, [%rd30];
	add.s32 	%r384, %r381, %r372;
	shl.b32 	%r385, %r384, 2;
	cvt.u64.u32 	%rd31, %r385;
	add.s64 	%rd32, %rd31, %rd1;
	ld.global.v4.u32 	{%r141, %r142, %r157, %r158}, [%rd32];
	or.b16  	%rs35, %rs18, %rs19;
	or.b16  	%rs36, %rs35, 1;
	and.b16  	%rs37, %rs36, 255;
	mul.lo.s16 	%rs38, %rs37, 171;
	shr.u16 	%rs39, %rs38, 14;
	mul.lo.s16 	%rs40, %rs39, 96;
	sub.s16 	%rs41, %rs36, %rs40;
	and.b16  	%rs42, %rs41, 255;
	mul.wide.u16 	%r386, %rs42, 256;
	add.s32 	%r387, %r369, %r386;
	shl.b32 	%r388, %r387, 2;
	cvt.u64.u32 	%rd33, %r388;
	add.s64 	%rd34, %rd33, %rd1;
	ld.global.v4.u32 	{%r165, %r166, %r181, %r182}, [%rd34];
	or.b16  	%rs43, %rs35, 9;
	and.b16  	%rs44, %rs43, 255;
	mul.lo.s16 	%rs45, %rs44, 171;
	shr.u16 	%rs46, %rs45, 14;
	mul.lo.s16 	%rs47, %rs46, 96;
	sub.s16 	%rs48, %rs43, %rs47;
	and.b16  	%rs49, %rs48, 255;
	mul.wide.u16 	%r389, %rs49, 256;
	add.s32 	%r390, %r369, %r389;
	shl.b32 	%r391, %r390, 2;
	cvt.u64.u32 	%rd35, %r391;
	add.s64 	%rd36, %rd35, %rd1;
	ld.global.v4.u32 	{%r173, %r174, %r189, %r190}, [%rd36];
	add.s32 	%r392, %r381, %r386;
	shl.b32 	%r393, %r392, 2;
	cvt.u64.u32 	%rd37, %r393;
	add.s64 	%rd38, %rd37, %rd1;
	ld.global.v4.u32 	{%r197, %r198, %r213, %r214}, [%rd38];
	add.s32 	%r394, %r381, %r389;
	shl.b32 	%r395, %r394, 2;
	cvt.u64.u32 	%rd39, %r395;
	add.s64 	%rd40, %rd39, %rd1;
	ld.global.v4.u32 	{%r205, %r206, %r221, %r222}, [%rd40];
	mov.u32 	%r223, 21520;
	// begin inline asm
	prmt.b32 %r229, %r101, %r102, %r223;
	// end inline asm
	mov.u32 	%r227, 30258;
	// begin inline asm
	prmt.b32 %r230, %r101, %r102, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r237, %r109, %r110, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r238, %r109, %r110, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r245, %r117, %r118, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r246, %r117, %r118, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r253, %r125, %r126, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r254, %r125, %r126, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r261, %r133, %r134, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r262, %r133, %r134, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r269, %r141, %r142, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r270, %r141, %r142, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r277, %r149, %r150, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r278, %r149, %r150, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r285, %r157, %r158, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r286, %r157, %r158, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r293, %r165, %r166, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r294, %r165, %r166, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r301, %r173, %r174, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r302, %r173, %r174, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r309, %r181, %r182, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r310, %r181, %r182, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r317, %r189, %r190, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r318, %r189, %r190, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r325, %r197, %r198, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r326, %r197, %r198, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r333, %r205, %r206, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r334, %r205, %r206, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r341, %r213, %r214, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r342, %r213, %r214, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r349, %r221, %r222, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r350, %r221, %r222, %r227;
	// end inline asm
	mov.u32 	%r351, 25152;
	// begin inline asm
	prmt.b32 %r228, %r229, %r230, %r351;
	// end inline asm
	mov.u32 	%r355, 29521;
	// begin inline asm
	prmt.b32 %r232, %r229, %r230, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r236, %r237, %r238, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r240, %r237, %r238, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r244, %r245, %r246, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r248, %r245, %r246, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r252, %r253, %r254, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r256, %r253, %r254, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r260, %r261, %r262, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r264, %r261, %r262, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r268, %r269, %r270, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r272, %r269, %r270, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r276, %r277, %r278, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r280, %r277, %r278, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r284, %r285, %r286, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r288, %r285, %r286, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r292, %r293, %r294, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r296, %r293, %r294, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r300, %r301, %r302, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r304, %r301, %r302, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r308, %r309, %r310, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r312, %r309, %r310, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r316, %r317, %r318, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r320, %r317, %r318, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r324, %r325, %r326, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r328, %r325, %r326, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r332, %r333, %r334, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r336, %r333, %r334, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r340, %r341, %r342, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r344, %r341, %r342, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r348, %r349, %r350, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r352, %r349, %r350, %r355;
	// end inline asm
	and.b32  	%r33, %r1, 2;
	setp.eq.s32 	%p10, %r33, 0;
	selp.b32 	%r396, %r260, %r228, %p10;
	shfl.sync.bfly.b32	%r397, %r396, 2, 31, -1;
	selp.b32 	%r398, %r228, %r397, %p10;
	selp.b32 	%r399, %r397, %r260, %p10;
	selp.b32 	%r400, %r268, %r236, %p10;
	shfl.sync.bfly.b32	%r401, %r400, 2, 31, -1;
	selp.b32 	%r402, %r236, %r401, %p10;
	selp.b32 	%r403, %r401, %r268, %p10;
	selp.b32 	%r404, %r264, %r232, %p10;
	shfl.sync.bfly.b32	%r405, %r404, 2, 31, -1;
	selp.b32 	%r406, %r232, %r405, %p10;
	selp.b32 	%r407, %r405, %r264, %p10;
	selp.b32 	%r408, %r272, %r240, %p10;
	shfl.sync.bfly.b32	%r409, %r408, 2, 31, -1;
	selp.b32 	%r410, %r240, %r409, %p10;
	selp.b32 	%r411, %r409, %r272, %p10;
	selp.b32 	%r412, %r276, %r244, %p10;
	shfl.sync.bfly.b32	%r413, %r412, 2, 31, -1;
	selp.b32 	%r414, %r244, %r413, %p10;
	selp.b32 	%r415, %r413, %r276, %p10;
	selp.b32 	%r416, %r284, %r252, %p10;
	shfl.sync.bfly.b32	%r417, %r416, 2, 31, -1;
	selp.b32 	%r418, %r252, %r417, %p10;
	selp.b32 	%r419, %r417, %r284, %p10;
	selp.b32 	%r420, %r280, %r248, %p10;
	shfl.sync.bfly.b32	%r421, %r420, 2, 31, -1;
	selp.b32 	%r422, %r248, %r421, %p10;
	selp.b32 	%r423, %r421, %r280, %p10;
	selp.b32 	%r424, %r288, %r256, %p10;
	shfl.sync.bfly.b32	%r425, %r424, 2, 31, -1;
	selp.b32 	%r426, %r256, %r425, %p10;
	selp.b32 	%r427, %r425, %r288, %p10;
	selp.b32 	%r428, %r324, %r292, %p10;
	shfl.sync.bfly.b32	%r429, %r428, 2, 31, -1;
	selp.b32 	%r430, %r292, %r429, %p10;
	selp.b32 	%r431, %r429, %r324, %p10;
	selp.b32 	%r432, %r332, %r300, %p10;
	shfl.sync.bfly.b32	%r433, %r432, 2, 31, -1;
	selp.b32 	%r434, %r300, %r433, %p10;
	selp.b32 	%r435, %r433, %r332, %p10;
	selp.b32 	%r436, %r328, %r296, %p10;
	shfl.sync.bfly.b32	%r437, %r436, 2, 31, -1;
	selp.b32 	%r438, %r296, %r437, %p10;
	selp.b32 	%r439, %r437, %r328, %p10;
	selp.b32 	%r440, %r336, %r304, %p10;
	shfl.sync.bfly.b32	%r441, %r440, 2, 31, -1;
	selp.b32 	%r442, %r304, %r441, %p10;
	selp.b32 	%r443, %r441, %r336, %p10;
	selp.b32 	%r444, %r340, %r308, %p10;
	shfl.sync.bfly.b32	%r445, %r444, 2, 31, -1;
	selp.b32 	%r446, %r308, %r445, %p10;
	selp.b32 	%r447, %r445, %r340, %p10;
	selp.b32 	%r448, %r348, %r316, %p10;
	shfl.sync.bfly.b32	%r449, %r448, 2, 31, -1;
	selp.b32 	%r450, %r316, %r449, %p10;
	selp.b32 	%r451, %r449, %r348, %p10;
	selp.b32 	%r452, %r344, %r312, %p10;
	shfl.sync.bfly.b32	%r453, %r452, 2, 31, -1;
	selp.b32 	%r454, %r312, %r453, %p10;
	selp.b32 	%r455, %r453, %r344, %p10;
	selp.b32 	%r456, %r352, %r320, %p10;
	shfl.sync.bfly.b32	%r457, %r456, 2, 31, -1;
	selp.b32 	%r458, %r320, %r457, %p10;
	selp.b32 	%r459, %r457, %r352, %p10;
	and.b32  	%r34, %r1, 4;
	setp.eq.s32 	%p11, %r34, 0;
	selp.b32 	%r460, %r430, %r398, %p11;
	shfl.sync.bfly.b32	%r461, %r460, 4, 31, -1;
	selp.b32 	%r35, %r398, %r461, %p11;
	selp.b32 	%r36, %r461, %r430, %p11;
	selp.b32 	%r462, %r434, %r402, %p11;
	shfl.sync.bfly.b32	%r463, %r462, 4, 31, -1;
	selp.b32 	%r37, %r402, %r463, %p11;
	selp.b32 	%r38, %r463, %r434, %p11;
	selp.b32 	%r464, %r438, %r406, %p11;
	shfl.sync.bfly.b32	%r465, %r464, 4, 31, -1;
	selp.b32 	%r39, %r406, %r465, %p11;
	selp.b32 	%r40, %r465, %r438, %p11;
	selp.b32 	%r466, %r442, %r410, %p11;
	shfl.sync.bfly.b32	%r467, %r466, 4, 31, -1;
	selp.b32 	%r41, %r410, %r467, %p11;
	selp.b32 	%r42, %r467, %r442, %p11;
	selp.b32 	%r468, %r446, %r414, %p11;
	shfl.sync.bfly.b32	%r469, %r468, 4, 31, -1;
	selp.b32 	%r43, %r414, %r469, %p11;
	selp.b32 	%r44, %r469, %r446, %p11;
	selp.b32 	%r470, %r450, %r418, %p11;
	shfl.sync.bfly.b32	%r471, %r470, 4, 31, -1;
	selp.b32 	%r45, %r418, %r471, %p11;
	selp.b32 	%r46, %r471, %r450, %p11;
	selp.b32 	%r472, %r454, %r422, %p11;
	shfl.sync.bfly.b32	%r473, %r472, 4, 31, -1;
	selp.b32 	%r47, %r422, %r473, %p11;
	selp.b32 	%r48, %r473, %r454, %p11;
	selp.b32 	%r474, %r458, %r426, %p11;
	shfl.sync.bfly.b32	%r475, %r474, 4, 31, -1;
	selp.b32 	%r49, %r426, %r475, %p11;
	selp.b32 	%r50, %r475, %r458, %p11;
	selp.b32 	%r476, %r431, %r399, %p11;
	shfl.sync.bfly.b32	%r477, %r476, 4, 31, -1;
	selp.b32 	%r51, %r399, %r477, %p11;
	selp.b32 	%r52, %r477, %r431, %p11;
	selp.b32 	%r478, %r435, %r403, %p11;
	shfl.sync.bfly.b32	%r479, %r478, 4, 31, -1;
	selp.b32 	%r53, %r403, %r479, %p11;
	selp.b32 	%r54, %r479, %r435, %p11;
	selp.b32 	%r480, %r439, %r407, %p11;
	shfl.sync.bfly.b32	%r481, %r480, 4, 31, -1;
	selp.b32 	%r55, %r407, %r481, %p11;
	selp.b32 	%r56, %r481, %r439, %p11;
	selp.b32 	%r482, %r443, %r411, %p11;
	shfl.sync.bfly.b32	%r483, %r482, 4, 31, -1;
	selp.b32 	%r57, %r411, %r483, %p11;
	selp.b32 	%r58, %r483, %r443, %p11;
	selp.b32 	%r484, %r447, %r415, %p11;
	shfl.sync.bfly.b32	%r485, %r484, 4, 31, -1;
	selp.b32 	%r59, %r415, %r485, %p11;
	selp.b32 	%r60, %r485, %r447, %p11;
	selp.b32 	%r486, %r451, %r419, %p11;
	shfl.sync.bfly.b32	%r487, %r486, 4, 31, -1;
	selp.b32 	%r61, %r419, %r487, %p11;
	selp.b32 	%r62, %r487, %r451, %p11;
	selp.b32 	%r488, %r455, %r423, %p11;
	shfl.sync.bfly.b32	%r489, %r488, 4, 31, -1;
	selp.b32 	%r63, %r423, %r489, %p11;
	selp.b32 	%r64, %r489, %r455, %p11;
	selp.b32 	%r490, %r459, %r427, %p11;
	shfl.sync.bfly.b32	%r491, %r490, 4, 31, -1;
	selp.b32 	%r65, %r427, %r491, %p11;
	selp.b32 	%r66, %r491, %r459, %p11;
	shl.b32 	%r492, %r4, 7;
	and.b32  	%r493, %r492, 128;
	shl.b32 	%r494, %r1, 2;
	and.b32  	%r495, %r494, 28;
	and.b32  	%r496, %r3, 96;
	or.b32  	%r67, %r495, %r496;
	shl.b32 	%r497, %r28, 8;
	and.b32  	%r68, %r2, 12;
	or.b32  	%r498, %r493, %r67;
	or.b32  	%r69, %r497, %r498;
	shl.b32 	%r499, %r1, 3;
	and.b32  	%r500, %r499, 24;
	or.b32  	%r70, %r500, %r496;
	and.b32  	%r71, %r362, 6;
	and.b32  	%r501, %r2, 3;
	and.b16  	%rs50, %rs35, 255;
	mul.lo.s16 	%rs51, %rs50, 171;
	shr.u16 	%rs52, %rs51, 14;
	mul.lo.s16 	%rs53, %rs52, 96;
	sub.s16 	%rs54, %rs35, %rs53;
	cvt.u32.u16 	%r502, %rs54;
	and.b32  	%r503, %r502, 255;
	mul.lo.s32 	%r504, %r501, 3200;
	or.b32  	%r72, %r504, %r503;
	or.b16  	%rs55, %rs35, 8;
	and.b16  	%rs56, %rs55, 255;
	mul.lo.s16 	%rs57, %rs56, 171;
	shr.u16 	%rs58, %rs57, 14;
	mul.lo.s16 	%rs59, %rs58, 96;
	sub.s16 	%rs60, %rs55, %rs59;
	cvt.u32.u16 	%r505, %rs60;
	and.b32  	%r506, %r505, 255;
	or.b32  	%r73, %r504, %r506;
	and.b32  	%r507, %r1, 7;
	shl.b32 	%r74, %r87, %r30;
	min.u32 	%r75, %r357, 31;
	and.b32  	%r76, %r1, 1;
	shl.b32 	%r509, %r1, 5;
	and.b32  	%r77, %r509, 64;
	shl.b32 	%r510, %r4, 11;
	and.b32  	%r511, %r510, 2048;
	shl.b32 	%r512, %r28, 12;
	or.b32  	%r513, %r512, %r511;
	mad.lo.s32 	%r514, %r27, 196608, %r513;
	mul.lo.s32 	%r515, %r507, 100;
	add.s32 	%r516, %r515, %r27;
	mul.wide.u32 	%rd41, %r516, 4;
	mov.u64 	%rd42, shmem;
	add.s64 	%rd43, %rd42, 16512;
	add.s64 	%rd7, %rd43, %rd41;
	cvt.u64.u32 	%rd44, %r515;
	cvt.u64.u32 	%rd45, %r27;
	add.s64 	%rd46, %rd45, %rd44;
	shl.b64 	%rd47, %rd46, 2;
	add.s64 	%rd8, %rd43, %rd47;
	add.s32 	%r517, %r515, 800;
	add.s32 	%r518, %r517, %r27;
	mul.wide.u32 	%rd48, %r518, 4;
	add.s64 	%rd9, %rd43, %rd48;
	cvt.u64.u32 	%rd49, %r517;
	add.s64 	%rd50, %rd45, %rd49;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd10, %rd43, %rd51;
	add.s32 	%r519, %r515, 1600;
	add.s32 	%r520, %r519, %r27;
	mul.wide.u32 	%rd52, %r520, 4;
	add.s64 	%rd11, %rd43, %rd52;
	cvt.u64.u32 	%rd53, %r519;
	add.s64 	%rd54, %rd45, %rd53;
	shl.b64 	%rd55, %rd54, 2;
	add.s64 	%rd12, %rd43, %rd55;
	or.b32  	%r521, %r1, 24;
	mul.lo.s32 	%r522, %r521, 100;
	add.s32 	%r523, %r522, %r27;
	mul.wide.u32 	%rd56, %r523, 4;
	add.s64 	%rd13, %rd43, %rd56;
	cvt.u64.u32 	%rd57, %r522;
	add.s64 	%rd58, %rd45, %rd57;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd14, %rd43, %rd59;
	and.b32  	%r78, %r499, 32;
	shl.b32 	%r79, %r514, 2;
	mov.u32 	%r1346, 0;
	setp.lt.u32 	%p13, %r2, 16;
$L__BB0_9:                              // %L2477
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_11 Depth 2
                                        //       Child Loop BB0_13 Depth 3
	add.s32 	%r524, %r1346, %r81;
	setp.ge.s32 	%p12, %r524, %r82;
	@%p12 bra 	$L__BB0_16;
// %bb.10:                              // %L2484.preheader
                                        //   in Loop: Header=BB0_9 Depth=1
	mov.u32 	%r1347, 0;
	mov.u32 	%r1348, %r1347;
	mov.u32 	%r1349, %r1347;
	mov.u32 	%r1350, %r1347;
	mov.u32 	%r1351, %r1347;
	mov.u32 	%r1352, %r1347;
	mov.u32 	%r1353, %r1347;
$L__BB0_11:                             // %L2484
                                        //   Parent Loop BB0_9 Depth=1
                                        // =>  This Loop Header: Depth=2
                                        //       Child Loop BB0_13 Depth 3
	@%p13 bra 	$L__BB0_19;
	bra.uni 	$L__BB0_12;
$L__BB0_19:                             // %pass1146
                                        //   in Loop: Header=BB0_11 Depth=2
	or.b32  	%r526, %r1347, %r68;
	or.b32  	%r527, %r526, %r26;
	add.s32 	%r528, %r527, %r1346;
	and.b32  	%r529, %r528, 32751;
	add.s32 	%r530, %r529, %r81;
	mad.lo.s32 	%r531, %r530, 12288, %r69;
	mul.hi.s32 	%r532, %r531, 715827883;
	shr.u32 	%r533, %r532, 31;
	shr.s32 	%r534, %r532, 26;
	add.s32 	%r535, %r534, %r533;
	setp.lt.s32 	%p14, %r531, 0;
	mul.lo.s32 	%r536, %r535, 402653184;
	setp.ne.s32 	%p15, %r536, %r531;
	and.pred  	%p16, %p14, %p15;
	selp.s32 	%r537, -1, 0, %p16;
	add.s32 	%r538, %r535, %r537;
	or.b32  	%r539, %r531, 1;
	mad.lo.s32 	%r540, %r538, -402653184, %r539;
	mul.wide.s32 	%rd60, %r540, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.v4.u32 	{%r541, %r542, %r543, %r544}, [%rd61+-4];
	or.b32  	%r545, %r527, 16;
	add.s32 	%r546, %r545, %r1346;
	and.b32  	%r547, %r546, 32767;
	add.s32 	%r548, %r547, %r81;
	mad.lo.s32 	%r549, %r548, 12288, %r69;
	mul.hi.s32 	%r550, %r549, 715827883;
	shr.u32 	%r551, %r550, 31;
	shr.s32 	%r552, %r550, 26;
	add.s32 	%r553, %r552, %r551;
	setp.lt.s32 	%p17, %r549, 0;
	mul.lo.s32 	%r554, %r553, 402653184;
	setp.ne.s32 	%p18, %r554, %r549;
	and.pred  	%p19, %p17, %p18;
	selp.s32 	%r555, -1, 0, %p19;
	add.s32 	%r556, %r553, %r555;
	or.b32  	%r557, %r549, 1;
	mad.lo.s32 	%r558, %r556, -402653184, %r557;
	mul.wide.s32 	%rd62, %r558, 4;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.v4.u32 	{%r559, %r560, %r561, %r562}, [%rd63+-4];
	and.b32  	%r563, %r528, 15;
	mul.lo.s32 	%r564, %r563, 129;
	add.s32 	%r565, %r67, %r564;
	mul.wide.u32 	%rd64, %r565, 4;
	add.s64 	%rd66, %rd42, %rd64;
	st.shared.u32 	[%rd66], %r541;
	cvt.u64.u32 	%rd67, %r564;
	cvt.u64.u32 	%rd68, %r67;
	add.s64 	%rd69, %rd68, %rd67;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd42, %rd70;
	st.shared.u32 	[%rd71+4], %r542;
	st.shared.u32 	[%rd71+8], %r543;
	st.shared.u32 	[%rd71+12], %r544;
	and.b32  	%r566, %r546, 31;
	mul.lo.s32 	%r567, %r566, 129;
	add.s32 	%r568, %r67, %r567;
	mul.wide.u32 	%rd72, %r568, 4;
	add.s64 	%rd73, %rd42, %rd72;
	st.shared.u32 	[%rd73], %r559;
	cvt.u64.u32 	%rd74, %r567;
	add.s64 	%rd75, %rd68, %rd74;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd42, %rd76;
	st.shared.u32 	[%rd77+4], %r560;
	st.shared.u32 	[%rd77+8], %r561;
	st.shared.u32 	[%rd77+12], %r562;
$L__BB0_12:                             // %L4201
                                        //   in Loop: Header=BB0_11 Depth=2
	bar.sync 	0;
	or.b32  	%r570, %r1347, %r31;
	add.s32 	%r13, %r1346, %r570;
	mov.u32 	%r583, 0;
	mov.u32 	%r1354, %r583;
$L__BB0_13:                             // %L4203
                                        //   Parent Loop BB0_9 Depth=1
                                        //     Parent Loop BB0_11 Depth=2
                                        // =>    This Inner Loop Header: Depth=3
	add.s32 	%r1095, %r13, %r1354;
	shr.s32 	%r1096, %r1095, 31;
	shr.u32 	%r1097, %r1096, 27;
	add.s32 	%r1098, %r1095, %r1097;
	and.b32  	%r1099, %r1098, -32;
	sub.s32 	%r1100, %r1095, %r1099;
	mad.lo.s32 	%r1101, %r1100, 129, %r70;
	mul.wide.s32 	%rd78, %r1101, 4;
	add.s64 	%rd80, %rd42, %rd78;
	ld.shared.u32 	%r572, [%rd80];
	mov.u32 	%r573, 134744072;
	mov.u32 	%r574, 252645135;
	// begin inline asm
	lop3.b32 %r571, %r572, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1102, %r571, 2021161080;
	xor.b32  	%r582, %r1102, -2139062144;
	shr.u32 	%r576, %r572, 4;
	// begin inline asm
	lop3.b32 %r575, %r576, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1103, %r575, 2021161080;
	xor.b32  	%r588, %r1103, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r579, %r580}, {%r35}, {%r582}, {%r583, %r583};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r585, %r586}, {%r39}, {%r588}, {%r583, %r583};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r591, %r592}, {%r35}, {%r588}, {%r583, %r583};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r597, %r598}, {%r39}, {%r582}, {%r591, %r592};
	// end inline asm
	ld.shared.u32 	%r604, [%rd80+4];
	// begin inline asm
	lop3.b32 %r603, %r604, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1104, %r603, 2021161080;
	xor.b32  	%r614, %r1104, -2139062144;
	shr.u32 	%r608, %r604, 4;
	// begin inline asm
	lop3.b32 %r607, %r608, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1105, %r607, 2021161080;
	xor.b32  	%r620, %r1105, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r611, %r612}, {%r43}, {%r614}, {%r579, %r580};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r617, %r618}, {%r47}, {%r620}, {%r585, %r586};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r623, %r624}, {%r43}, {%r620}, {%r597, %r598};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r629, %r630}, {%r47}, {%r614}, {%r623, %r624};
	// end inline asm
	ld.shared.u32 	%r636, [%rd80+8];
	// begin inline asm
	lop3.b32 %r635, %r636, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1106, %r635, 2021161080;
	xor.b32  	%r646, %r1106, -2139062144;
	shr.u32 	%r640, %r636, 4;
	// begin inline asm
	lop3.b32 %r639, %r640, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1107, %r639, 2021161080;
	xor.b32  	%r652, %r1107, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r643, %r644}, {%r51}, {%r646}, {%r611, %r612};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r649, %r650}, {%r55}, {%r652}, {%r617, %r618};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r655, %r656}, {%r51}, {%r652}, {%r629, %r630};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r661, %r662}, {%r55}, {%r646}, {%r655, %r656};
	// end inline asm
	ld.shared.u32 	%r668, [%rd80+12];
	// begin inline asm
	lop3.b32 %r667, %r668, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1108, %r667, 2021161080;
	xor.b32  	%r678, %r1108, -2139062144;
	shr.u32 	%r672, %r668, 4;
	// begin inline asm
	lop3.b32 %r671, %r672, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1109, %r671, 2021161080;
	xor.b32  	%r684, %r1109, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r675, %r676}, {%r59}, {%r678}, {%r643, %r644};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r681, %r682}, {%r63}, {%r684}, {%r649, %r650};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r687, %r688}, {%r59}, {%r684}, {%r661, %r662};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r693, %r694}, {%r63}, {%r678}, {%r687, %r688};
	// end inline asm
	ld.shared.u32 	%r700, [%rd80+16];
	// begin inline asm
	lop3.b32 %r699, %r700, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1110, %r699, 2021161080;
	xor.b32  	%r710, %r1110, -2139062144;
	shr.u32 	%r704, %r700, 4;
	// begin inline asm
	lop3.b32 %r703, %r704, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1111, %r703, 2021161080;
	xor.b32  	%r716, %r1111, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r707, %r708}, {%r36}, {%r710}, {%r675, %r676};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r713, %r714}, {%r40}, {%r716}, {%r681, %r682};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r719, %r720}, {%r36}, {%r716}, {%r693, %r694};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r725, %r726}, {%r40}, {%r710}, {%r719, %r720};
	// end inline asm
	ld.shared.u32 	%r732, [%rd80+20];
	// begin inline asm
	lop3.b32 %r731, %r732, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1112, %r731, 2021161080;
	xor.b32  	%r742, %r1112, -2139062144;
	shr.u32 	%r736, %r732, 4;
	// begin inline asm
	lop3.b32 %r735, %r736, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1113, %r735, 2021161080;
	xor.b32  	%r748, %r1113, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r739, %r740}, {%r44}, {%r742}, {%r707, %r708};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r745, %r746}, {%r48}, {%r748}, {%r713, %r714};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r751, %r752}, {%r44}, {%r748}, {%r725, %r726};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r757, %r758}, {%r48}, {%r742}, {%r751, %r752};
	// end inline asm
	ld.shared.u32 	%r764, [%rd80+24];
	// begin inline asm
	lop3.b32 %r763, %r764, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1114, %r763, 2021161080;
	xor.b32  	%r774, %r1114, -2139062144;
	shr.u32 	%r768, %r764, 4;
	// begin inline asm
	lop3.b32 %r767, %r768, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1115, %r767, 2021161080;
	xor.b32  	%r780, %r1115, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r771, %r772}, {%r52}, {%r774}, {%r739, %r740};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r777, %r778}, {%r56}, {%r780}, {%r745, %r746};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r783, %r784}, {%r52}, {%r780}, {%r757, %r758};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r789, %r790}, {%r56}, {%r774}, {%r783, %r784};
	// end inline asm
	ld.shared.u32 	%r796, [%rd80+28];
	// begin inline asm
	lop3.b32 %r795, %r796, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1116, %r795, 2021161080;
	xor.b32  	%r806, %r1116, -2139062144;
	shr.u32 	%r800, %r796, 4;
	// begin inline asm
	lop3.b32 %r799, %r800, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1117, %r799, 2021161080;
	xor.b32  	%r812, %r1117, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r803, %r804}, {%r60}, {%r806}, {%r771, %r772};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r809, %r810}, {%r64}, {%r812}, {%r777, %r778};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r815, %r816}, {%r60}, {%r812}, {%r789, %r790};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r821, %r822}, {%r64}, {%r806}, {%r815, %r816};
	// end inline asm
	sub.s32 	%r1118, %r803, %r809;
	add.s32 	%r1119, %r1118, 4;
	shr.s32 	%r829, %r1119, 3;
	add.s32 	%r1120, %r821, 4;
	shr.s32 	%r828, %r1120, 3;
	sub.s32 	%r1121, %r804, %r810;
	add.s32 	%r1122, %r1121, 4;
	shr.s32 	%r832, %r1122, 3;
	add.s32 	%r1123, %r822, 4;
	shr.s32 	%r831, %r1123, 3;
	// begin inline asm
	cvt.pack.sat.s16.s32 %r827, %r828, %r829;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s16.s32 %r830, %r831, %r832;
	// end inline asm
	or.b32  	%r1124, %r1354, %r71;
	mul.lo.s32 	%r1125, %r1124, 100;
	add.s32 	%r1126, %r72, %r1125;
	mul.wide.u32 	%rd81, %r1126, 4;
	add.s64 	%rd83, %rd43, %rd81;
	st.shared.u32 	[%rd83], %r827;
	add.s32 	%r1127, %r1125, 100;
	add.s32 	%r1128, %r72, %r1127;
	mul.wide.u32 	%rd84, %r1128, 4;
	add.s64 	%rd85, %rd43, %rd84;
	st.shared.u32 	[%rd85], %r830;
	ld.shared.u32 	%r834, [%rd80];
	// begin inline asm
	lop3.b32 %r833, %r834, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1129, %r833, 2021161080;
	xor.b32  	%r844, %r1129, -2139062144;
	shr.u32 	%r838, %r834, 4;
	// begin inline asm
	lop3.b32 %r837, %r838, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1130, %r837, 2021161080;
	xor.b32  	%r850, %r1130, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r841, %r842}, {%r37}, {%r844}, {%r583, %r583};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r847, %r848}, {%r41}, {%r850}, {%r583, %r583};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r853, %r854}, {%r37}, {%r850}, {%r583, %r583};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r859, %r860}, {%r41}, {%r844}, {%r853, %r854};
	// end inline asm
	ld.shared.u32 	%r866, [%rd80+4];
	// begin inline asm
	lop3.b32 %r865, %r866, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1131, %r865, 2021161080;
	xor.b32  	%r876, %r1131, -2139062144;
	shr.u32 	%r870, %r866, 4;
	// begin inline asm
	lop3.b32 %r869, %r870, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1132, %r869, 2021161080;
	xor.b32  	%r882, %r1132, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r873, %r874}, {%r45}, {%r876}, {%r841, %r842};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r879, %r880}, {%r49}, {%r882}, {%r847, %r848};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r885, %r886}, {%r45}, {%r882}, {%r859, %r860};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r891, %r892}, {%r49}, {%r876}, {%r885, %r886};
	// end inline asm
	ld.shared.u32 	%r898, [%rd80+8];
	// begin inline asm
	lop3.b32 %r897, %r898, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1133, %r897, 2021161080;
	xor.b32  	%r908, %r1133, -2139062144;
	shr.u32 	%r902, %r898, 4;
	// begin inline asm
	lop3.b32 %r901, %r902, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1134, %r901, 2021161080;
	xor.b32  	%r914, %r1134, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r905, %r906}, {%r53}, {%r908}, {%r873, %r874};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r911, %r912}, {%r57}, {%r914}, {%r879, %r880};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r917, %r918}, {%r53}, {%r914}, {%r891, %r892};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r923, %r924}, {%r57}, {%r908}, {%r917, %r918};
	// end inline asm
	ld.shared.u32 	%r930, [%rd80+12];
	// begin inline asm
	lop3.b32 %r929, %r930, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1135, %r929, 2021161080;
	xor.b32  	%r940, %r1135, -2139062144;
	shr.u32 	%r934, %r930, 4;
	// begin inline asm
	lop3.b32 %r933, %r934, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1136, %r933, 2021161080;
	xor.b32  	%r946, %r1136, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r937, %r938}, {%r61}, {%r940}, {%r905, %r906};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r943, %r944}, {%r65}, {%r946}, {%r911, %r912};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r949, %r950}, {%r61}, {%r946}, {%r923, %r924};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r955, %r956}, {%r65}, {%r940}, {%r949, %r950};
	// end inline asm
	ld.shared.u32 	%r962, [%rd80+16];
	// begin inline asm
	lop3.b32 %r961, %r962, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1137, %r961, 2021161080;
	xor.b32  	%r972, %r1137, -2139062144;
	shr.u32 	%r966, %r962, 4;
	// begin inline asm
	lop3.b32 %r965, %r966, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1138, %r965, 2021161080;
	xor.b32  	%r978, %r1138, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r969, %r970}, {%r38}, {%r972}, {%r937, %r938};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r975, %r976}, {%r42}, {%r978}, {%r943, %r944};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r981, %r982}, {%r38}, {%r978}, {%r955, %r956};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r987, %r988}, {%r42}, {%r972}, {%r981, %r982};
	// end inline asm
	ld.shared.u32 	%r994, [%rd80+20];
	// begin inline asm
	lop3.b32 %r993, %r994, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1139, %r993, 2021161080;
	xor.b32  	%r1004, %r1139, -2139062144;
	shr.u32 	%r998, %r994, 4;
	// begin inline asm
	lop3.b32 %r997, %r998, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1140, %r997, 2021161080;
	xor.b32  	%r1010, %r1140, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1001, %r1002}, {%r46}, {%r1004}, {%r969, %r970};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1007, %r1008}, {%r50}, {%r1010}, {%r975, %r976};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1013, %r1014}, {%r46}, {%r1010}, {%r987, %r988};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1019, %r1020}, {%r50}, {%r1004}, {%r1013, %r1014};
	// end inline asm
	ld.shared.u32 	%r1026, [%rd80+24];
	// begin inline asm
	lop3.b32 %r1025, %r1026, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1141, %r1025, 2021161080;
	xor.b32  	%r1036, %r1141, -2139062144;
	shr.u32 	%r1030, %r1026, 4;
	// begin inline asm
	lop3.b32 %r1029, %r1030, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1142, %r1029, 2021161080;
	xor.b32  	%r1042, %r1142, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1033, %r1034}, {%r54}, {%r1036}, {%r1001, %r1002};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1039, %r1040}, {%r58}, {%r1042}, {%r1007, %r1008};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1045, %r1046}, {%r54}, {%r1042}, {%r1019, %r1020};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1051, %r1052}, {%r58}, {%r1036}, {%r1045, %r1046};
	// end inline asm
	ld.shared.u32 	%r1058, [%rd80+28];
	// begin inline asm
	lop3.b32 %r1057, %r1058, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1143, %r1057, 2021161080;
	xor.b32  	%r1068, %r1143, -2139062144;
	shr.u32 	%r1062, %r1058, 4;
	// begin inline asm
	lop3.b32 %r1061, %r1062, %r573, %r574, 40;
	// end inline asm
	add.s32 	%r1144, %r1061, 2021161080;
	xor.b32  	%r1074, %r1144, -2139062144;
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1065, %r1066}, {%r62}, {%r1068}, {%r1033, %r1034};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1071, %r1072}, {%r66}, {%r1074}, {%r1039, %r1040};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1077, %r1078}, {%r62}, {%r1074}, {%r1051, %r1052};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m8n8k16.row.col.satfinite.s32.s8.s8.s32 {%r1083, %r1084}, {%r66}, {%r1068}, {%r1077, %r1078};
	// end inline asm
	sub.s32 	%r1145, %r1065, %r1071;
	add.s32 	%r1146, %r1145, 4;
	shr.s32 	%r1091, %r1146, 3;
	add.s32 	%r1147, %r1083, 4;
	shr.s32 	%r1090, %r1147, 3;
	sub.s32 	%r1148, %r1066, %r1072;
	add.s32 	%r1149, %r1148, 4;
	shr.s32 	%r1094, %r1149, 3;
	add.s32 	%r1150, %r1084, 4;
	shr.s32 	%r1093, %r1150, 3;
	// begin inline asm
	cvt.pack.sat.s16.s32 %r1089, %r1090, %r1091;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s16.s32 %r1092, %r1093, %r1094;
	// end inline asm
	add.s32 	%r1151, %r73, %r1125;
	mul.wide.u32 	%rd86, %r1151, 4;
	add.s64 	%rd87, %rd43, %rd86;
	st.shared.u32 	[%rd87], %r1089;
	add.s32 	%r1152, %r73, %r1127;
	mul.wide.u32 	%rd88, %r1152, 4;
	add.s64 	%rd89, %rd43, %rd88;
	st.shared.u32 	[%rd89], %r1092;
	add.s32 	%r1354, %r1354, 8;
	setp.ne.s32 	%p20, %r1354, 32;
	@%p20 bra 	$L__BB0_13;
// %bb.14:                              // %L7934
                                        //   in Loop: Header=BB0_11 Depth=2
	bar.sync 	0;
	ld.shared.u32 	%r1171, [%rd7];
	ld.shared.u32 	%r1172, [%rd8+12800];
	ld.shared.u32 	%r1173, [%rd8+25600];
	ld.shared.u32 	%r1174, [%rd8+38400];
	ld.shared.u32 	%r1175, [%rd9];
	ld.shared.u32 	%r1176, [%rd10+12800];
	ld.shared.u32 	%r1177, [%rd10+25600];
	ld.shared.u32 	%r1178, [%rd10+38400];
	ld.shared.u32 	%r1179, [%rd11];
	ld.shared.u32 	%r1180, [%rd12+12800];
	ld.shared.u32 	%r1181, [%rd12+25600];
	ld.shared.u32 	%r1182, [%rd12+38400];
	ld.shared.u32 	%r1183, [%rd13];
	ld.shared.u32 	%r1184, [%rd14+12800];
	ld.shared.u32 	%r1185, [%rd14+25600];
	ld.shared.u32 	%r1186, [%rd14+38400];
	cvt.s32.s16 	%r1187, %r1171;
	shr.s32 	%r1188, %r1171, 16;
	cvt.s32.s16 	%r1189, %r1172;
	shr.s32 	%r1190, %r1172, 16;
	cvt.s32.s16 	%r1191, %r1173;
	shr.s32 	%r1192, %r1173, 16;
	cvt.s32.s16 	%r1193, %r1174;
	shr.s32 	%r1194, %r1174, 16;
	cvt.s32.s16 	%r1195, %r1175;
	shr.s32 	%r1196, %r1175, 16;
	cvt.s32.s16 	%r1197, %r1176;
	shr.s32 	%r1198, %r1176, 16;
	cvt.s32.s16 	%r1199, %r1177;
	shr.s32 	%r1200, %r1177, 16;
	cvt.s32.s16 	%r1201, %r1178;
	shr.s32 	%r1202, %r1178, 16;
	cvt.s32.s16 	%r1203, %r1179;
	shr.s32 	%r1204, %r1179, 16;
	cvt.s32.s16 	%r1205, %r1180;
	shr.s32 	%r1206, %r1180, 16;
	cvt.s32.s16 	%r1207, %r1181;
	shr.s32 	%r1208, %r1181, 16;
	cvt.s32.s16 	%r1209, %r1182;
	shr.s32 	%r1210, %r1182, 16;
	cvt.s32.s16 	%r1211, %r1183;
	shr.s32 	%r1212, %r1183, 16;
	cvt.s32.s16 	%r1213, %r1184;
	shr.s32 	%r1214, %r1184, 16;
	cvt.s32.s16 	%r1215, %r1185;
	shr.s32 	%r1216, %r1185, 16;
	cvt.s32.s16 	%r1217, %r1186;
	shr.s32 	%r1218, %r1186, 16;
	add.s32 	%r1219, %r1187, %r74;
	add.s32 	%r1220, %r1219, %r1189;
	add.s32 	%r1221, %r1220, %r1191;
	add.s32 	%r1222, %r1221, %r1193;
	shr.s32 	%r1223, %r1222, %r75;
	add.s32 	%r1224, %r1188, %r74;
	add.s32 	%r1225, %r1224, %r1190;
	add.s32 	%r1226, %r1225, %r1192;
	add.s32 	%r1227, %r1226, %r1194;
	shr.s32 	%r1228, %r1227, %r75;
	add.s32 	%r1229, %r1195, %r74;
	add.s32 	%r1230, %r1229, %r1197;
	add.s32 	%r1231, %r1230, %r1199;
	add.s32 	%r1232, %r1231, %r1201;
	shr.s32 	%r1233, %r1232, %r75;
	add.s32 	%r1234, %r1196, %r74;
	add.s32 	%r1235, %r1234, %r1198;
	add.s32 	%r1236, %r1235, %r1200;
	add.s32 	%r1237, %r1236, %r1202;
	shr.s32 	%r1238, %r1237, %r75;
	add.s32 	%r1239, %r1203, %r74;
	add.s32 	%r1240, %r1239, %r1205;
	add.s32 	%r1241, %r1240, %r1207;
	add.s32 	%r1242, %r1241, %r1209;
	shr.s32 	%r1243, %r1242, %r75;
	add.s32 	%r1244, %r1204, %r74;
	add.s32 	%r1245, %r1244, %r1206;
	add.s32 	%r1246, %r1245, %r1208;
	add.s32 	%r1247, %r1246, %r1210;
	shr.s32 	%r1248, %r1247, %r75;
	add.s32 	%r1249, %r1211, %r74;
	add.s32 	%r1250, %r1249, %r1213;
	add.s32 	%r1251, %r1250, %r1215;
	add.s32 	%r1252, %r1251, %r1217;
	shr.s32 	%r1253, %r1252, %r75;
	add.s32 	%r1254, %r1212, %r74;
	add.s32 	%r1255, %r1254, %r1214;
	add.s32 	%r1256, %r1255, %r1216;
	add.s32 	%r1257, %r1256, %r1218;
	shr.s32 	%r1258, %r1257, %r75;
	max.s32 	%r1259, %r1223, -7;
	min.s32 	%r1158, %r1259, 7;
	max.s32 	%r1260, %r1228, -7;
	min.s32 	%r1165, %r1260, 7;
	max.s32 	%r1261, %r1233, -7;
	min.s32 	%r1157, %r1261, 7;
	max.s32 	%r1262, %r1238, -7;
	min.s32 	%r1164, %r1262, 7;
	max.s32 	%r1263, %r1243, -7;
	min.s32 	%r1155, %r1263, 7;
	max.s32 	%r1264, %r1248, -7;
	min.s32 	%r1162, %r1264, 7;
	max.s32 	%r1265, %r1253, -7;
	min.s32 	%r1154, %r1265, 7;
	max.s32 	%r1266, %r1258, -7;
	min.s32 	%r1161, %r1266, 7;
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r1153, %r1154, %r1155, 0;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r1156, %r1157, %r1158, %r1153;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r1160, %r1161, %r1162, 0;
	// end inline asm
	// begin inline asm
	cvt.pack.sat.s8.s32.b32 %r1163, %r1164, %r1165, %r1160;
	// end inline asm
	shl.b32 	%r1170, %r1163, 4;
	// begin inline asm
	lop3.b32 %r1277, %r574, %r1156, %r1170, 202;
	// end inline asm
	setp.eq.s32 	%p21, %r1347, 0;
	selp.b32 	%r1352, %r1277, %r1352, %p21;
	selp.b32 	%r1353, %r1277, %r1353, %p21;
	setp.eq.s32 	%p22, %r1347, 32;
	selp.b32 	%r1348, %r1277, %r1348, %p22;
	selp.b32 	%r1349, %r1277, %r1349, %p22;
	setp.eq.s32 	%p23, %r1347, 64;
	selp.b32 	%r1350, %r1277, %r1350, %p23;
	selp.b32 	%r1351, %r1277, %r1351, %p23;
	add.s32 	%r23, %r1347, 32;
	setp.ne.s32 	%p24, %r1347, 96;
	mov.u32 	%r1347, %r23;
	@%p24 bra 	$L__BB0_11;
// %bb.15:                              // %L10318
                                        //   in Loop: Header=BB0_9 Depth=1
	setp.eq.s32 	%p25, %r76, 0;
	// begin inline asm
	prmt.b32 %r1267, %r1352, %r1348, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1271, %r1353, %r1349, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1275, %r1350, %r1277, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1279, %r1351, %r1277, %r355;
	// end inline asm
	selp.b32 	%r1315, %r1271, %r1267, %p25;
	shfl.sync.bfly.b32	%r1316, %r1315, 1, 31, -1;
	selp.b32 	%r1284, %r1267, %r1316, %p25;
	selp.b32 	%r1285, %r1316, %r1271, %p25;
	selp.b32 	%r1317, %r1279, %r1275, %p25;
	shfl.sync.bfly.b32	%r1318, %r1317, 1, 31, -1;
	selp.b32 	%r1292, %r1275, %r1318, %p25;
	selp.b32 	%r1293, %r1318, %r1279, %p25;
	// begin inline asm
	prmt.b32 %r1283, %r1284, %r1285, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1287, %r1284, %r1285, %r355;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1291, %r1292, %r1293, %r351;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1295, %r1292, %r1293, %r355;
	// end inline asm
	selp.b32 	%r1319, %r1291, %r1283, %p10;
	shfl.sync.bfly.b32	%r1320, %r1319, 2, 31, -1;
	selp.b32 	%r1300, %r1283, %r1320, %p10;
	selp.b32 	%r1301, %r1320, %r1291, %p10;
	selp.b32 	%r1321, %r1295, %r1287, %p10;
	shfl.sync.bfly.b32	%r1322, %r1321, 2, 31, -1;
	selp.b32 	%r1308, %r1287, %r1322, %p10;
	selp.b32 	%r1309, %r1322, %r1295, %p10;
	// begin inline asm
	prmt.b32 %r1299, %r1300, %r1301, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1303, %r1300, %r1301, %r227;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1307, %r1308, %r1309, %r223;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1311, %r1308, %r1309, %r227;
	// end inline asm
	selp.b32 	%r1323, %r1307, %r1299, %p11;
	shfl.sync.bfly.b32	%r1324, %r1323, 4, 31, -1;
	selp.b32 	%r1325, %r1299, %r1324, %p11;
	selp.b32 	%r1326, %r1324, %r1307, %p11;
	selp.b32 	%r1327, %r1311, %r1303, %p11;
	shfl.sync.bfly.b32	%r1328, %r1327, 4, 31, -1;
	selp.b32 	%r1329, %r1303, %r1328, %p11;
	selp.b32 	%r1330, %r1328, %r1311, %p11;
	selp.b32 	%r1331, %r1329, %r1325, %p25;
	shfl.sync.bfly.b32	%r1332, %r1331, 1, 31, -1;
	selp.b32 	%r1333, %r1325, %r1332, %p25;
	selp.b32 	%r1334, %r1332, %r1329, %p25;
	selp.b32 	%r1335, %r1330, %r1326, %p25;
	shfl.sync.bfly.b32	%r1336, %r1335, 1, 31, -1;
	selp.b32 	%r1337, %r1326, %r1336, %p25;
	selp.b32 	%r1338, %r1336, %r1330, %p25;
	and.b32  	%r1339, %r1346, 8064;
	or.b32  	%r1340, %r1339, %r32;
	or.b32  	%r1341, %r1340, %r78;
	or.b32  	%r1342, %r1341, %r77;
	or.b32  	%r1343, %r1342, %r79;
	cvt.u64.u32 	%rd90, %r1343;
	add.s64 	%rd91, %rd4, %rd90;
	st.global.v4.u32 	[%rd91], {%r1333, %r1337, %r1334, %r1338};
	add.s32 	%r24, %r1346, 128;
	setp.ne.s32 	%p28, %r1346, 32640;
	mov.u32 	%r1346, %r24;
	@%p28 bra 	$L__BB0_9;
$L__BB0_16:                             // %L10697
	mov.u32 	%r1344, 0;
	st.global.u32 	[%rd6], %r1344;
	ret;
$L__BB0_7:                              // %L147
	mov.u32 	%r1345, 2;
	st.global.u32 	[%rd6], %r1345;
	mov.u64 	%rd92, exception876;
	cvta.global.u64 	%rd93, %rd92;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd93;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd15;
	st.param.b32 	[param0+8], %r80;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd16, exception1883;
	cvta.global.u64 	%rd17, %rd16;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd17;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd15;
	st.param.b32 	[param0+8], %r80;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_3:                              // %L24
	mov.u64 	%rd18, exception1883;
	cvta.global.u64 	%rd19, %rd18;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd15;
	st.param.b32 	[param0+8], %r80;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_8:                              // %L365
	mov.u32 	%r99, 2;
	st.global.u32 	[%rd6], %r99;
	mov.u64 	%rd23, exception876;
	cvta.global.u64 	%rd24, %rd23;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd15;
	st.param.b32 	[param0+8], %r80;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
