#pragma once

// AUTO GENERATED, DO NOT MANUALLY EDIT!!
//
// Description: Auto-generated header with indexed interrupts for APU
// Owner: hw/scripts/interrupt_map

enum IRQ_SOURCE {
  // IRQ 0 hardwired to 0

  IRQ_SOC_MGMT_THERMAL_THROTTLE_SOURCE = 1,
  IRQ_SOC_MGMT_THERMAL_WARNING_SOURCE = 2,
  IRQ_SOC_MGMT_THERMAL_SHUTDOWN_SOURCE = 3,
  IRQ_LPDDR_GRAPH_0_CTRL_DERATE_TEMP_LIMIT_SOURCE = 4,
  IRQ_LPDDR_GRAPH_1_CTRL_DERATE_TEMP_LIMIT_SOURCE = 5,
  IRQ_LPDDR_GRAPH_2_CTRL_DERATE_TEMP_LIMIT_SOURCE = 6,
  IRQ_LPDDR_GRAPH_3_CTRL_DERATE_TEMP_LIMIT_SOURCE = 7,
  IRQ_LPDDR_PPP_0_CTRL_DERATE_TEMP_LIMIT_SOURCE = 8,
  IRQ_LPDDR_PPP_1_CTRL_DERATE_TEMP_LIMIT_SOURCE = 9,
  IRQ_LPDDR_PPP_2_CTRL_DERATE_TEMP_LIMIT_SOURCE = 10,
  IRQ_LPDDR_PPP_3_CTRL_DERATE_TEMP_LIMIT_SOURCE = 11,
  IRQ_SOC_MGMT_DLM_WARNING_SOURCE = 12,
  IRQ_SOC_MGMT_DLM_CRITICAL_SOURCE = 13,
  IRQ_LPDDR_GRAPH_0_CTRL_ECC_UNCORRECTED_ERR_SOURCE = 14,
  IRQ_LPDDR_GRAPH_0_CTRL_RD_LINKECC_UNCORR_ERR_SOURCE = 15,
  IRQ_LPDDR_GRAPH_0_PHY_PIE_PROG_ERR_SOURCE = 16,
  IRQ_LPDDR_GRAPH_0_PHY_ECC_ERR_SOURCE = 17,
  IRQ_LPDDR_GRAPH_0_PHY_RDFPTRCHK_ERR_SOURCE = 18,
  IRQ_LPDDR_GRAPH_0_PHY_PIE_PARITY_ERR_SOURCE = 19,
  IRQ_LPDDR_GRAPH_0_PHY_ACSM_PARITY_ERR_SOURCE = 20,
  IRQ_LPDDR_GRAPH_1_CTRL_ECC_UNCORRECTED_ERR_SOURCE = 21,
  IRQ_LPDDR_GRAPH_1_CTRL_RD_LINKECC_UNCORR_ERR_SOURCE = 22,
  IRQ_LPDDR_GRAPH_1_PHY_PIE_PROG_ERR_SOURCE = 23,
  IRQ_LPDDR_GRAPH_1_PHY_ECC_ERR_SOURCE = 24,
  IRQ_LPDDR_GRAPH_1_PHY_RDFPTRCHK_ERR_SOURCE = 25,
  IRQ_LPDDR_GRAPH_1_PHY_PIE_PARITY_ERR_SOURCE = 26,
  IRQ_LPDDR_GRAPH_1_PHY_ACSM_PARITY_ERR_SOURCE = 27,
  IRQ_LPDDR_GRAPH_2_CTRL_ECC_UNCORRECTED_ERR_SOURCE = 28,
  IRQ_LPDDR_GRAPH_2_CTRL_RD_LINKECC_UNCORR_ERR_SOURCE = 29,
  IRQ_LPDDR_GRAPH_2_PHY_PIE_PROG_ERR_SOURCE = 30,
  IRQ_LPDDR_GRAPH_2_PHY_ECC_ERR_SOURCE = 31,
  IRQ_LPDDR_GRAPH_2_PHY_RDFPTRCHK_ERR_SOURCE = 32,
  IRQ_LPDDR_GRAPH_2_PHY_PIE_PARITY_ERR_SOURCE = 33,
  IRQ_LPDDR_GRAPH_2_PHY_ACSM_PARITY_ERR_SOURCE = 34,
  IRQ_LPDDR_GRAPH_3_CTRL_ECC_UNCORRECTED_ERR_SOURCE = 35,
  IRQ_LPDDR_GRAPH_3_CTRL_RD_LINKECC_UNCORR_ERR_SOURCE = 36,
  IRQ_LPDDR_GRAPH_3_PHY_PIE_PROG_ERR_SOURCE = 37,
  IRQ_LPDDR_GRAPH_3_PHY_ECC_ERR_SOURCE = 38,
  IRQ_LPDDR_GRAPH_3_PHY_RDFPTRCHK_ERR_SOURCE = 39,
  IRQ_LPDDR_GRAPH_3_PHY_PIE_PARITY_ERR_SOURCE = 40,
  IRQ_LPDDR_GRAPH_3_PHY_ACSM_PARITY_ERR_SOURCE = 41,
  IRQ_LPDDR_PPP_0_CTRL_ECC_UNCORRECTED_ERR_SOURCE = 42,
  IRQ_LPDDR_PPP_0_CTRL_RD_LINKECC_UNCORR_ERR_SOURCE = 43,
  IRQ_LPDDR_PPP_0_PHY_PIE_PROG_ERR_SOURCE = 44,
  IRQ_LPDDR_PPP_0_PHY_ECC_ERR_SOURCE = 45,
  IRQ_LPDDR_PPP_0_PHY_RDFPTRCHK_ERR_SOURCE = 46,
  IRQ_LPDDR_PPP_0_PHY_PIE_PARITY_ERR_SOURCE = 47,
  IRQ_LPDDR_PPP_0_PHY_ACSM_PARITY_ERR_SOURCE = 48,
  IRQ_LPDDR_PPP_1_CTRL_ECC_UNCORRECTED_ERR_SOURCE = 49,
  IRQ_LPDDR_PPP_1_CTRL_RD_LINKECC_UNCORR_ERR_SOURCE = 50,
  IRQ_LPDDR_PPP_1_PHY_PIE_PROG_ERR_SOURCE = 51,
  IRQ_LPDDR_PPP_1_PHY_ECC_ERR_SOURCE = 52,
  IRQ_LPDDR_PPP_1_PHY_RDFPTRCHK_ERR_SOURCE = 53,
  IRQ_LPDDR_PPP_1_PHY_PIE_PARITY_ERR_SOURCE = 54,
  IRQ_LPDDR_PPP_1_PHY_ACSM_PARITY_ERR_SOURCE = 55,
  IRQ_LPDDR_PPP_2_CTRL_ECC_UNCORRECTED_ERR_SOURCE = 56,
  IRQ_LPDDR_PPP_2_CTRL_RD_LINKECC_UNCORR_ERR_SOURCE = 57,
  IRQ_LPDDR_PPP_2_PHY_PIE_PROG_ERR_SOURCE = 58,
  IRQ_LPDDR_PPP_2_PHY_ECC_ERR_SOURCE = 59,
  IRQ_LPDDR_PPP_2_PHY_RDFPTRCHK_ERR_SOURCE = 60,
  IRQ_LPDDR_PPP_2_PHY_PIE_PARITY_ERR_SOURCE = 61,
  IRQ_LPDDR_PPP_2_PHY_ACSM_PARITY_ERR_SOURCE = 62,
  IRQ_LPDDR_PPP_3_CTRL_ECC_UNCORRECTED_ERR_SOURCE = 63,
  IRQ_LPDDR_PPP_3_CTRL_RD_LINKECC_UNCORR_ERR_SOURCE = 64,
  IRQ_LPDDR_PPP_3_PHY_PIE_PROG_ERR_SOURCE = 65,
  IRQ_LPDDR_PPP_3_PHY_ECC_ERR_SOURCE = 66,
  IRQ_LPDDR_PPP_3_PHY_RDFPTRCHK_ERR_SOURCE = 67,
  IRQ_LPDDR_PPP_3_PHY_PIE_PARITY_ERR_SOURCE = 68,
  IRQ_LPDDR_PPP_3_PHY_ACSM_PARITY_ERR_SOURCE = 69,
  IRQ_PCIE_PERST_N_SOURCE = 70,
  IRQ_SYS_SPM_ERROR_SOURCE = 71,
  IRQ_LPDDR_GRAPH_0_CTRL_ECC_AP_ERR_SOURCE = 72,
  IRQ_LPDDR_GRAPH_0_PHY_TRNG_FAIL_SOURCE = 73,
  IRQ_LPDDR_GRAPH_1_CTRL_ECC_AP_ERR_SOURCE = 74,
  IRQ_LPDDR_GRAPH_1_PHY_TRNG_FAIL_SOURCE = 75,
  IRQ_LPDDR_GRAPH_2_CTRL_ECC_AP_ERR_SOURCE = 76,
  IRQ_LPDDR_GRAPH_2_PHY_TRNG_FAIL_SOURCE = 77,
  IRQ_LPDDR_GRAPH_3_CTRL_ECC_AP_ERR_SOURCE = 78,
  IRQ_LPDDR_GRAPH_3_PHY_TRNG_FAIL_SOURCE = 79,
  IRQ_LPDDR_PPP_0_CTRL_ECC_AP_ERR_SOURCE = 80,
  IRQ_LPDDR_PPP_0_PHY_TRNG_FAIL_SOURCE = 81,
  IRQ_LPDDR_PPP_1_CTRL_ECC_AP_ERR_SOURCE = 82,
  IRQ_LPDDR_PPP_1_PHY_TRNG_FAIL_SOURCE = 83,
  IRQ_LPDDR_PPP_2_CTRL_ECC_AP_ERR_SOURCE = 84,
  IRQ_LPDDR_PPP_2_PHY_TRNG_FAIL_SOURCE = 85,
  IRQ_LPDDR_PPP_3_CTRL_ECC_AP_ERR_SOURCE = 86,
  IRQ_LPDDR_PPP_3_PHY_TRNG_FAIL_SOURCE = 87,
  IRQ_APU_L2C_ERR_SOURCE = 88,
  IRQ_SOC_MGMT_RTC_SOURCE = 89,
  IRQ_SOC_MGMT_WDT_SOURCE = 90,
  IRQ_SOC_PERIPH_TIMER_SOURCE = 91,
  IRQ_LPDDR_GRAPH_0_CTRL_SBR_DONE_SOURCE = 92,
  IRQ_LPDDR_GRAPH_0_CTRL_ECC_CORRECTED_ERR_SOURCE = 93,
  IRQ_LPDDR_GRAPH_0_CTRL_RD_LINKECC_CORR_ERR_SOURCE = 94,
  IRQ_LPDDR_GRAPH_0_PHY_INIT_CMPLT_SOURCE = 95,
  IRQ_LPDDR_GRAPH_0_PHY_TRNG_CMPLT_SOURCE = 96,
  IRQ_LPDDR_GRAPH_1_CTRL_SBR_DONE_SOURCE = 97,
  IRQ_LPDDR_GRAPH_1_CTRL_ECC_CORRECTED_ERR_SOURCE = 98,
  IRQ_LPDDR_GRAPH_1_CTRL_RD_LINKECC_CORR_ERR_SOURCE = 99,
  IRQ_LPDDR_GRAPH_1_PHY_INIT_CMPLT_SOURCE = 100,
  IRQ_LPDDR_GRAPH_1_PHY_TRNG_CMPLT_SOURCE = 101,
  IRQ_LPDDR_GRAPH_2_CTRL_SBR_DONE_SOURCE = 102,
  IRQ_LPDDR_GRAPH_2_CTRL_ECC_CORRECTED_ERR_SOURCE = 103,
  IRQ_LPDDR_GRAPH_2_CTRL_RD_LINKECC_CORR_ERR_SOURCE = 104,
  IRQ_LPDDR_GRAPH_2_PHY_INIT_CMPLT_SOURCE = 105,
  IRQ_LPDDR_GRAPH_2_PHY_TRNG_CMPLT_SOURCE = 106,
  IRQ_LPDDR_GRAPH_3_CTRL_SBR_DONE_SOURCE = 107,
  IRQ_LPDDR_GRAPH_3_CTRL_ECC_CORRECTED_ERR_SOURCE = 108,
  IRQ_LPDDR_GRAPH_3_CTRL_RD_LINKECC_CORR_ERR_SOURCE = 109,
  IRQ_LPDDR_GRAPH_3_PHY_INIT_CMPLT_SOURCE = 110,
  IRQ_LPDDR_GRAPH_3_PHY_TRNG_CMPLT_SOURCE = 111,
  IRQ_LPDDR_PPP_0_CTRL_SBR_DONE_SOURCE = 112,
  IRQ_LPDDR_PPP_0_CTRL_ECC_CORRECTED_ERR_SOURCE = 113,
  IRQ_LPDDR_PPP_0_CTRL_RD_LINKECC_CORR_ERR_SOURCE = 114,
  IRQ_LPDDR_PPP_0_PHY_INIT_CMPLT_SOURCE = 115,
  IRQ_LPDDR_PPP_0_PHY_TRNG_CMPLT_SOURCE = 116,
  IRQ_LPDDR_PPP_1_CTRL_SBR_DONE_SOURCE = 117,
  IRQ_LPDDR_PPP_1_CTRL_ECC_CORRECTED_ERR_SOURCE = 118,
  IRQ_LPDDR_PPP_1_CTRL_RD_LINKECC_CORR_ERR_SOURCE = 119,
  IRQ_LPDDR_PPP_1_PHY_INIT_CMPLT_SOURCE = 120,
  IRQ_LPDDR_PPP_1_PHY_TRNG_CMPLT_SOURCE = 121,
  IRQ_LPDDR_PPP_2_CTRL_SBR_DONE_SOURCE = 122,
  IRQ_LPDDR_PPP_2_CTRL_ECC_CORRECTED_ERR_SOURCE = 123,
  IRQ_LPDDR_PPP_2_CTRL_RD_LINKECC_CORR_ERR_SOURCE = 124,
  IRQ_LPDDR_PPP_2_PHY_INIT_CMPLT_SOURCE = 125,
  IRQ_LPDDR_PPP_2_PHY_TRNG_CMPLT_SOURCE = 126,
  IRQ_LPDDR_PPP_3_CTRL_SBR_DONE_SOURCE = 127,
  IRQ_LPDDR_PPP_3_CTRL_ECC_CORRECTED_ERR_SOURCE = 128,
  IRQ_LPDDR_PPP_3_CTRL_RD_LINKECC_CORR_ERR_SOURCE = 129,
  IRQ_LPDDR_PPP_3_PHY_INIT_CMPLT_SOURCE = 130,
  IRQ_LPDDR_PPP_3_PHY_TRNG_CMPLT_SOURCE = 131,
  IRQ_SOC_MGMT_SECURITY_SOURCE = 132,
  IRQ_SOC_PERIPH_EMMC_SOURCE = 133,
  IRQ_DCD_INT_SOURCE = 134,
  IRQ_NOC_INT_SOURCE = 135,
  IRQ_NOC_SDMA_0_INT_0_SOURCE = 136,
  IRQ_NOC_SDMA_0_INT_1_SOURCE = 137,
  IRQ_NOC_SDMA_0_INT_2_SOURCE = 138,
  IRQ_NOC_SDMA_0_INT_3_SOURCE = 139,
  IRQ_NOC_SDMA_1_INT_0_SOURCE = 140,
  IRQ_NOC_SDMA_1_INT_1_SOURCE = 141,
  IRQ_NOC_SDMA_1_INT_2_SOURCE = 142,
  IRQ_NOC_SDMA_1_INT_3_SOURCE = 143,
  IRQ_APU_DMA_CHANNEL_1_SOURCE = 144,
  IRQ_APU_DMA_CHANNEL_2_SOURCE = 145,
  IRQ_APU_DMA_COMMON_SOURCE = 146,
  IRQ_APU_MAILBOX_SOURCE = 147,
  IRQ_APU_TOKEN_MANAGER_SOURCE = 148,
  IRQ_SOC_PERIPH_UART_SOURCE = 149,
  IRQ_SOC_PERIPH_GPIO_SOURCE = 150,
  IRQ_SOC_PERIPH_I2C_0_SOURCE = 151,
  IRQ_SOC_PERIPH_I2C_1_SOURCE = 152,
  IRQ_SOC_PERIPH_SPI_SOURCE = 153,
  IRQ_PCIE_INT_SOURCE = 154,

  NUM_IRQ_SOURCES
};
