

================================================================
== Vitis HLS Report for 'conv1_Pipeline_L1'
================================================================
* Date:           Sat Jan 25 13:41:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      152|      152|  1.520 us|  1.520 us|   97|   97|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |      150|      150|        56|          1|          1|    96|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 56


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 1
  Pipeline-0 : II = 1, D = 56, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%phi_mul33 = alloca i32 1"   --->   Operation 59 'alloca' 'phi_mul33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%batch = alloca i32 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212]   --->   Operation 60 'alloca' 'batch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%out_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_img"   --->   Operation 61 'read' 'out_img_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln58_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln58"   --->   Operation 62 'read' 'zext_ln58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast26_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_cast26"   --->   Operation 63 'read' 'p_cast26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%window_3D_362_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_362_load_reload"   --->   Operation 64 'read' 'window_3D_362_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%window_3D_361_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_361_load_reload"   --->   Operation 65 'read' 'window_3D_361_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%window_3D_360_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_360_load_reload"   --->   Operation 66 'read' 'window_3D_360_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%window_3D_359_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_359_load_reload"   --->   Operation 67 'read' 'window_3D_359_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%window_3D_358_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_358_load_reload"   --->   Operation 68 'read' 'window_3D_358_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%window_3D_357_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_357_load_reload"   --->   Operation 69 'read' 'window_3D_357_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%window_3D_356_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_356_load_reload"   --->   Operation 70 'read' 'window_3D_356_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%window_3D_355_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_355_load_reload"   --->   Operation 71 'read' 'window_3D_355_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%window_3D_354_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_354_load_reload"   --->   Operation 72 'read' 'window_3D_354_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%window_3D_353_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_353_load_reload"   --->   Operation 73 'read' 'window_3D_353_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%window_3D_352_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_352_load_reload"   --->   Operation 74 'read' 'window_3D_352_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%window_3D_351_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_351_load_reload"   --->   Operation 75 'read' 'window_3D_351_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%window_3D_350_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_350_load_reload"   --->   Operation 76 'read' 'window_3D_350_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%window_3D_349_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_349_load_reload"   --->   Operation 77 'read' 'window_3D_349_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%window_3D_348_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_348_load_reload"   --->   Operation 78 'read' 'window_3D_348_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%window_3D_347_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_347_load_reload"   --->   Operation 79 'read' 'window_3D_347_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%window_3D_346_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_346_load_reload"   --->   Operation 80 'read' 'window_3D_346_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%window_3D_345_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_345_load_reload"   --->   Operation 81 'read' 'window_3D_345_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%window_3D_344_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_344_load_reload"   --->   Operation 82 'read' 'window_3D_344_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%window_3D_343_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_343_load_reload"   --->   Operation 83 'read' 'window_3D_343_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%window_3D_342_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_342_load_reload"   --->   Operation 84 'read' 'window_3D_342_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%window_3D_341_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_341_load_reload"   --->   Operation 85 'read' 'window_3D_341_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%window_3D_340_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_340_load_reload"   --->   Operation 86 'read' 'window_3D_340_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%window_3D_339_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_339_load_reload"   --->   Operation 87 'read' 'window_3D_339_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%window_3D_338_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_338_load_reload"   --->   Operation 88 'read' 'window_3D_338_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%window_3D_337_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_337_load_reload"   --->   Operation 89 'read' 'window_3D_337_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%window_3D_336_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_336_load_reload"   --->   Operation 90 'read' 'window_3D_336_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%window_3D_335_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_335_load_reload"   --->   Operation 91 'read' 'window_3D_335_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%window_3D_334_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_334_load_reload"   --->   Operation 92 'read' 'window_3D_334_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%window_3D_333_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_333_load_reload"   --->   Operation 93 'read' 'window_3D_333_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%window_3D_332_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_332_load_reload"   --->   Operation 94 'read' 'window_3D_332_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%window_3D_331_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_331_load_reload"   --->   Operation 95 'read' 'window_3D_331_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%window_3D_330_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_330_load_reload"   --->   Operation 96 'read' 'window_3D_330_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%window_3D_329_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_329_load_reload"   --->   Operation 97 'read' 'window_3D_329_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%window_3D_328_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_328_load_reload"   --->   Operation 98 'read' 'window_3D_328_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%window_3D_327_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_327_load_reload"   --->   Operation 99 'read' 'window_3D_327_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%window_3D_326_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_326_load_reload"   --->   Operation 100 'read' 'window_3D_326_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%window_3D_325_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_325_load_reload"   --->   Operation 101 'read' 'window_3D_325_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%window_3D_324_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_324_load_reload"   --->   Operation 102 'read' 'window_3D_324_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%window_3D_323_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_323_load_reload"   --->   Operation 103 'read' 'window_3D_323_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%window_3D_322_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_322_load_reload"   --->   Operation 104 'read' 'window_3D_322_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%window_3D_321_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_321_load_reload"   --->   Operation 105 'read' 'window_3D_321_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%window_3D_320_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_320_load_reload"   --->   Operation 106 'read' 'window_3D_320_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%window_3D_319_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_319_load_reload"   --->   Operation 107 'read' 'window_3D_319_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%window_3D_318_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_318_load_reload"   --->   Operation 108 'read' 'window_3D_318_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%window_3D_317_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_317_load_reload"   --->   Operation 109 'read' 'window_3D_317_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%window_3D_316_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_316_load_reload"   --->   Operation 110 'read' 'window_3D_316_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%window_3D_315_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_315_load_reload"   --->   Operation 111 'read' 'window_3D_315_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%window_3D_314_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_314_load_reload"   --->   Operation 112 'read' 'window_3D_314_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%window_3D_313_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_313_load_reload"   --->   Operation 113 'read' 'window_3D_313_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%window_3D_312_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_312_load_reload"   --->   Operation 114 'read' 'window_3D_312_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%window_3D_311_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_311_load_reload"   --->   Operation 115 'read' 'window_3D_311_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%window_3D_310_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_310_load_reload"   --->   Operation 116 'read' 'window_3D_310_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%window_3D_309_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_309_load_reload"   --->   Operation 117 'read' 'window_3D_309_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%window_3D_308_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_308_load_reload"   --->   Operation 118 'read' 'window_3D_308_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%window_3D_307_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_307_load_reload"   --->   Operation 119 'read' 'window_3D_307_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%window_3D_306_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_306_load_reload"   --->   Operation 120 'read' 'window_3D_306_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%window_3D_305_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_305_load_reload"   --->   Operation 121 'read' 'window_3D_305_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%window_3D_304_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_304_load_reload"   --->   Operation 122 'read' 'window_3D_304_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%window_3D_303_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_303_load_reload"   --->   Operation 123 'read' 'window_3D_303_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%window_3D_302_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_302_load_reload"   --->   Operation 124 'read' 'window_3D_302_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%window_3D_301_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_301_load_reload"   --->   Operation 125 'read' 'window_3D_301_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%window_3D_300_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_300_load_reload"   --->   Operation 126 'read' 'window_3D_300_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%window_3D_299_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_299_load_reload"   --->   Operation 127 'read' 'window_3D_299_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%window_3D_298_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_298_load_reload"   --->   Operation 128 'read' 'window_3D_298_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%window_3D_297_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_297_load_reload"   --->   Operation 129 'read' 'window_3D_297_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%window_3D_296_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_296_load_reload"   --->   Operation 130 'read' 'window_3D_296_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%window_3D_295_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_295_load_reload"   --->   Operation 131 'read' 'window_3D_295_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%window_3D_294_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_294_load_reload"   --->   Operation 132 'read' 'window_3D_294_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%window_3D_293_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_293_load_reload"   --->   Operation 133 'read' 'window_3D_293_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%window_3D_292_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_292_load_reload"   --->   Operation 134 'read' 'window_3D_292_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%window_3D_291_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_291_load_reload"   --->   Operation 135 'read' 'window_3D_291_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%window_3D_290_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_290_load_reload"   --->   Operation 136 'read' 'window_3D_290_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%window_3D_289_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_289_load_reload"   --->   Operation 137 'read' 'window_3D_289_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%window_3D_288_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_288_load_reload"   --->   Operation 138 'read' 'window_3D_288_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%window_3D_287_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_287_load_reload"   --->   Operation 139 'read' 'window_3D_287_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%window_3D_286_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_286_load_reload"   --->   Operation 140 'read' 'window_3D_286_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%window_3D_285_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_285_load_reload"   --->   Operation 141 'read' 'window_3D_285_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%window_3D_284_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_284_load_reload"   --->   Operation 142 'read' 'window_3D_284_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%window_3D_283_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_283_load_reload"   --->   Operation 143 'read' 'window_3D_283_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%window_3D_282_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_282_load_reload"   --->   Operation 144 'read' 'window_3D_282_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%window_3D_281_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_281_load_reload"   --->   Operation 145 'read' 'window_3D_281_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%window_3D_280_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_280_load_reload"   --->   Operation 146 'read' 'window_3D_280_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%window_3D_279_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_279_load_reload"   --->   Operation 147 'read' 'window_3D_279_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%window_3D_278_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_278_load_reload"   --->   Operation 148 'read' 'window_3D_278_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%window_3D_277_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_277_load_reload"   --->   Operation 149 'read' 'window_3D_277_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%window_3D_276_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_276_load_reload"   --->   Operation 150 'read' 'window_3D_276_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%window_3D_275_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_275_load_reload"   --->   Operation 151 'read' 'window_3D_275_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%window_3D_274_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_274_load_reload"   --->   Operation 152 'read' 'window_3D_274_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%window_3D_273_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_273_load_reload"   --->   Operation 153 'read' 'window_3D_273_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%window_3D_272_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_272_load_reload"   --->   Operation 154 'read' 'window_3D_272_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%window_3D_271_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_271_load_reload"   --->   Operation 155 'read' 'window_3D_271_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%window_3D_270_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_270_load_reload"   --->   Operation 156 'read' 'window_3D_270_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%window_3D_269_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_269_load_reload"   --->   Operation 157 'read' 'window_3D_269_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%window_3D_268_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_268_load_reload"   --->   Operation 158 'read' 'window_3D_268_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%window_3D_267_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_267_load_reload"   --->   Operation 159 'read' 'window_3D_267_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%window_3D_266_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_266_load_reload"   --->   Operation 160 'read' 'window_3D_266_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%window_3D_265_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_265_load_reload"   --->   Operation 161 'read' 'window_3D_265_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%window_3D_264_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_264_load_reload"   --->   Operation 162 'read' 'window_3D_264_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%window_3D_263_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_263_load_reload"   --->   Operation 163 'read' 'window_3D_263_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%window_3D_262_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_262_load_reload"   --->   Operation 164 'read' 'window_3D_262_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%window_3D_261_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_261_load_reload"   --->   Operation 165 'read' 'window_3D_261_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%window_3D_260_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_260_load_reload"   --->   Operation 166 'read' 'window_3D_260_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%window_3D_259_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_259_load_reload"   --->   Operation 167 'read' 'window_3D_259_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%window_3D_258_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_258_load_reload"   --->   Operation 168 'read' 'window_3D_258_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%window_3D_257_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_257_load_reload"   --->   Operation 169 'read' 'window_3D_257_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%window_3D_256_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_256_load_reload"   --->   Operation 170 'read' 'window_3D_256_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%window_3D_255_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_255_load_reload"   --->   Operation 171 'read' 'window_3D_255_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%window_3D_254_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_254_load_reload"   --->   Operation 172 'read' 'window_3D_254_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%window_3D_253_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_253_load_reload"   --->   Operation 173 'read' 'window_3D_253_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%window_3D_252_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_252_load_reload"   --->   Operation 174 'read' 'window_3D_252_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%window_3D_251_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_251_load_reload"   --->   Operation 175 'read' 'window_3D_251_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%window_3D_250_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_250_load_reload"   --->   Operation 176 'read' 'window_3D_250_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%window_3D_249_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_249_load_reload"   --->   Operation 177 'read' 'window_3D_249_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%window_3D_248_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_248_load_reload"   --->   Operation 178 'read' 'window_3D_248_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%window_3D_247_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_247_load_reload"   --->   Operation 179 'read' 'window_3D_247_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%window_3D_246_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_246_load_reload"   --->   Operation 180 'read' 'window_3D_246_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%window_3D_245_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_245_load_reload"   --->   Operation 181 'read' 'window_3D_245_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%window_3D_244_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_244_load_reload"   --->   Operation 182 'read' 'window_3D_244_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%window_3D_243_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_243_load_reload"   --->   Operation 183 'read' 'window_3D_243_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%window_3D_242_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_242_load_reload"   --->   Operation 184 'read' 'window_3D_242_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%window_3D_241_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_241_load_reload"   --->   Operation 185 'read' 'window_3D_241_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%window_3D_240_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_240_load_reload"   --->   Operation 186 'read' 'window_3D_240_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%window_3D_239_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_239_load_reload"   --->   Operation 187 'read' 'window_3D_239_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%window_3D_238_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_238_load_reload"   --->   Operation 188 'read' 'window_3D_238_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%window_3D_237_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_237_load_reload"   --->   Operation 189 'read' 'window_3D_237_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%window_3D_236_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_236_load_reload"   --->   Operation 190 'read' 'window_3D_236_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%window_3D_235_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_235_load_reload"   --->   Operation 191 'read' 'window_3D_235_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%window_3D_234_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_234_load_reload"   --->   Operation 192 'read' 'window_3D_234_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%window_3D_233_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_233_load_reload"   --->   Operation 193 'read' 'window_3D_233_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%window_3D_232_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_232_load_reload"   --->   Operation 194 'read' 'window_3D_232_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%window_3D_231_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_231_load_reload"   --->   Operation 195 'read' 'window_3D_231_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%window_3D_230_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_230_load_reload"   --->   Operation 196 'read' 'window_3D_230_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%window_3D_229_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_229_load_reload"   --->   Operation 197 'read' 'window_3D_229_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%window_3D_228_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_228_load_reload"   --->   Operation 198 'read' 'window_3D_228_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%window_3D_227_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_227_load_reload"   --->   Operation 199 'read' 'window_3D_227_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%window_3D_226_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_226_load_reload"   --->   Operation 200 'read' 'window_3D_226_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%window_3D_225_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_225_load_reload"   --->   Operation 201 'read' 'window_3D_225_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%window_3D_224_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_224_load_reload"   --->   Operation 202 'read' 'window_3D_224_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%window_3D_223_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_223_load_reload"   --->   Operation 203 'read' 'window_3D_223_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%window_3D_222_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_222_load_reload"   --->   Operation 204 'read' 'window_3D_222_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%window_3D_221_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_221_load_reload"   --->   Operation 205 'read' 'window_3D_221_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%window_3D_220_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_220_load_reload"   --->   Operation 206 'read' 'window_3D_220_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%window_3D_219_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_219_load_reload"   --->   Operation 207 'read' 'window_3D_219_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%window_3D_218_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_218_load_reload"   --->   Operation 208 'read' 'window_3D_218_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%window_3D_217_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_217_load_reload"   --->   Operation 209 'read' 'window_3D_217_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%window_3D_216_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_216_load_reload"   --->   Operation 210 'read' 'window_3D_216_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%window_3D_215_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_215_load_reload"   --->   Operation 211 'read' 'window_3D_215_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%window_3D_214_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_214_load_reload"   --->   Operation 212 'read' 'window_3D_214_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%window_3D_213_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_213_load_reload"   --->   Operation 213 'read' 'window_3D_213_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%window_3D_212_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_212_load_reload"   --->   Operation 214 'read' 'window_3D_212_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%window_3D_211_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_211_load_reload"   --->   Operation 215 'read' 'window_3D_211_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%window_3D_210_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_210_load_reload"   --->   Operation 216 'read' 'window_3D_210_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%window_3D_209_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_209_load_reload"   --->   Operation 217 'read' 'window_3D_209_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%window_3D_208_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_208_load_reload"   --->   Operation 218 'read' 'window_3D_208_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%window_3D_207_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_207_load_reload"   --->   Operation 219 'read' 'window_3D_207_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%window_3D_206_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_206_load_reload"   --->   Operation 220 'read' 'window_3D_206_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%window_3D_205_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_205_load_reload"   --->   Operation 221 'read' 'window_3D_205_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%window_3D_204_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_204_load_reload"   --->   Operation 222 'read' 'window_3D_204_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%window_3D_203_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_203_load_reload"   --->   Operation 223 'read' 'window_3D_203_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%window_3D_202_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_202_load_reload"   --->   Operation 224 'read' 'window_3D_202_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%window_3D_201_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_201_load_reload"   --->   Operation 225 'read' 'window_3D_201_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%window_3D_200_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_200_load_reload"   --->   Operation 226 'read' 'window_3D_200_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%window_3D_199_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_199_load_reload"   --->   Operation 227 'read' 'window_3D_199_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%window_3D_198_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_198_load_reload"   --->   Operation 228 'read' 'window_3D_198_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%window_3D_197_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_197_load_reload"   --->   Operation 229 'read' 'window_3D_197_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%window_3D_196_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_196_load_reload"   --->   Operation 230 'read' 'window_3D_196_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%window_3D_195_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_195_load_reload"   --->   Operation 231 'read' 'window_3D_195_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%window_3D_194_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_194_load_reload"   --->   Operation 232 'read' 'window_3D_194_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%window_3D_193_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_193_load_reload"   --->   Operation 233 'read' 'window_3D_193_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%window_3D_192_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_192_load_reload"   --->   Operation 234 'read' 'window_3D_192_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%window_3D_191_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_191_load_reload"   --->   Operation 235 'read' 'window_3D_191_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%window_3D_190_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_190_load_reload"   --->   Operation 236 'read' 'window_3D_190_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%window_3D_189_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_189_load_reload"   --->   Operation 237 'read' 'window_3D_189_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%window_3D_188_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_188_load_reload"   --->   Operation 238 'read' 'window_3D_188_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%window_3D_187_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_187_load_reload"   --->   Operation 239 'read' 'window_3D_187_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%window_3D_186_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_186_load_reload"   --->   Operation 240 'read' 'window_3D_186_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%window_3D_185_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_185_load_reload"   --->   Operation 241 'read' 'window_3D_185_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%window_3D_184_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_184_load_reload"   --->   Operation 242 'read' 'window_3D_184_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%window_3D_183_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_183_load_reload"   --->   Operation 243 'read' 'window_3D_183_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%window_3D_182_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_182_load_reload"   --->   Operation 244 'read' 'window_3D_182_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%window_3D_181_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_181_load_reload"   --->   Operation 245 'read' 'window_3D_181_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%window_3D_180_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_180_load_reload"   --->   Operation 246 'read' 'window_3D_180_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%window_3D_179_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_179_load_reload"   --->   Operation 247 'read' 'window_3D_179_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%window_3D_178_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_178_load_reload"   --->   Operation 248 'read' 'window_3D_178_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%window_3D_177_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_177_load_reload"   --->   Operation 249 'read' 'window_3D_177_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%window_3D_176_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_176_load_reload"   --->   Operation 250 'read' 'window_3D_176_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%window_3D_175_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_175_load_reload"   --->   Operation 251 'read' 'window_3D_175_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%window_3D_174_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_174_load_reload"   --->   Operation 252 'read' 'window_3D_174_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%window_3D_173_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_173_load_reload"   --->   Operation 253 'read' 'window_3D_173_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%window_3D_172_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_172_load_reload"   --->   Operation 254 'read' 'window_3D_172_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%window_3D_171_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_171_load_reload"   --->   Operation 255 'read' 'window_3D_171_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%window_3D_170_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_170_load_reload"   --->   Operation 256 'read' 'window_3D_170_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%window_3D_169_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_169_load_reload"   --->   Operation 257 'read' 'window_3D_169_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%window_3D_168_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_168_load_reload"   --->   Operation 258 'read' 'window_3D_168_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%window_3D_167_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_167_load_reload"   --->   Operation 259 'read' 'window_3D_167_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%window_3D_166_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_166_load_reload"   --->   Operation 260 'read' 'window_3D_166_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%window_3D_165_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_165_load_reload"   --->   Operation 261 'read' 'window_3D_165_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%window_3D_164_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_164_load_reload"   --->   Operation 262 'read' 'window_3D_164_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%window_3D_163_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_163_load_reload"   --->   Operation 263 'read' 'window_3D_163_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%window_3D_162_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_162_load_reload"   --->   Operation 264 'read' 'window_3D_162_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%window_3D_161_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_161_load_reload"   --->   Operation 265 'read' 'window_3D_161_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%window_3D_160_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_160_load_reload"   --->   Operation 266 'read' 'window_3D_160_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%window_3D_159_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_159_load_reload"   --->   Operation 267 'read' 'window_3D_159_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%window_3D_158_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_158_load_reload"   --->   Operation 268 'read' 'window_3D_158_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%window_3D_157_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_157_load_reload"   --->   Operation 269 'read' 'window_3D_157_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%window_3D_156_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_156_load_reload"   --->   Operation 270 'read' 'window_3D_156_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%window_3D_155_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_155_load_reload"   --->   Operation 271 'read' 'window_3D_155_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%window_3D_154_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_154_load_reload"   --->   Operation 272 'read' 'window_3D_154_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%window_3D_153_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_153_load_reload"   --->   Operation 273 'read' 'window_3D_153_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%window_3D_152_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_152_load_reload"   --->   Operation 274 'read' 'window_3D_152_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%window_3D_151_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_151_load_reload"   --->   Operation 275 'read' 'window_3D_151_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%window_3D_150_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_150_load_reload"   --->   Operation 276 'read' 'window_3D_150_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%window_3D_149_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_149_load_reload"   --->   Operation 277 'read' 'window_3D_149_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%window_3D_148_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_148_load_reload"   --->   Operation 278 'read' 'window_3D_148_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%window_3D_147_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_147_load_reload"   --->   Operation 279 'read' 'window_3D_147_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%window_3D_146_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_146_load_reload"   --->   Operation 280 'read' 'window_3D_146_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%window_3D_145_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_145_load_reload"   --->   Operation 281 'read' 'window_3D_145_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%window_3D_144_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_144_load_reload"   --->   Operation 282 'read' 'window_3D_144_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%window_3D_143_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_143_load_reload"   --->   Operation 283 'read' 'window_3D_143_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%window_3D_142_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_142_load_reload"   --->   Operation 284 'read' 'window_3D_142_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%window_3D_141_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_141_load_reload"   --->   Operation 285 'read' 'window_3D_141_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%window_3D_140_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_140_load_reload"   --->   Operation 286 'read' 'window_3D_140_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%window_3D_139_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_139_load_reload"   --->   Operation 287 'read' 'window_3D_139_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%window_3D_138_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_138_load_reload"   --->   Operation 288 'read' 'window_3D_138_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%window_3D_137_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_137_load_reload"   --->   Operation 289 'read' 'window_3D_137_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%window_3D_136_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_136_load_reload"   --->   Operation 290 'read' 'window_3D_136_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%window_3D_135_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_135_load_reload"   --->   Operation 291 'read' 'window_3D_135_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%window_3D_134_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_134_load_reload"   --->   Operation 292 'read' 'window_3D_134_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%window_3D_133_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_133_load_reload"   --->   Operation 293 'read' 'window_3D_133_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%window_3D_132_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_132_load_reload"   --->   Operation 294 'read' 'window_3D_132_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%window_3D_131_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_131_load_reload"   --->   Operation 295 'read' 'window_3D_131_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%window_3D_130_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_130_load_reload"   --->   Operation 296 'read' 'window_3D_130_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%window_3D_129_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_129_load_reload"   --->   Operation 297 'read' 'window_3D_129_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%window_3D_128_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_128_load_reload"   --->   Operation 298 'read' 'window_3D_128_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%window_3D_127_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_127_load_reload"   --->   Operation 299 'read' 'window_3D_127_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%window_3D_126_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_126_load_reload"   --->   Operation 300 'read' 'window_3D_126_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%window_3D_125_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_125_load_reload"   --->   Operation 301 'read' 'window_3D_125_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%window_3D_124_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_124_load_reload"   --->   Operation 302 'read' 'window_3D_124_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%window_3D_123_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_123_load_reload"   --->   Operation 303 'read' 'window_3D_123_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%window_3D_122_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_122_load_reload"   --->   Operation 304 'read' 'window_3D_122_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%window_3D_121_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_121_load_reload"   --->   Operation 305 'read' 'window_3D_121_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%window_3D_120_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_120_load_reload"   --->   Operation 306 'read' 'window_3D_120_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%window_3D_119_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_119_load_reload"   --->   Operation 307 'read' 'window_3D_119_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%window_3D_118_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_118_load_reload"   --->   Operation 308 'read' 'window_3D_118_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%window_3D_117_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_117_load_reload"   --->   Operation 309 'read' 'window_3D_117_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%window_3D_116_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_116_load_reload"   --->   Operation 310 'read' 'window_3D_116_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%window_3D_115_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_115_load_reload"   --->   Operation 311 'read' 'window_3D_115_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%window_3D_114_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_114_load_reload"   --->   Operation 312 'read' 'window_3D_114_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%window_3D_113_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_113_load_reload"   --->   Operation 313 'read' 'window_3D_113_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%window_3D_112_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_112_load_reload"   --->   Operation 314 'read' 'window_3D_112_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%window_3D_111_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_111_load_reload"   --->   Operation 315 'read' 'window_3D_111_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%window_3D_110_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_110_load_reload"   --->   Operation 316 'read' 'window_3D_110_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%window_3D_109_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_109_load_reload"   --->   Operation 317 'read' 'window_3D_109_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%window_3D_108_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_108_load_reload"   --->   Operation 318 'read' 'window_3D_108_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%window_3D_107_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_107_load_reload"   --->   Operation 319 'read' 'window_3D_107_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%window_3D_106_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_106_load_reload"   --->   Operation 320 'read' 'window_3D_106_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%window_3D_105_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_105_load_reload"   --->   Operation 321 'read' 'window_3D_105_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%window_3D_104_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_104_load_reload"   --->   Operation 322 'read' 'window_3D_104_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%window_3D_103_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_103_load_reload"   --->   Operation 323 'read' 'window_3D_103_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%window_3D_102_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_102_load_reload"   --->   Operation 324 'read' 'window_3D_102_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%window_3D_101_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_101_load_reload"   --->   Operation 325 'read' 'window_3D_101_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%window_3D_100_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_100_load_reload"   --->   Operation 326 'read' 'window_3D_100_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%window_3D_99_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_99_load_reload"   --->   Operation 327 'read' 'window_3D_99_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%window_3D_98_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_98_load_reload"   --->   Operation 328 'read' 'window_3D_98_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%window_3D_97_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_97_load_reload"   --->   Operation 329 'read' 'window_3D_97_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%window_3D_96_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_96_load_reload"   --->   Operation 330 'read' 'window_3D_96_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%window_3D_95_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_95_load_reload"   --->   Operation 331 'read' 'window_3D_95_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%window_3D_94_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_94_load_reload"   --->   Operation 332 'read' 'window_3D_94_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%window_3D_93_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_93_load_reload"   --->   Operation 333 'read' 'window_3D_93_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%window_3D_92_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_92_load_reload"   --->   Operation 334 'read' 'window_3D_92_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%window_3D_91_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_91_load_reload"   --->   Operation 335 'read' 'window_3D_91_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%window_3D_90_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_90_load_reload"   --->   Operation 336 'read' 'window_3D_90_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%window_3D_89_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_89_load_reload"   --->   Operation 337 'read' 'window_3D_89_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%window_3D_88_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_88_load_reload"   --->   Operation 338 'read' 'window_3D_88_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%window_3D_87_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_87_load_reload"   --->   Operation 339 'read' 'window_3D_87_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%window_3D_86_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_86_load_reload"   --->   Operation 340 'read' 'window_3D_86_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%window_3D_85_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_85_load_reload"   --->   Operation 341 'read' 'window_3D_85_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%window_3D_84_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_84_load_reload"   --->   Operation 342 'read' 'window_3D_84_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%window_3D_83_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_83_load_reload"   --->   Operation 343 'read' 'window_3D_83_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%window_3D_82_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_82_load_reload"   --->   Operation 344 'read' 'window_3D_82_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%window_3D_81_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_81_load_reload"   --->   Operation 345 'read' 'window_3D_81_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%window_3D_80_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_80_load_reload"   --->   Operation 346 'read' 'window_3D_80_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%window_3D_79_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_79_load_reload"   --->   Operation 347 'read' 'window_3D_79_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%window_3D_78_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_78_load_reload"   --->   Operation 348 'read' 'window_3D_78_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%window_3D_77_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_77_load_reload"   --->   Operation 349 'read' 'window_3D_77_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%window_3D_76_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_76_load_reload"   --->   Operation 350 'read' 'window_3D_76_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%window_3D_75_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_75_load_reload"   --->   Operation 351 'read' 'window_3D_75_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%window_3D_74_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_74_load_reload"   --->   Operation 352 'read' 'window_3D_74_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%window_3D_73_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_73_load_reload"   --->   Operation 353 'read' 'window_3D_73_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%window_3D_72_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_72_load_reload"   --->   Operation 354 'read' 'window_3D_72_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%window_3D_71_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_71_load_reload"   --->   Operation 355 'read' 'window_3D_71_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%window_3D_70_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_70_load_reload"   --->   Operation 356 'read' 'window_3D_70_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%window_3D_69_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_69_load_reload"   --->   Operation 357 'read' 'window_3D_69_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%window_3D_68_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_68_load_reload"   --->   Operation 358 'read' 'window_3D_68_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%window_3D_67_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_67_load_reload"   --->   Operation 359 'read' 'window_3D_67_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%window_3D_66_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_66_load_reload"   --->   Operation 360 'read' 'window_3D_66_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%window_3D_65_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_65_load_reload"   --->   Operation 361 'read' 'window_3D_65_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%window_3D_64_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_64_load_reload"   --->   Operation 362 'read' 'window_3D_64_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%window_3D_63_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_63_load_reload"   --->   Operation 363 'read' 'window_3D_63_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%window_3D_62_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_62_load_reload"   --->   Operation 364 'read' 'window_3D_62_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%window_3D_61_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_61_load_reload"   --->   Operation 365 'read' 'window_3D_61_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%window_3D_60_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_60_load_reload"   --->   Operation 366 'read' 'window_3D_60_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%window_3D_59_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_59_load_reload"   --->   Operation 367 'read' 'window_3D_59_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%window_3D_58_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_58_load_reload"   --->   Operation 368 'read' 'window_3D_58_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%window_3D_57_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_57_load_reload"   --->   Operation 369 'read' 'window_3D_57_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%window_3D_56_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_56_load_reload"   --->   Operation 370 'read' 'window_3D_56_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%window_3D_55_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_55_load_reload"   --->   Operation 371 'read' 'window_3D_55_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%window_3D_54_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_54_load_reload"   --->   Operation 372 'read' 'window_3D_54_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%window_3D_53_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_53_load_reload"   --->   Operation 373 'read' 'window_3D_53_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%window_3D_52_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_52_load_reload"   --->   Operation 374 'read' 'window_3D_52_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%window_3D_51_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_51_load_reload"   --->   Operation 375 'read' 'window_3D_51_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%window_3D_50_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_50_load_reload"   --->   Operation 376 'read' 'window_3D_50_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%window_3D_49_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_49_load_reload"   --->   Operation 377 'read' 'window_3D_49_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%window_3D_48_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_48_load_reload"   --->   Operation 378 'read' 'window_3D_48_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%window_3D_47_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_47_load_reload"   --->   Operation 379 'read' 'window_3D_47_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%window_3D_46_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_46_load_reload"   --->   Operation 380 'read' 'window_3D_46_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%window_3D_45_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_45_load_reload"   --->   Operation 381 'read' 'window_3D_45_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%window_3D_44_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_44_load_reload"   --->   Operation 382 'read' 'window_3D_44_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%window_3D_43_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_43_load_reload"   --->   Operation 383 'read' 'window_3D_43_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%window_3D_42_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_42_load_reload"   --->   Operation 384 'read' 'window_3D_42_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%window_3D_41_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_41_load_reload"   --->   Operation 385 'read' 'window_3D_41_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%window_3D_40_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_40_load_reload"   --->   Operation 386 'read' 'window_3D_40_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%window_3D_39_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_39_load_reload"   --->   Operation 387 'read' 'window_3D_39_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%window_3D_38_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_38_load_reload"   --->   Operation 388 'read' 'window_3D_38_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%window_3D_37_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_37_load_reload"   --->   Operation 389 'read' 'window_3D_37_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%window_3D_36_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_36_load_reload"   --->   Operation 390 'read' 'window_3D_36_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%window_3D_35_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_35_load_reload"   --->   Operation 391 'read' 'window_3D_35_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%window_3D_34_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_34_load_reload"   --->   Operation 392 'read' 'window_3D_34_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%window_3D_33_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_33_load_reload"   --->   Operation 393 'read' 'window_3D_33_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%window_3D_32_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_32_load_reload"   --->   Operation 394 'read' 'window_3D_32_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%window_3D_31_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_31_load_reload"   --->   Operation 395 'read' 'window_3D_31_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%window_3D_30_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_30_load_reload"   --->   Operation 396 'read' 'window_3D_30_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%window_3D_29_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_29_load_reload"   --->   Operation 397 'read' 'window_3D_29_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%window_3D_28_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_28_load_reload"   --->   Operation 398 'read' 'window_3D_28_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%window_3D_27_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_27_load_reload"   --->   Operation 399 'read' 'window_3D_27_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%window_3D_26_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_26_load_reload"   --->   Operation 400 'read' 'window_3D_26_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%window_3D_25_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_25_load_reload"   --->   Operation 401 'read' 'window_3D_25_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%window_3D_24_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_24_load_reload"   --->   Operation 402 'read' 'window_3D_24_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%window_3D_23_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_23_load_reload"   --->   Operation 403 'read' 'window_3D_23_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%window_3D_22_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_22_load_reload"   --->   Operation 404 'read' 'window_3D_22_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%window_3D_21_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_21_load_reload"   --->   Operation 405 'read' 'window_3D_21_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%window_3D_20_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_20_load_reload"   --->   Operation 406 'read' 'window_3D_20_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%window_3D_19_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_19_load_reload"   --->   Operation 407 'read' 'window_3D_19_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%window_3D_18_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_18_load_reload"   --->   Operation 408 'read' 'window_3D_18_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%window_3D_17_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_17_load_reload"   --->   Operation 409 'read' 'window_3D_17_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%window_3D_16_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_16_load_reload"   --->   Operation 410 'read' 'window_3D_16_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%window_3D_15_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_15_load_reload"   --->   Operation 411 'read' 'window_3D_15_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%window_3D_14_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_14_load_reload"   --->   Operation 412 'read' 'window_3D_14_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%window_3D_13_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_13_load_reload"   --->   Operation 413 'read' 'window_3D_13_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%window_3D_12_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_12_load_reload"   --->   Operation 414 'read' 'window_3D_12_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%window_3D_11_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_11_load_reload"   --->   Operation 415 'read' 'window_3D_11_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%window_3D_10_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_10_load_reload"   --->   Operation 416 'read' 'window_3D_10_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%window_3D_9_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_9_load_reload"   --->   Operation 417 'read' 'window_3D_9_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%window_3D_8_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_8_load_reload"   --->   Operation 418 'read' 'window_3D_8_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%window_3D_7_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_7_load_reload"   --->   Operation 419 'read' 'window_3D_7_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%window_3D_6_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_6_load_reload"   --->   Operation 420 'read' 'window_3D_6_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%window_3D_5_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_5_load_reload"   --->   Operation 421 'read' 'window_3D_5_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%window_3D_4_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_4_load_reload"   --->   Operation 422 'read' 'window_3D_4_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%window_3D_3_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_3_load_reload"   --->   Operation 423 'read' 'window_3D_3_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%window_3D_2_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_2_load_reload"   --->   Operation 424 'read' 'window_3D_2_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%window_3D_1_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_1_load_reload"   --->   Operation 425 'read' 'window_3D_1_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%window_3D_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %window_3D_load_reload"   --->   Operation 426 'read' 'window_3D_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln58_cast = zext i6 %zext_ln58_read"   --->   Operation 427 'zext' 'zext_ln58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%p_cast26_cast = zext i12 %p_cast26_read"   --->   Operation 428 'zext' 'p_cast26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty, void @empty_0, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 429 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.42ns)   --->   "%store_ln212 = store i7 0, i7 %batch" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212]   --->   Operation 430 'store' 'store_ln212' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 431 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 0, i19 %phi_mul33"   --->   Operation 431 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_216_1"   --->   Operation 432 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%batch_1 = load i7 %batch" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212]   --->   Operation 433 'load' 'batch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 434 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.77ns)   --->   "%icmp_ln212 = icmp_eq  i7 %batch_1, i7 96" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212]   --->   Operation 435 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.77ns)   --->   "%add_ln212 = add i7 %batch_1, i7 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212]   --->   Operation 436 'add' 'add_ln212' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %VITIS_LOOP_216_1.split, void %for.inc560.exitStub" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212]   --->   Operation 437 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (1.18ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00121359, i7 1, i32 0.0159069, i7 2, i32 -0.0250269, i7 3, i32 0.0178143, i7 4, i32 -0.00298567, i7 5, i32 0.00531839, i7 6, i32 0.0444818, i7 7, i32 0.0517203, i7 8, i32 -0.0155189, i7 9, i32 -0.00465112, i7 10, i32 -0.00890419, i7 11, i32 -0.00432528, i7 12, i32 -0.0233704, i7 13, i32 -0.00188464, i7 14, i32 0.0141359, i7 15, i32 -0.0237743, i7 16, i32 0.00243056, i7 17, i32 0.0123859, i7 18, i32 0.00933671, i7 19, i32 0.00579739, i7 20, i32 -0.00905666, i7 21, i32 0.00271555, i7 22, i32 -0.00953594, i7 23, i32 -0.0037451, i7 24, i32 0.00714244, i7 25, i32 -0.0105861, i7 26, i32 -0.0359038, i7 27, i32 -0.00287191, i7 28, i32 0.0345505, i7 29, i32 0.0137092, i7 30, i32 -0.0303249, i7 31, i32 -0.0333959, i7 32, i32 -0.00708569, i7 33, i32 -0.00806918, i7 34, i32 -0.0449978, i7 35, i32 -0.00661378, i7 36, i32 0.0404486, i7 37, i32 0.00195368, i7 38, i32 -0.00477594, i7 39, i32 -0.00898879, i7 40, i32 0.00510549, i7 41, i32 0.016489, i7 42, i32 -0.0250871, i7 43, i32 -0.0119564, i7 44, i32 -0.0529066, i7 45, i32 -0.00261188, i7 46, i32 0.0187776, i7 47, i32 -0.00451316, i7 48, i32 0.00283238, i7 49, i32 -0.0112719, i7 50, i32 -0.00621528, i7 51, i32 -0.00347438, i7 52, i32 0.00206091, i7 53, i32 -0.122117, i7 54, i32 0.015292, i7 55, i32 0.03024, i7 56, i32 -0.00148105, i7 57, i32 0.0156832, i7 58, i32 -0.0229, i7 59, i32 0.0132903, i7 60, i32 -0.00648204, i7 61, i32 0.000592891, i7 62, i32 0.0200765, i7 63, i32 -0.00782216, i7 64, i32 -0.0125104, i7 65, i32 0.0154882, i7 66, i32 0.0121931, i7 67, i32 -0.00956837, i7 68, i32 -0.0227193, i7 69, i32 0.110635, i7 70, i32 -0.0972168, i7 71, i32 -0.0291323, i7 72, i32 0.0747663, i7 73, i32 0.059211, i7 74, i32 -0.0303419, i7 75, i32 -0.0381267, i7 76, i32 -0.00064736, i7 77, i32 0.0378602, i7 78, i32 0.0560475, i7 79, i32 -0.00165435, i7 80, i32 0.00653008, i7 81, i32 -0.00195586, i7 82, i32 -0.0411854, i7 83, i32 0.0232222, i7 84, i32 -0.0377662, i7 85, i32 -0.0307244, i7 86, i32 0.00096405, i7 87, i32 0.0109928, i7 88, i32 0.000542321, i7 89, i32 0.0373852, i7 90, i32 -0.0950334, i7 91, i32 -0.0451462, i7 92, i32 -0.00176211, i7 93, i32 0.0039869, i7 94, i32 -0.0575728, i7 95, i32 0.00796776, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 438 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (1.18ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00323653, i7 1, i32 0.0134532, i7 2, i32 -0.0419207, i7 3, i32 0.0155501, i7 4, i32 0.00826844, i7 5, i32 0.00106672, i7 6, i32 0.0538286, i7 7, i32 0.0119737, i7 8, i32 0.0113798, i7 9, i32 0.00367052, i7 10, i32 -0.0117396, i7 11, i32 -0.000111663, i7 12, i32 -0.0324388, i7 13, i32 0.00224157, i7 14, i32 -0.00126726, i7 15, i32 -0.00765505, i7 16, i32 0.0164601, i7 17, i32 0.0191998, i7 18, i32 -0.0370439, i7 19, i32 -0.00531687, i7 20, i32 -0.0292669, i7 21, i32 -0.0145509, i7 22, i32 -0.0215949, i7 23, i32 -0.0296557, i7 24, i32 -0.00201672, i7 25, i32 -0.0116455, i7 26, i32 -0.0402175, i7 27, i32 0.000242532, i7 28, i32 0.0251306, i7 29, i32 0.0387129, i7 30, i32 -0.0180017, i7 31, i32 0.0243051, i7 32, i32 0.0060973, i7 33, i32 0.0083313, i7 34, i32 -0.0537613, i7 35, i32 0.00511066, i7 36, i32 0.00502939, i7 37, i32 0.00649878, i7 38, i32 0.0158647, i7 39, i32 -0.0113854, i7 40, i32 0.0112884, i7 41, i32 0.0130275, i7 42, i32 -0.0116967, i7 43, i32 -0.0463255, i7 44, i32 -0.0787948, i7 45, i32 0.000637955, i7 46, i32 0.00484637, i7 47, i32 -0.000947534, i7 48, i32 3.92044e-05, i7 49, i32 -0.0191639, i7 50, i32 -0.0164479, i7 51, i32 -0.00500999, i7 52, i32 0.00441264, i7 53, i32 -0.12655, i7 54, i32 -0.00264917, i7 55, i32 0.0284567, i7 56, i32 0.0018541, i7 57, i32 0.0284594, i7 58, i32 -0.0192522, i7 59, i32 0.0190224, i7 60, i32 -0.0081638, i7 61, i32 0.00049495, i7 62, i32 0.017256, i7 63, i32 -0.00176099, i7 64, i32 -0.00328848, i7 65, i32 0.0215532, i7 66, i32 0.0325563, i7 67, i32 -0.00546127, i7 68, i32 -0.0399127, i7 69, i32 0.10759, i7 70, i32 -0.103614, i7 71, i32 -0.0274506, i7 72, i32 0.0512183, i7 73, i32 0.0639274, i7 74, i32 -0.0467739, i7 75, i32 -0.0356872, i7 76, i32 -0.0029273, i7 77, i32 0.0327944, i7 78, i32 0.0529483, i7 79, i32 0.0238557, i7 80, i32 0.0127665, i7 81, i32 -0.00477714, i7 82, i32 -0.0427538, i7 83, i32 0.00533242, i7 84, i32 -0.0352899, i7 85, i32 -0.0269094, i7 86, i32 -0.000418291, i7 87, i32 0.00457665, i7 88, i32 -0.00956846, i7 89, i32 0.0517868, i7 90, i32 -0.065497, i7 91, i32 -0.0597306, i7 92, i32 0.00417018, i7 93, i32 0.00362316, i7 94, i32 -0.0544927, i7 95, i32 0.0109499, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 439 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (1.18ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00670563, i7 1, i32 -0.0105933, i7 2, i32 -0.0700823, i7 3, i32 0.010194, i7 4, i32 0.0122108, i7 5, i32 0.00306405, i7 6, i32 0.0705478, i7 7, i32 -0.0472543, i7 8, i32 0.0301841, i7 9, i32 -0.000660207, i7 10, i32 -0.00961056, i7 11, i32 0.0322289, i7 12, i32 -0.0472887, i7 13, i32 -0.0265231, i7 14, i32 -0.0157622, i7 15, i32 0.00702392, i7 16, i32 -0.00787044, i7 17, i32 0.0223095, i7 18, i32 0.00061166, i7 19, i32 -0.00338827, i7 20, i32 0.00137378, i7 21, i32 0.0199714, i7 22, i32 -0.0218634, i7 23, i32 0.0239188, i7 24, i32 -0.000181059, i7 25, i32 -0.0187141, i7 26, i32 -0.0344995, i7 27, i32 -0.00841014, i7 28, i32 0.00106094, i7 29, i32 0.055016, i7 30, i32 0.0270996, i7 31, i32 0.0668145, i7 32, i32 0.0160762, i7 33, i32 0.0108286, i7 34, i32 -0.0799776, i7 35, i32 0.010967, i7 36, i32 -0.0551869, i7 37, i32 0.0204097, i7 38, i32 0.0257342, i7 39, i32 -0.00605076, i7 40, i32 0.0116289, i7 41, i32 -0.0307272, i7 42, i32 0.0105707, i7 43, i32 -0.0330053, i7 44, i32 -0.113966, i7 45, i32 0.0120877, i7 46, i32 0.0133914, i7 47, i32 -0.0019759, i7 48, i32 -0.00674763, i7 49, i32 -0.0145079, i7 50, i32 -0.00705321, i7 51, i32 0.004603, i7 52, i32 -0.00379568, i7 53, i32 -0.0254644, i7 54, i32 -0.00886394, i7 55, i32 0.0279336, i7 56, i32 0.0129553, i7 57, i32 0.0360975, i7 58, i32 -0.027291, i7 59, i32 0.017581, i7 60, i32 -0.00167102, i7 61, i32 0.00147766, i7 62, i32 0.0297145, i7 63, i32 -0.00337309, i7 64, i32 0.0014976, i7 65, i32 0.0197967, i7 66, i32 0.0481231, i7 67, i32 -0.00473605, i7 68, i32 -0.0508329, i7 69, i32 0.117219, i7 70, i32 -0.106668, i7 71, i32 -0.0350711, i7 72, i32 0.0192997, i7 73, i32 0.0632987, i7 74, i32 -0.0572601, i7 75, i32 -0.0321778, i7 76, i32 0.00220725, i7 77, i32 0.0251265, i7 78, i32 0.0676111, i7 79, i32 0.00211879, i7 80, i32 0.0157176, i7 81, i32 -0.00956859, i7 82, i32 -0.046813, i7 83, i32 -0.0125027, i7 84, i32 -0.0391343, i7 85, i32 -0.0237324, i7 86, i32 -0.00539771, i7 87, i32 0.00776631, i7 88, i32 -0.011493, i7 89, i32 0.0743354, i7 90, i32 -0.0310995, i7 91, i32 -0.0652098, i7 92, i32 -0.00287319, i7 93, i32 -0.00531872, i7 94, i32 -0.0511395, i7 95, i32 0.0175952, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 440 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (1.18ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00133653, i7 1, i32 -0.0510462, i7 2, i32 -0.0676571, i7 3, i32 0.00734455, i7 4, i32 0.0306298, i7 5, i32 0.0177749, i7 6, i32 0.0717957, i7 7, i32 -0.0804843, i7 8, i32 0.0384168, i7 9, i32 -0.0254517, i7 10, i32 -0.00894065, i7 11, i32 -0.0569256, i7 12, i32 -0.0537516, i7 13, i32 -0.00598344, i7 14, i32 -0.0262895, i7 15, i32 0.0249808, i7 16, i32 0.0123127, i7 17, i32 0.0102008, i7 18, i32 0.0643648, i7 19, i32 -0.0208653, i7 20, i32 0.0348816, i7 21, i32 -0.0169819, i7 22, i32 -0.0119336, i7 23, i32 0.0614464, i7 24, i32 0.00378279, i7 25, i32 -0.0276865, i7 26, i32 -0.0381854, i7 27, i32 -0.0117532, i7 28, i32 -0.0172391, i7 29, i32 0.0465416, i7 30, i32 0.0716964, i7 31, i32 0.0493065, i7 32, i32 0.0352509, i7 33, i32 0.0140433, i7 34, i32 -0.0771369, i7 35, i32 0.0281519, i7 36, i32 -0.0489994, i7 37, i32 -0.00496462, i7 38, i32 0.0486285, i7 39, i32 -0.000296279, i7 40, i32 -0.0247397, i7 41, i32 -0.0291224, i7 42, i32 0.0271241, i7 43, i32 0.0459956, i7 44, i32 -0.12789, i7 45, i32 0.00652407, i7 46, i32 0.0171614, i7 47, i32 0.00783873, i7 48, i32 -0.00279685, i7 49, i32 -0.019647, i7 50, i32 0.0134285, i7 51, i32 0.00414282, i7 52, i32 -0.00488547, i7 53, i32 0.0834016, i7 54, i32 -0.0146586, i7 55, i32 0.0347262, i7 56, i32 0.0140584, i7 57, i32 0.0521951, i7 58, i32 -0.0281788, i7 59, i32 0.0243174, i7 60, i32 0.00320778, i7 61, i32 0.0149505, i7 62, i32 0.0412246, i7 63, i32 -0.00736362, i7 64, i32 -0.0100274, i7 65, i32 0.0205537, i7 66, i32 0.0744416, i7 67, i32 -0.0136762, i7 68, i32 -0.0808193, i7 69, i32 0.11304, i7 70, i32 -0.0924378, i7 71, i32 -0.0320931, i7 72, i32 -0.00134063, i7 73, i32 0.0711946, i7 74, i32 -0.0483956, i7 75, i32 -0.0298088, i7 76, i32 0.00232379, i7 77, i32 0.0252117, i7 78, i32 0.092511, i7 79, i32 -0.0580121, i7 80, i32 0.0134116, i7 81, i32 -0.0219786, i7 82, i32 -0.046818, i7 83, i32 -0.0141113, i7 84, i32 -0.0388837, i7 85, i32 -0.0221744, i7 86, i32 -0.0215044, i7 87, i32 -0.00311485, i7 88, i32 -0.0166631, i7 89, i32 0.0923237, i7 90, i32 0.0136895, i7 91, i32 -0.0736238, i7 92, i32 -0.0193618, i7 93, i32 -0.00573156, i7 94, i32 -0.0446596, i7 95, i32 0.00830233, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 441 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (1.18ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.000150986, i7 1, i32 -0.0658534, i7 2, i32 -0.0601238, i7 3, i32 -0.00212796, i7 4, i32 0.0638591, i7 5, i32 0.0342552, i7 6, i32 0.089293, i7 7, i32 -0.0291647, i7 8, i32 0.0429033, i7 9, i32 0.0108296, i7 10, i32 -0.0104344, i7 11, i32 0.00920225, i7 12, i32 -0.0535077, i7 13, i32 0.0119068, i7 14, i32 -0.0157955, i7 15, i32 0.0307958, i7 16, i32 -0.0355675, i7 17, i32 0.00399287, i7 18, i32 -0.0169917, i7 19, i32 -0.00845872, i7 20, i32 0.0291804, i7 21, i32 -0.0174757, i7 22, i32 0.0171955, i7 23, i32 -0.0371316, i7 24, i32 0.0089403, i7 25, i32 -0.0380566, i7 26, i32 -0.0291365, i7 27, i32 0.00942781, i7 28, i32 -0.0440083, i7 29, i32 0.0269308, i7 30, i32 0.112011, i7 31, i32 -0.0352058, i7 32, i32 0.0490841, i7 33, i32 0.0193928, i7 34, i32 -0.0303714, i7 35, i32 0.0293625, i7 36, i32 0.0104977, i7 37, i32 -0.0232127, i7 38, i32 0.0712949, i7 39, i32 -0.00641309, i7 40, i32 -0.0384692, i7 41, i32 0.028393, i7 42, i32 0.0304095, i7 43, i32 0.0751435, i7 44, i32 -0.12261, i7 45, i32 0.00686519, i7 46, i32 0.00937946, i7 47, i32 0.0134204, i7 48, i32 -0.00159278, i7 49, i32 -0.0169378, i7 50, i32 0.021084, i7 51, i32 0.005311, i7 52, i32 0.00488173, i7 53, i32 0.152824, i7 54, i32 -0.0113713, i7 55, i32 0.0299959, i7 56, i32 0.0206877, i7 57, i32 0.0483431, i7 58, i32 -0.017023, i7 59, i32 0.0243431, i7 60, i32 0.01531, i7 61, i32 0.0103899, i7 62, i32 0.0423441, i7 63, i32 -0.0118023, i7 64, i32 -0.008317, i7 65, i32 0.0216776, i7 66, i32 0.0898298, i7 67, i32 -0.0174722, i7 68, i32 -0.0989839, i7 69, i32 0.102529, i7 70, i32 -0.0697142, i7 71, i32 -0.0285478, i7 72, i32 -0.0287142, i7 73, i32 0.0712741, i7 74, i32 -0.0241706, i7 75, i32 -0.0368157, i7 76, i32 0.0101279, i7 77, i32 0.0230195, i7 78, i32 0.108009, i7 79, i32 0.0559505, i7 80, i32 0.030487, i7 81, i32 -0.0229635, i7 82, i32 -0.0433536, i7 83, i32 -0.0190586, i7 84, i32 -0.0369692, i7 85, i32 -0.0263295, i7 86, i32 -0.0348159, i7 87, i32 -0.010103, i7 88, i32 -0.0316781, i7 89, i32 0.0891808, i7 90, i32 0.0387617, i7 91, i32 -0.0835311, i7 92, i32 0.054099, i7 93, i32 -0.00284254, i7 94, i32 -0.0382719, i7 95, i32 -0.00143396, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 442 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (1.18ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0161054, i7 1, i32 -0.060983, i7 2, i32 -0.0584654, i7 3, i32 -0.0129371, i7 4, i32 0.105176, i7 5, i32 0.0546957, i7 6, i32 0.08989, i7 7, i32 0.0159328, i7 8, i32 0.0389579, i7 9, i32 0.0603151, i7 10, i32 -0.0105346, i7 11, i32 0.0313929, i7 12, i32 -0.0432367, i7 13, i32 0.000111652, i7 14, i32 0.00238883, i7 15, i32 0.0251408, i7 16, i32 -0.0265815, i7 17, i32 -0.000871887, i7 18, i32 -0.0244488, i7 19, i32 0.0150023, i7 20, i32 0.0111755, i7 21, i32 0.0495973, i7 22, i32 0.0359055, i7 23, i32 -0.050524, i7 24, i32 -0.00361552, i7 25, i32 -0.0371038, i7 26, i32 -0.0164163, i7 27, i32 0.0245364, i7 28, i32 -0.0612507, i7 29, i32 0.00218964, i7 30, i32 0.111422, i7 31, i32 -0.0790012, i7 32, i32 0.0563642, i7 33, i32 0.0212077, i7 34, i32 0.0179227, i7 35, i32 0.0288801, i7 36, i32 0.00833515, i7 37, i32 -0.00239757, i7 38, i32 0.0743948, i7 39, i32 -0.0181808, i7 40, i32 0.0162191, i7 41, i32 0.0543751, i7 42, i32 0.0304333, i7 43, i32 0.0325071, i7 44, i32 -0.109702, i7 45, i32 0.00894849, i7 46, i32 0.00689308, i7 47, i32 -0.0404189, i7 48, i32 -0.00502796, i7 49, i32 0.00771314, i7 50, i32 0.0150542, i7 51, i32 0.0137665, i7 52, i32 -0.00365192, i7 53, i32 0.0996974, i7 54, i32 -0.00389365, i7 55, i32 0.0225512, i7 56, i32 0.025101, i7 57, i32 0.0534563, i7 58, i32 -0.0061171, i7 59, i32 0.032143, i7 60, i32 0.0238117, i7 61, i32 0.00601537, i7 62, i32 0.054518, i7 63, i32 -0.00614083, i7 64, i32 -0.00605512, i7 65, i32 0.0246167, i7 66, i32 0.0935772, i7 67, i32 -0.0115069, i7 68, i32 -0.101505, i7 69, i32 0.0900771, i7 70, i32 -0.0490065, i7 71, i32 -0.0255095, i7 72, i32 -0.0373138, i7 73, i32 0.0740017, i7 74, i32 0.003995, i7 75, i32 -0.0414334, i7 76, i32 0.016266, i7 77, i32 0.0185026, i7 78, i32 0.106985, i7 79, i32 0.0239665, i7 80, i32 0.0164536, i7 81, i32 -0.0251741, i7 82, i32 -0.0403898, i7 83, i32 -0.00550456, i7 84, i32 -0.0238136, i7 85, i32 -0.0249713, i7 86, i32 -0.0403288, i7 87, i32 -0.0187728, i7 88, i32 -0.0789016, i7 89, i32 0.0767921, i7 90, i32 0.0319998, i7 91, i32 -0.086659, i7 92, i32 -0.0365811, i7 93, i32 -0.0032924, i7 94, i32 -0.0284861, i7 95, i32 -0.0106611, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 443 'sparsemux' 'tmp_5' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (1.18ns)   --->   "%tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0270949, i7 1, i32 -0.0442587, i7 2, i32 -0.0418477, i7 3, i32 -0.0235165, i7 4, i32 0.085345, i7 5, i32 0.0708204, i7 6, i32 0.088274, i7 7, i32 0.0357239, i7 8, i32 0.00845419, i7 9, i32 -0.052832, i7 10, i32 -0.00502307, i7 11, i32 -0.0297342, i7 12, i32 -0.0390908, i7 13, i32 -0.00484493, i7 14, i32 0.0102859, i7 15, i32 0.0149807, i7 16, i32 0.0691203, i7 17, i32 0.00505121, i7 18, i32 0.0158964, i7 19, i32 0.0230994, i7 20, i32 -0.00285602, i7 21, i32 -0.059553, i7 22, i32 0.0224833, i7 23, i32 0.0190546, i7 24, i32 -0.00192651, i7 25, i32 -0.0377583, i7 26, i32 0.0128659, i7 27, i32 0.0290488, i7 28, i32 -0.0451123, i7 29, i32 -0.0316128, i7 30, i32 0.0719761, i7 31, i32 -0.0211242, i7 32, i32 0.0582682, i7 33, i32 0.0181233, i7 34, i32 0.05195, i7 35, i32 0.0325345, i7 36, i32 0.0274717, i7 37, i32 0.0273243, i7 38, i32 0.0483861, i7 39, i32 -0.0363027, i7 40, i32 0.0421223, i7 41, i32 -0.0028579, i7 42, i32 0.0405698, i7 43, i32 0.0108907, i7 44, i32 -0.0856001, i7 45, i32 0.000415766, i7 46, i32 0.00907379, i7 47, i32 0.045883, i7 48, i32 0.00139492, i7 49, i32 0.0092954, i7 50, i32 -0.00256992, i7 51, i32 0.0129012, i7 52, i32 -0.000957235, i7 53, i32 -0.0110141, i7 54, i32 -7.62643e-05, i7 55, i32 0.0154409, i7 56, i32 0.0323198, i7 57, i32 0.0493591, i7 58, i32 0.00817748, i7 59, i32 0.0298919, i7 60, i32 0.0360152, i7 61, i32 -0.0125288, i7 62, i32 0.0511392, i7 63, i32 -0.00610268, i7 64, i32 -0.00232882, i7 65, i32 0.0203942, i7 66, i32 0.0898515, i7 67, i32 -0.0131033, i7 68, i32 -0.0942917, i7 69, i32 0.0718966, i7 70, i32 -0.0348435, i7 71, i32 -0.0167143, i7 72, i32 -0.0410179, i7 73, i32 0.065419, i7 74, i32 0.0332288, i7 75, i32 -0.0427807, i7 76, i32 0.00785879, i7 77, i32 0.00815956, i7 78, i32 0.119892, i7 79, i32 -0.0191066, i7 80, i32 -0.0164942, i7 81, i32 -0.0305759, i7 82, i32 -0.0420991, i7 83, i32 -0.00195507, i7 84, i32 -0.0250868, i7 85, i32 -0.0153665, i7 86, i32 -0.019627, i7 87, i32 -0.0189215, i7 88, i32 -0.106621, i7 89, i32 0.0592346, i7 90, i32 0.025407, i7 91, i32 -0.0842117, i7 92, i32 0.0259865, i7 93, i32 0.00372343, i7 94, i32 -0.0116976, i7 95, i32 -0.0204353, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 444 'sparsemux' 'tmp_6' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (1.18ns)   --->   "%tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0413669, i7 1, i32 -0.0212831, i7 2, i32 -0.0302669, i7 3, i32 -0.0289395, i7 4, i32 0.024434, i7 5, i32 0.0671706, i7 6, i32 0.0861226, i7 7, i32 0.0463401, i7 8, i32 -0.0217279, i7 9, i32 -0.0354023, i7 10, i32 -0.00454974, i7 11, i32 0.0144341, i7 12, i32 -0.0274067, i7 13, i32 -0.00939955, i7 14, i32 0.0102439, i7 15, i32 0.00804441, i7 16, i32 -0.00379677, i7 17, i32 0.00380518, i7 18, i32 -0.00900531, i7 19, i32 0.0358184, i7 20, i32 0.00390974, i7 21, i32 0.0191985, i7 22, i32 0.00696595, i7 23, i32 0.0105839, i7 24, i32 0.00542799, i7 25, i32 -0.0416484, i7 26, i32 0.0347403, i7 27, i32 -0.0369295, i7 28, i32 -0.0139679, i7 29, i32 -0.0391927, i7 30, i32 0.0501614, i7 31, i32 0.016054, i7 32, i32 0.0475698, i7 33, i32 0.0161898, i7 34, i32 0.0644135, i7 35, i32 0.0278865, i7 36, i32 0.004689, i7 37, i32 0.0170034, i7 38, i32 0.03688, i7 39, i32 -0.0691304, i7 40, i32 0.00759943, i7 41, i32 -0.0366404, i7 42, i32 0.052525, i7 43, i32 -0.0298291, i7 44, i32 -0.055934, i7 45, i32 0.00436775, i7 46, i32 0.0140239, i7 47, i32 -0.0214415, i7 48, i32 0.0096767, i7 49, i32 0.00226887, i7 50, i32 -0.0113155, i7 51, i32 0.00966415, i7 52, i32 -0.0132265, i7 53, i32 -0.0526656, i7 54, i32 0.00446968, i7 55, i32 0.0213858, i7 56, i32 0.0306298, i7 57, i32 0.0413489, i7 58, i32 0.0237252, i7 59, i32 0.0222347, i7 60, i32 0.0354058, i7 61, i32 -0.0132051, i7 62, i32 0.0411633, i7 63, i32 -0.0142266, i7 64, i32 -0.00615099, i7 65, i32 0.0200451, i7 66, i32 0.0701791, i7 67, i32 -0.00520656, i7 68, i32 -0.0898838, i7 69, i32 0.0508147, i7 70, i32 -0.0239494, i7 71, i32 -0.015243, i7 72, i32 -0.0531139, i7 73, i32 0.0616772, i7 74, i32 0.0617784, i7 75, i32 -0.0399959, i7 76, i32 -0.0247346, i7 77, i32 -0.00559482, i7 78, i32 0.110213, i7 79, i32 -0.00182809, i7 80, i32 -0.0289912, i7 81, i32 -0.0215188, i7 82, i32 -0.0431461, i7 83, i32 0.00418979, i7 84, i32 -0.0322228, i7 85, i32 -0.00940328, i7 86, i32 0.0283016, i7 87, i32 -0.0226627, i7 88, i32 -0.0972287, i7 89, i32 0.0401564, i7 90, i32 0.0252775, i7 91, i32 -0.0828235, i7 92, i32 0.0151607, i7 93, i32 0.0105787, i7 94, i32 -0.0105478, i7 95, i32 -0.0308636, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 445 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (1.18ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0404647, i7 1, i32 -0.0155532, i7 2, i32 -0.0173132, i7 3, i32 -0.0417008, i7 4, i32 -0.0534108, i7 5, i32 0.0548503, i7 6, i32 0.0692795, i7 7, i32 0.0270323, i7 8, i32 -0.0294159, i7 9, i32 0.0965225, i7 10, i32 -0.0060539, i7 11, i32 0.0168499, i7 12, i32 -0.00792501, i7 13, i32 0.00322927, i7 14, i32 0.0153795, i7 15, i32 -0.00310108, i7 16, i32 -0.0571718, i7 17, i32 0.0120111, i7 18, i32 -0.000577726, i7 19, i32 0.00229497, i7 20, i32 -0.0139418, i7 21, i32 0.0289235, i7 22, i32 -0.0106195, i7 23, i32 0.000176213, i7 24, i32 0.00207156, i7 25, i32 -0.0377093, i7 26, i32 0.0431758, i7 27, i32 -0.0839096, i7 28, i32 0.0212718, i7 29, i32 -0.0497115, i7 30, i32 0.00500488, i7 31, i32 0.0606346, i7 32, i32 0.0375957, i7 33, i32 0.0107992, i7 34, i32 0.0448731, i7 35, i32 0.023765, i7 36, i32 0.00622829, i7 37, i32 -0.0229606, i7 38, i32 0.0235626, i7 39, i32 -0.071282, i7 40, i32 -0.0136675, i7 41, i32 -0.00822662, i7 42, i32 0.0536819, i7 43, i32 -0.0454352, i7 44, i32 -0.034267, i7 45, i32 -0.00789174, i7 46, i32 -0.0064412, i7 47, i32 -0.0144079, i7 48, i32 0.0293386, i7 49, i32 -0.00319336, i7 50, i32 -0.0139125, i7 51, i32 0.0131973, i7 52, i32 -0.0179796, i7 53, i32 -0.00390261, i7 54, i32 0.00215891, i7 55, i32 0.0172749, i7 56, i32 0.0202062, i7 57, i32 0.0323368, i7 58, i32 0.0443418, i7 59, i32 0.0217201, i7 60, i32 0.041728, i7 61, i32 -0.0126649, i7 62, i32 0.0406718, i7 63, i32 -0.0229614, i7 64, i32 0.00110088, i7 65, i32 0.0180792, i7 66, i32 0.0595032, i7 67, i32 -0.017236, i7 68, i32 -0.0750492, i7 69, i32 0.0240785, i7 70, i32 -0.00853156, i7 71, i32 -0.0161598, i7 72, i32 -0.054753, i7 73, i32 0.0488386, i7 74, i32 0.0551873, i7 75, i32 -0.0303273, i7 76, i32 -0.0811692, i7 77, i32 -0.0184033, i7 78, i32 0.0988266, i7 79, i32 0.00647414, i7 80, i32 -0.0246777, i7 81, i32 -0.0124793, i7 82, i32 -0.0402636, i7 83, i32 0.0156171, i7 84, i32 -0.0153069, i7 85, i32 -0.0112522, i7 86, i32 0.0540387, i7 87, i32 -0.0256492, i7 88, i32 -0.0541402, i7 89, i32 0.022032, i7 90, i32 0.0191973, i7 91, i32 -0.0793684, i7 92, i32 -0.00976076, i7 93, i32 0.00773802, i7 94, i32 -0.0110329, i7 95, i32 -0.0347346, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 446 'sparsemux' 'tmp_8' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (1.18ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0334104, i7 1, i32 0.00310679, i7 2, i32 -0.0155104, i7 3, i32 -0.0354107, i7 4, i32 -0.08909, i7 5, i32 0.0317522, i7 6, i32 0.0508181, i7 7, i32 -0.00179026, i7 8, i32 -0.0202027, i7 9, i32 -0.0701281, i7 10, i32 -0.00856268, i7 11, i32 -0.00664287, i7 12, i32 -0.00503319, i7 13, i32 0.00562167, i7 14, i32 0.0144326, i7 15, i32 0.00329811, i7 16, i32 0.00353586, i7 17, i32 0.00625427, i7 18, i32 0.0106025, i7 19, i32 -0.0257078, i7 20, i32 -0.0240553, i7 21, i32 -0.0318444, i7 22, i32 -0.0111784, i7 23, i32 -0.00862806, i7 24, i32 -0.00300541, i7 25, i32 -0.0296265, i7 26, i32 0.0309395, i7 27, i32 -0.00965406, i7 28, i32 0.0311394, i7 29, i32 -0.0382848, i7 30, i32 -0.0201115, i7 31, i32 0.0113665, i7 32, i32 0.0307465, i7 33, i32 0.00510738, i7 34, i32 0.0334002, i7 35, i32 0.0149344, i7 36, i32 0.0108549, i7 37, i32 -0.00624949, i7 38, i32 0.0174153, i7 39, i32 -0.0507552, i7 40, i32 0.00406078, i7 41, i32 0.0187724, i7 42, i32 0.0634756, i7 43, i32 -0.0226281, i7 44, i32 -0.0118586, i7 45, i32 -0.00590405, i7 46, i32 -0.0544381, i7 47, i32 0.0117531, i7 48, i32 0.0448233, i7 49, i32 -0.00028709, i7 50, i32 0.0011724, i7 51, i32 0.00327576, i7 52, i32 0.026033, i7 53, i32 0.0172578, i7 54, i32 0.00691593, i7 55, i32 0.0183536, i7 56, i32 0.00871098, i7 57, i32 0.0164544, i7 58, i32 0.0572227, i7 59, i32 0.0138917, i7 60, i32 0.0427631, i7 61, i32 -0.0100392, i7 62, i32 0.0470842, i7 63, i32 -0.0169845, i7 64, i32 -0.00319676, i7 65, i32 0.0205874, i7 66, i32 0.0493063, i7 67, i32 0.014912, i7 68, i32 -0.0600159, i7 69, i32 0.0106206, i7 70, i32 0.00206596, i7 71, i32 -0.0111603, i7 72, i32 -0.05524, i7 73, i32 0.0282365, i7 74, i32 0.0437851, i7 75, i32 -0.0266612, i7 76, i32 -0.106823, i7 77, i32 -0.0198095, i7 78, i32 0.091007, i7 79, i32 0.0052737, i7 80, i32 -0.0174917, i7 81, i32 0.00662421, i7 82, i32 -0.0382679, i7 83, i32 0.0162035, i7 84, i32 -0.0186387, i7 85, i32 -0.0181276, i7 86, i32 0.0360647, i7 87, i32 -0.0258644, i7 88, i32 -0.0126201, i7 89, i32 0.0193264, i7 90, i32 0.0048021, i7 91, i32 -0.0604011, i7 92, i32 -0.00150444, i7 93, i32 0.00765011, i7 94, i32 -0.0106845, i7 95, i32 -0.0366699, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 447 'sparsemux' 'tmp_9' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (1.18ns)   --->   "%tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0206616, i7 1, i32 0.00545703, i7 2, i32 -0.0170217, i7 3, i32 -0.0322433, i7 4, i32 -0.0706501, i7 5, i32 0.0111051, i7 6, i32 0.0388906, i7 7, i32 -0.00575536, i7 8, i32 -0.0154143, i7 9, i32 0.0189389, i7 10, i32 -0.0022041, i7 11, i32 0.00148513, i7 12, i32 0.00174674, i7 13, i32 0.000677404, i7 14, i32 0.0131682, i7 15, i32 -0.00288651, i7 16, i32 0.027943, i7 17, i32 0.0185484, i7 18, i32 -0.000722074, i7 19, i32 -0.00304951, i7 20, i32 -3.58273e-05, i7 21, i32 0.0116003, i7 22, i32 -0.0087086, i7 23, i32 0.000600593, i7 24, i32 -0.00411273, i7 25, i32 -0.020245, i7 26, i32 0.0497602, i7 27, i32 0.0322227, i7 28, i32 0.0273313, i7 29, i32 -0.0312683, i7 30, i32 -0.0227065, i7 31, i32 -0.0128011, i7 32, i32 0.0156872, i7 33, i32 -0.00189018, i7 34, i32 0.0174826, i7 35, i32 0.00408111, i7 36, i32 0.00718432, i7 37, i32 0.014046, i7 38, i32 0.00932549, i7 39, i32 -0.0202393, i7 40, i32 0.00613701, i7 41, i32 -0.00895144, i7 42, i32 0.0911686, i7 43, i32 -0.0011454, i7 44, i32 0.000818104, i7 45, i32 0.00250098, i7 46, i32 -0.0833767, i7 47, i32 0.00464935, i7 48, i32 0.0357285, i7 49, i32 -0.00284341, i7 50, i32 0.0363743, i7 51, i32 0.00207536, i7 52, i32 -0.0162469, i7 53, i32 -0.0312922, i7 54, i32 0.00801763, i7 55, i32 0.0256045, i7 56, i32 -0.000600217, i7 57, i32 0.00448811, i7 58, i32 0.0806164, i7 59, i32 0.00791174, i7 60, i32 0.0381122, i7 61, i32 -0.0112345, i7 62, i32 0.04191, i7 63, i32 -0.0120417, i7 64, i32 -0.00556481, i7 65, i32 0.025352, i7 66, i32 0.0468113, i7 67, i32 0.017083, i7 68, i32 -0.0651268, i7 69, i32 -0.00675326, i7 70, i32 0.0182423, i7 71, i32 -0.00606464, i7 72, i32 -0.0663934, i7 73, i32 0.0145456, i7 74, i32 0.0400022, i7 75, i32 -0.0161182, i7 76, i32 -0.0882776, i7 77, i32 -0.0279742, i7 78, i32 0.0891397, i7 79, i32 0.00233402, i7 80, i32 -0.00758938, i7 81, i32 0.0263231, i7 82, i32 -0.0323881, i7 83, i32 0.0201887, i7 84, i32 -0.0233278, i7 85, i32 -0.0157277, i7 86, i32 -0.0258316, i7 87, i32 -0.0316383, i7 88, i32 0.0115931, i7 89, i32 0.0241632, i7 90, i32 0.0136027, i7 91, i32 -0.054189, i7 92, i32 -0.00234085, i7 93, i32 -0.00654885, i7 94, i32 -0.00235702, i7 95, i32 -0.0418354, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 448 'sparsemux' 'tmp_10' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (1.18ns)   --->   "%tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00152758, i7 1, i32 -0.00437399, i7 2, i32 -0.0349505, i7 3, i32 0.029538, i7 4, i32 -0.0331318, i7 5, i32 0.0223815, i7 6, i32 0.0313456, i7 7, i32 0.0581467, i7 8, i32 -0.0222059, i7 9, i32 -0.00314928, i7 10, i32 -0.0079056, i7 11, i32 -0.0153329, i7 12, i32 -0.0187133, i7 13, i32 -0.0178102, i7 14, i32 0.0142809, i7 15, i32 -0.0219326, i7 16, i32 0.00579596, i7 17, i32 -0.00121913, i7 18, i32 0.0258173, i7 19, i32 -0.00243897, i7 20, i32 0.0128082, i7 21, i32 0.0123623, i7 22, i32 0.0103212, i7 23, i32 0.0285406, i7 24, i32 0.00606099, i7 25, i32 -0.0269547, i7 26, i32 -0.0425305, i7 27, i32 -0.00662729, i7 28, i32 0.0318255, i7 29, i32 -0.000520058, i7 30, i32 -0.0168958, i7 31, i32 -0.0565768, i7 32, i32 -0.0171391, i7 33, i32 -0.0271573, i7 34, i32 -0.0816939, i7 35, i32 -0.0296822, i7 36, i32 0.0323208, i7 37, i32 0.00449937, i7 38, i32 -0.0348861, i7 39, i32 0.00461316, i7 40, i32 -0.00702128, i7 41, i32 0.00831907, i7 42, i32 -0.0316184, i7 43, i32 0.0045878, i7 44, i32 -0.0517085, i7 45, i32 -0.00930021, i7 46, i32 0.015481, i7 47, i32 0.00100844, i7 48, i32 0.00510841, i7 49, i32 -0.0175589, i7 50, i32 -0.00588995, i7 51, i32 -0.00718501, i7 52, i32 0.00281309, i7 53, i32 -0.1308, i7 54, i32 0.0204342, i7 55, i32 0.0316564, i7 56, i32 -0.0016257, i7 57, i32 0.0311453, i7 58, i32 -0.0286285, i7 59, i32 -0.00276538, i7 60, i32 -0.0118678, i7 61, i32 0.000331579, i7 62, i32 0.0167842, i7 63, i32 -0.00100289, i7 64, i32 -0.0103652, i7 65, i32 0.0188122, i7 66, i32 -0.00767219, i7 67, i32 -0.0131629, i7 68, i32 -0.00297683, i7 69, i32 0.0970453, i7 70, i32 -0.106099, i7 71, i32 -0.019946, i7 72, i32 0.0662361, i7 73, i32 0.0430137, i7 74, i32 -0.0564067, i7 75, i32 -0.0346811, i7 76, i32 -0.00336458, i7 77, i32 0.0356948, i7 78, i32 0.0204059, i7 79, i32 -0.012519, i7 80, i32 0.00651878, i7 81, i32 -0.00148554, i7 82, i32 -0.0426431, i7 83, i32 0.00585466, i7 84, i32 -0.0347637, i7 85, i32 -0.0274324, i7 86, i32 0.0053786, i7 87, i32 0.0166654, i7 88, i32 0.0169501, i7 89, i32 0.0353423, i7 90, i32 -0.134628, i7 91, i32 -0.0283302, i7 92, i32 -0.00511097, i7 93, i32 0.00198195, i7 94, i32 -0.0601347, i7 95, i32 0.0124937, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 449 'sparsemux' 'tmp_11' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (1.18ns)   --->   "%tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00236131, i7 1, i32 -0.0442746, i7 2, i32 -0.0367845, i7 3, i32 0.0190269, i7 4, i32 -0.0256885, i7 5, i32 0.034336, i7 6, i32 0.0302057, i7 7, i32 -0.0128334, i7 8, i32 0.00307434, i7 9, i32 -0.00737422, i7 10, i32 -0.0107416, i7 11, i32 0.0247381, i7 12, i32 -0.0107595, i7 13, i32 0.0178692, i7 14, i32 0.0128445, i7 15, i32 0.000294139, i7 16, i32 0.00844919, i7 17, i32 0.019925, i7 18, i32 -0.0317503, i7 19, i32 -0.0164254, i7 20, i32 0.0722844, i7 21, i32 -0.0257827, i7 22, i32 -0.006643, i7 23, i32 -0.00938087, i7 24, i32 -0.00307057, i7 25, i32 -0.023334, i7 26, i32 -0.0501833, i7 27, i32 0.000241248, i7 28, i32 0.0326774, i7 29, i32 0.0235781, i7 30, i32 0.0178277, i7 31, i32 0.00222905, i7 32, i32 -0.011464, i7 33, i32 -0.00980766, i7 34, i32 -0.109721, i7 35, i32 -0.0305951, i7 36, i32 0.0198388, i7 37, i32 0.0253426, i7 38, i32 -0.0765142, i7 39, i32 -0.00732036, i7 40, i32 0.0114863, i7 41, i32 -0.0419615, i7 42, i32 -0.0148361, i7 43, i32 -0.0556807, i7 44, i32 -0.0786853, i7 45, i32 0.0029745, i7 46, i32 0.0091984, i7 47, i32 -0.00566831, i7 48, i32 0.000221377, i7 49, i32 -0.0212068, i7 50, i32 -0.00515922, i7 51, i32 -0.00522451, i7 52, i32 0.00110465, i7 53, i32 -0.102777, i7 54, i32 0.00657429, i7 55, i32 0.0371474, i7 56, i32 0.00111534, i7 57, i32 0.033875, i7 58, i32 -0.0251068, i7 59, i32 -0.000835649, i7 60, i32 -0.0110976, i7 61, i32 -0.00581762, i7 62, i32 0.0170747, i7 63, i32 0.00378022, i7 64, i32 -0.00236408, i7 65, i32 0.0213126, i7 66, i32 0.00904864, i7 67, i32 -0.00604303, i7 68, i32 -0.0207777, i7 69, i32 0.100903, i7 70, i32 -0.120083, i7 71, i32 -0.0272706, i7 72, i32 0.0329922, i7 73, i32 0.0468315, i7 74, i32 -0.0750054, i7 75, i32 -0.0297414, i7 76, i32 -0.00675098, i7 77, i32 0.0295934, i7 78, i32 0.0263356, i7 79, i32 0.0043267, i7 80, i32 0.00807783, i7 81, i32 -0.00184083, i7 82, i32 -0.0467359, i7 83, i32 -0.0184695, i7 84, i32 -0.0299337, i7 85, i32 -0.0217443, i7 86, i32 0.00159647, i7 87, i32 0.0205688, i7 88, i32 0.0012053, i7 89, i32 0.047061, i7 90, i32 -0.0994347, i7 91, i32 -0.0414623, i7 92, i32 0.0300742, i7 93, i32 -0.00345635, i7 94, i32 -0.0565258, i7 95, i32 0.0146931, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 450 'sparsemux' 'tmp_12' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (1.18ns)   --->   "%tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0127269, i7 1, i32 -0.0864378, i7 2, i32 -0.0494271, i7 3, i32 0.0260226, i7 4, i32 -0.0180304, i7 5, i32 0.0491097, i7 6, i32 0.0390358, i7 7, i32 -0.0599875, i7 8, i32 0.0109494, i7 9, i32 0.0168361, i7 10, i32 -0.0127511, i7 11, i32 0.0143196, i7 12, i32 0.00104325, i7 13, i32 0.0334353, i7 14, i32 0.00874658, i7 15, i32 0.0162477, i7 16, i32 -0.0133106, i7 17, i32 0.0407219, i7 18, i32 -0.049511, i7 19, i32 -0.0189589, i7 20, i32 0.0640694, i7 21, i32 0.0340666, i7 22, i32 -0.0201568, i7 23, i32 -0.104516, i7 24, i32 -0.00519813, i7 25, i32 -0.0348184, i7 26, i32 -0.0428875, i7 27, i32 -0.00065149, i7 28, i32 0.00281578, i7 29, i32 0.052412, i7 30, i32 0.0835149, i7 31, i32 0.0774521, i7 32, i32 -0.0126071, i7 33, i32 -0.00606123, i7 34, i32 -0.124938, i7 35, i32 -0.0396174, i7 36, i32 -0.0565769, i7 37, i32 -0.00456346, i7 38, i32 -0.123011, i7 39, i32 -0.00799324, i7 40, i32 0.0192916, i7 41, i32 -0.0106073, i7 42, i32 -0.00124214, i7 43, i32 -0.0473361, i7 44, i32 -0.107109, i7 45, i32 0.000398418, i7 46, i32 0.00815506, i7 47, i32 -0.00160758, i7 48, i32 -0.00119296, i7 49, i32 -0.0124863, i7 50, i32 0.00788762, i7 51, i32 0.0019261, i7 52, i32 0.00484323, i7 53, i32 0.0509013, i7 54, i32 -0.00890408, i7 55, i32 0.0351131, i7 56, i32 0.00841442, i7 57, i32 0.0353696, i7 58, i32 -0.0392031, i7 59, i32 0.00893484, i7 60, i32 -0.00457322, i7 61, i32 -0.00574336, i7 62, i32 0.0176143, i7 63, i32 -0.00082905, i7 64, i32 -0.00199493, i7 65, i32 0.0224077, i7 66, i32 0.0366489, i7 67, i32 -0.0169169, i7 68, i32 -0.0380087, i7 69, i32 0.113122, i7 70, i32 -0.125202, i7 71, i32 -0.0259751, i7 72, i32 0.0155383, i7 73, i32 0.0506982, i7 74, i32 -0.0881669, i7 75, i32 -0.0260499, i7 76, i32 -0.00280545, i7 77, i32 0.0246223, i7 78, i32 0.0477283, i7 79, i32 -0.00317021, i7 80, i32 0.00925937, i7 81, i32 -0.0114778, i7 82, i32 -0.0519205, i7 83, i32 -0.0406164, i7 84, i32 -0.0273682, i7 85, i32 -0.0204294, i7 86, i32 -0.00817795, i7 87, i32 0.014693, i7 88, i32 0.0122045, i7 89, i32 0.0651978, i7 90, i32 -0.030265, i7 91, i32 -0.0505741, i7 92, i32 -0.060071, i7 93, i32 -0.00957095, i7 94, i32 -0.0593489, i7 95, i32 0.0190392, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 451 'sparsemux' 'tmp_13' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (1.18ns)   --->   "%tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0270904, i7 1, i32 -0.0868874, i7 2, i32 -0.0374694, i7 3, i32 0.0241167, i7 4, i32 -0.0116602, i7 5, i32 0.0676329, i7 6, i32 0.0454991, i7 7, i32 -0.0570727, i7 8, i32 0.020529, i7 9, i32 0.0212166, i7 10, i32 -0.0109256, i7 11, i32 -0.0722592, i7 12, i32 0.0193594, i7 13, i32 -0.00740819, i7 14, i32 -0.0177201, i7 15, i32 0.0329904, i7 16, i32 0.0198296, i7 17, i32 0.0494391, i7 18, i32 0.0746586, i7 19, i32 -0.0237896, i7 20, i32 -0.0275384, i7 21, i32 -0.0207743, i7 22, i32 -0.0641467, i7 23, i32 0.063849, i7 24, i32 -0.00589057, i7 25, i32 -0.0360352, i7 26, i32 -0.0393084, i7 27, i32 -0.0171612, i7 28, i32 -0.00675115, i7 29, i32 0.0646474, i7 30, i32 0.116666, i7 31, i32 0.0651684, i7 32, i32 -0.0105021, i7 33, i32 -0.0015313, i7 34, i32 -0.0984021, i7 35, i32 -0.0319187, i7 36, i32 -0.0638872, i7 37, i32 -0.048531, i7 38, i32 -0.158279, i7 39, i32 0.00325618, i7 40, i32 -0.0117925, i7 41, i32 0.0599449, i7 42, i32 -0.00291702, i7 43, i32 0.0530057, i7 44, i32 -0.129168, i7 45, i32 -0.00438078, i7 46, i32 0.00554436, i7 47, i32 -0.00544857, i7 48, i32 -0.00671718, i7 49, i32 -0.00830831, i7 50, i32 0.0358059, i7 51, i32 0.00369624, i7 52, i32 -0.00642657, i7 53, i32 0.188834, i7 54, i32 -0.015889, i7 55, i32 0.0302261, i7 56, i32 0.0228716, i7 57, i32 0.0401241, i7 58, i32 -0.0459276, i7 59, i32 0.0066876, i7 60, i32 0.00147287, i7 61, i32 0.000369164, i7 62, i32 0.021181, i7 63, i32 0.0055099, i7 64, i32 0.000617219, i7 65, i32 0.0166381, i7 66, i32 0.0659997, i7 67, i32 -0.0288098, i7 68, i32 -0.0654633, i7 69, i32 0.109915, i7 70, i32 -0.109583, i7 71, i32 -0.0219755, i7 72, i32 0.000241548, i7 73, i32 0.0607157, i7 74, i32 -0.0591538, i7 75, i32 -0.023898, i7 76, i32 -0.00141434, i7 77, i32 0.0261539, i7 78, i32 0.0611022, i7 79, i32 0.0149984, i7 80, i32 0.00422381, i7 81, i32 -0.0221311, i7 82, i32 -0.0521005, i7 83, i32 -0.0600529, i7 84, i32 -0.023463, i7 85, i32 -0.0177593, i7 86, i32 -0.0298354, i7 87, i32 0.0123462, i7 88, i32 0.0138493, i7 89, i32 0.0776135, i7 90, i32 0.039613, i7 91, i32 -0.0645501, i7 92, i32 0.0382978, i7 93, i32 -0.00456977, i7 94, i32 -0.0464995, i7 95, i32 0.0141256, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 452 'sparsemux' 'tmp_14' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (1.18ns)   --->   "%tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0577419, i7 1, i32 -0.0529099, i7 2, i32 -0.0217069, i7 3, i32 0.0159273, i7 4, i32 0.029861, i7 5, i32 0.0747191, i7 6, i32 0.0522141, i7 7, i32 -0.00208765, i7 8, i32 0.0303963, i7 9, i32 -0.0989628, i7 10, i32 -0.00967193, i7 11, i32 0.0524276, i7 12, i32 0.0468457, i7 13, i32 -0.0253406, i7 14, i32 -0.0232169, i7 15, i32 0.025613, i7 16, i32 -0.0644079, i7 17, i32 0.0447443, i7 18, i32 0.0213097, i7 19, i32 0.0125254, i7 20, i32 -0.0670475, i7 21, i32 -0.0177685, i7 22, i32 -0.0782267, i7 23, i32 0.115276, i7 24, i32 0.00395289, i7 25, i32 -0.0378144, i7 26, i32 -0.0309211, i7 27, i32 -0.0199891, i7 28, i32 -0.0262162, i7 29, i32 0.0658391, i7 30, i32 0.111164, i7 31, i32 -0.0510534, i7 32, i32 0.00442356, i7 33, i32 0.00240442, i7 34, i32 -0.0234785, i7 35, i32 -0.0295512, i7 36, i32 0.0117182, i7 37, i32 -0.00498958, i7 38, i32 -0.177441, i7 39, i32 0.00956724, i7 40, i32 -0.0556011, i7 41, i32 0.0623225, i7 42, i32 0.00464346, i7 43, i32 0.088891, i7 44, i32 -0.125798, i7 45, i32 0.00546428, i7 46, i32 0.0141369, i7 47, i32 0.0439198, i7 48, i32 -0.00229819, i7 49, i32 -0.00377705, i7 50, i32 0.0535767, i7 51, i32 0.00329158, i7 52, i32 -0.00291918, i7 53, i32 0.20879, i7 54, i32 -0.0125764, i7 55, i32 0.0285905, i7 56, i32 0.024026, i7 57, i32 0.0400002, i7 58, i32 -0.0334459, i7 59, i32 0.0114078, i7 60, i32 0.00797857, i7 61, i32 0.00493077, i7 62, i32 0.0351137, i7 63, i32 -0.000722248, i7 64, i32 -0.00343382, i7 65, i32 0.0134609, i7 66, i32 0.0774837, i7 67, i32 -0.0155201, i7 68, i32 -0.084113, i7 69, i32 0.095689, i7 70, i32 -0.0782271, i7 71, i32 -0.0213778, i7 72, i32 -0.0183718, i7 73, i32 0.0623178, i7 74, i32 -0.0206055, i7 75, i32 -0.0263195, i7 76, i32 0.0116309, i7 77, i32 0.0240569, i7 78, i32 0.0834788, i7 79, i32 0.0276256, i7 80, i32 0.0175435, i7 81, i32 -0.0248896, i7 82, i32 -0.0440371, i7 83, i32 -0.0607491, i7 84, i32 -0.025106, i7 85, i32 -0.0255357, i7 86, i32 -0.0430874, i7 87, i32 -0.000679122, i7 88, i32 0.00709618, i7 89, i32 0.0760963, i7 90, i32 0.0570498, i7 91, i32 -0.0744634, i7 92, i32 0.0144287, i7 93, i32 -0.00871755, i7 94, i32 -0.0389151, i7 95, i32 0.00112897, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 453 'sparsemux' 'tmp_15' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (1.18ns)   --->   "%tmp_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0715567, i7 1, i32 0.000288605, i7 2, i32 -0.0228976, i7 3, i32 -0.00656186, i7 4, i32 0.105054, i7 5, i32 0.0624369, i7 6, i32 0.0535053, i7 7, i32 0.0419706, i7 8, i32 0.037589, i7 9, i32 0.0707251, i7 10, i32 -0.00836834, i7 11, i32 0.0145764, i7 12, i32 0.0643659, i7 13, i32 0.00560774, i7 14, i32 -0.0273134, i7 15, i32 0.0187619, i7 16, i32 -0.000753111, i7 17, i32 0.0356915, i7 18, i32 -0.0600678, i7 19, i32 0.0395424, i7 20, i32 -0.0460638, i7 21, i32 0.0799211, i7 22, i32 -0.0366623, i7 23, i32 -0.0685473, i7 24, i32 -0.00387664, i7 25, i32 -0.0254988, i7 26, i32 -0.00460086, i7 27, i32 0.0179238, i7 28, i32 -0.0522233, i7 29, i32 0.0439151, i7 30, i32 0.0575353, i7 31, i32 -0.0995541, i7 32, i32 0.0150113, i7 33, i32 0.00212963, i7 34, i32 0.0464575, i7 35, i32 -0.0324762, i7 36, i32 0.0132582, i7 37, i32 0.058177, i7 38, i32 -0.155555, i7 39, i32 0.00767076, i7 40, i32 -0.0247597, i7 41, i32 -0.054088, i7 42, i32 0.00764552, i7 43, i32 0.0376264, i7 44, i32 -0.11018, i7 45, i32 0.00312688, i7 46, i32 0.0196665, i7 47, i32 -0.0665045, i7 48, i32 -0.00507773, i7 49, i32 0.0186144, i7 50, i32 0.0382328, i7 51, i32 9.32902e-05, i7 52, i32 -0.00686453, i7 53, i32 0.0749291, i7 54, i32 -0.00438222, i7 55, i32 0.0197516, i7 56, i32 0.0388096, i7 57, i32 0.0409853, i7 58, i32 -0.0158027, i7 59, i32 0.0206725, i7 60, i32 0.0182823, i7 61, i32 0.0108614, i7 62, i32 0.0439091, i7 63, i32 0.00543761, i7 64, i32 -0.00669188, i7 65, i32 0.0120652, i7 66, i32 0.0839233, i7 67, i32 -0.00836883, i7 68, i32 -0.0940961, i7 69, i32 0.0779026, i7 70, i32 -0.0491431, i7 71, i32 -0.0146287, i7 72, i32 -0.0174841, i7 73, i32 0.0668098, i7 74, i32 0.0185757, i7 75, i32 -0.0356152, i7 76, i32 0.0238607, i7 77, i32 0.0192413, i7 78, i32 0.0887525, i7 79, i32 -0.0538809, i7 80, i32 0.0117479, i7 81, i32 -0.0241989, i7 82, i32 -0.0373064, i7 83, i32 -0.0599557, i7 84, i32 -0.023309, i7 85, i32 -0.014996, i7 86, i32 -0.0395727, i7 87, i32 -0.00947517, i7 88, i32 -0.0332855, i7 89, i32 0.0685237, i7 90, i32 0.045989, i7 91, i32 -0.0898366, i7 92, i32 -0.057173, i7 93, i32 -0.000478187, i7 94, i32 -0.0266119, i7 95, i32 -0.00547144, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 454 'sparsemux' 'tmp_16' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (1.18ns)   --->   "%tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0616093, i7 1, i32 0.0296675, i7 2, i32 -0.0125543, i7 3, i32 -0.0241509, i7 4, i32 0.131828, i7 5, i32 0.0334312, i7 6, i32 0.0579859, i7 7, i32 0.0348673, i7 8, i32 0.0184027, i7 9, i32 0.105803, i7 10, i32 -0.00719612, i7 11, i32 -0.0366142, i7 12, i32 0.0681154, i7 13, i32 0.0167354, i7 14, i32 -0.00638427, i7 15, i32 0.00341853, i7 16, i32 0.100578, i7 17, i32 0.0303192, i7 18, i32 0.00507372, i7 19, i32 0.0289376, i7 20, i32 -0.0208816, i7 21, i32 -0.094344, i7 22, i32 0.0195247, i7 23, i32 -0.0605525, i7 24, i32 -0.0021327, i7 25, i32 -0.0171953, i7 26, i32 0.0279155, i7 27, i32 0.0703962, i7 28, i32 -0.0445791, i7 29, i32 0.0162319, i7 30, i32 0.0024229, i7 31, i32 -0.000129905, i7 32, i32 0.0331179, i7 33, i32 0.0156316, i7 34, i32 0.0709603, i7 35, i32 -0.0371767, i7 36, i32 0.025634, i7 37, i32 0.0204774, i7 38, i32 -0.106881, i7 39, i32 0.00337675, i7 40, i32 0.0387094, i7 41, i32 -0.0910147, i7 42, i32 0.0161376, i7 43, i32 0.00803283, i7 44, i32 -0.0910298, i7 45, i32 -0.00607423, i7 46, i32 0.0175185, i7 47, i32 0.0588374, i7 48, i32 -0.00499189, i7 49, i32 0.0143183, i7 50, i32 0.0151174, i7 51, i32 0.00726864, i7 52, i32 0.00093815, i7 53, i32 -0.0973007, i7 54, i32 0.000486651, i7 55, i32 0.0122526, i7 56, i32 0.0509451, i7 57, i32 0.0417279, i7 58, i32 0.00782424, i7 59, i32 0.0165008, i7 60, i32 0.0353307, i7 61, i32 -0.0228533, i7 62, i32 0.0493329, i7 63, i32 0.00019378, i7 64, i32 -0.00105755, i7 65, i32 0.00879295, i7 66, i32 0.0835084, i7 67, i32 -0.0142572, i7 68, i32 -0.0879215, i7 69, i32 0.0559503, i7 70, i32 -0.0211491, i7 71, i32 -0.0114938, i7 72, i32 -0.0218122, i7 73, i32 0.0623435, i7 74, i32 0.0502378, i7 75, i32 -0.0306984, i7 76, i32 0.0203487, i7 77, i32 0.00159073, i7 78, i32 0.0907126, i7 79, i32 0.0215443, i7 80, i32 -0.0100922, i7 81, i32 -0.0287265, i7 82, i32 -0.0391613, i7 83, i32 -0.045247, i7 84, i32 -0.0199485, i7 85, i32 -0.0138844, i7 86, i32 -0.000494138, i7 87, i32 -0.0137113, i7 88, i32 -0.0856433, i7 89, i32 0.0539727, i7 90, i32 0.0205667, i7 91, i32 -0.0911856, i7 92, i32 0.0809825, i7 93, i32 0.00930869, i7 94, i32 -0.0146719, i7 95, i32 -0.0171545, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 455 'sparsemux' 'tmp_17' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (1.18ns)   --->   "%tmp_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0291591, i7 1, i32 0.0355629, i7 2, i32 -0.00232972, i7 3, i32 -0.0435964, i7 4, i32 0.0970921, i7 5, i32 -0.00487055, i7 6, i32 0.0630747, i7 7, i32 0.0208405, i7 8, i32 -0.0251876, i7 9, i32 -0.195452, i7 10, i32 -0.0097245, i7 11, i32 0.0248721, i7 12, i32 0.0557426, i7 13, i32 0.00369661, i7 14, i32 -0.0022872, i7 15, i32 0.000539301, i7 16, i32 -0.0549305, i7 17, i32 0.0178086, i7 18, i32 0.0175087, i7 19, i32 0.012048, i7 20, i32 -0.0182992, i7 21, i32 0.0408699, i7 22, i32 0.0600135, i7 23, i32 0.0208168, i7 24, i32 0.00364485, i7 25, i32 -0.0221773, i7 26, i32 0.0465264, i7 27, i32 0.0947935, i7 28, i32 -0.0204463, i7 29, i32 -0.00920963, i7 30, i32 -0.0455994, i7 31, i32 0.0251681, i7 32, i32 0.0446872, i7 33, i32 0.0186352, i7 34, i32 0.080997, i7 35, i32 -0.0396682, i7 36, i32 -0.00973066, i7 37, i32 -0.0464913, i7 38, i32 -0.0764588, i7 39, i32 -0.0219003, i7 40, i32 0.0291566, i7 41, i32 0.021969, i7 42, i32 0.0260499, i7 43, i32 -0.0396396, i7 44, i32 -0.0692516, i7 45, i32 -0.00660735, i7 46, i32 0.0231383, i7 47, i32 -0.0130586, i7 48, i32 0.00558822, i7 49, i32 0.00595447, i7 50, i32 -0.0145829, i7 51, i32 0.00476221, i7 52, i32 0.00166228, i7 53, i32 -0.103305, i7 54, i32 0.00573839, i7 55, i32 0.012584, i7 56, i32 0.0457136, i7 57, i32 0.0378585, i7 58, i32 0.0327903, i7 59, i32 0.0134231, i7 60, i32 0.0408987, i7 61, i32 0.00270696, i7 62, i32 0.0397847, i7 63, i32 -0.00179131, i7 64, i32 0.00174627, i7 65, i32 0.0123588, i7 66, i32 0.0698379, i7 67, i32 -0.0112358, i7 68, i32 -0.0867339, i7 69, i32 0.0286484, i7 70, i32 -0.00464243, i7 71, i32 -0.00858668, i7 72, i32 -0.0333777, i7 73, i32 0.0493343, i7 74, i32 0.0765796, i7 75, i32 -0.0243351, i7 76, i32 0.00232543, i7 77, i32 -0.0223353, i7 78, i32 0.0814173, i7 79, i32 0.0149795, i7 80, i32 -0.0284798, i7 81, i32 -0.0221071, i7 82, i32 -0.0350333, i7 83, i32 -0.0225736, i7 84, i32 -0.0152047, i7 85, i32 -0.0137053, i7 86, i32 0.0588595, i7 87, i32 -0.0180826, i7 88, i32 -0.099048, i7 89, i32 0.0353311, i7 90, i32 0.0109257, i7 91, i32 -0.0844072, i7 92, i32 -0.041181, i7 93, i32 0.0125347, i7 94, i32 -0.00476374, i7 95, i32 -0.0317803, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 456 'sparsemux' 'tmp_18' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (1.18ns)   --->   "%tmp_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.010344, i7 1, i32 0.0405613, i7 2, i32 -0.000958757, i7 3, i32 -0.055238, i7 4, i32 -0.00188989, i7 5, i32 -0.0241397, i7 6, i32 0.0474711, i7 7, i32 0.00426949, i7 8, i32 -0.0345961, i7 9, i32 0.0874804, i7 10, i32 -0.00937922, i7 11, i32 0.00371142, i7 12, i32 0.0450279, i7 13, i32 -0.0134915, i7 14, i32 0.00286289, i7 15, i32 -0.00568318, i7 16, i32 -0.0605148, i7 17, i32 0.0235192, i7 18, i32 -0.0133154, i7 19, i32 -0.0224273, i7 20, i32 0.00431462, i7 21, i32 0.0246852, i7 22, i32 0.0557906, i7 23, i32 0.00711662, i7 24, i32 0.00253076, i7 25, i32 -0.00514701, i7 26, i32 0.0453338, i7 27, i32 -0.0190376, i7 28, i32 0.0232579, i7 29, i32 -0.02498, i7 30, i32 -0.0720551, i7 31, i32 0.0565901, i7 32, i32 0.0579585, i7 33, i32 0.00808177, i7 34, i32 0.0471292, i7 35, i32 -0.0311347, i7 36, i32 -0.0114936, i7 37, i32 -0.0437192, i7 38, i32 -0.0586453, i7 39, i32 -0.0366213, i7 40, i32 -0.0214304, i7 41, i32 0.0468405, i7 42, i32 0.0244972, i7 43, i32 -0.0497053, i7 44, i32 -0.0478686, i7 45, i32 -0.00996775, i7 46, i32 0.00103532, i7 47, i32 -0.0189487, i7 48, i32 0.0231367, i7 49, i32 0.000622509, i7 50, i32 -0.0264175, i7 51, i32 0.00175137, i7 52, i32 -0.00385682, i7 53, i32 0.0324473, i7 54, i32 0.00418039, i7 55, i32 0.0165626, i7 56, i32 0.0283057, i7 57, i32 0.0334489, i7 58, i32 0.0588814, i7 59, i32 0.0121156, i7 60, i32 0.0435986, i7 61, i32 -0.00832141, i7 62, i32 0.0431658, i7 63, i32 -0.0205321, i7 64, i32 -0.00240129, i7 65, i32 0.0203472, i7 66, i32 0.0546568, i7 67, i32 0.00065745, i7 68, i32 -0.078061, i7 69, i32 0.00493022, i7 70, i32 0.00522488, i7 71, i32 -0.00529263, i7 72, i32 -0.0405777, i7 73, i32 0.0373859, i7 74, i32 0.072487, i7 75, i32 -0.0228065, i7 76, i32 -0.0434156, i7 77, i32 -0.035333, i7 78, i32 0.069837, i7 79, i32 -0.00150514, i7 80, i32 -0.0233431, i7 81, i32 -0.00574133, i7 82, i32 -0.0338576, i7 83, i32 -0.00879772, i7 84, i32 -0.0161738, i7 85, i32 -0.0165368, i7 86, i32 0.0708187, i7 87, i32 -0.0222441, i7 88, i32 -0.0781971, i7 89, i32 0.0213964, i7 90, i32 0.00710665, i7 91, i32 -0.0715334, i7 92, i32 -0.00157573, i7 93, i32 0.00931462, i7 94, i32 -0.00255158, i7 95, i32 -0.0443333, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 457 'sparsemux' 'tmp_19' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (1.18ns)   --->   "%tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0129766, i7 1, i32 0.0262445, i7 2, i32 -0.0057415, i7 3, i32 -0.0521632, i7 4, i32 -0.0795029, i7 5, i32 -0.0329067, i7 6, i32 0.0287921, i7 7, i32 -0.0140029, i7 8, i32 -0.0191234, i7 9, i32 0.0572158, i7 10, i32 -0.0096205, i7 11, i32 -0.0108773, i7 12, i32 0.0260947, i7 13, i32 0.00537777, i7 14, i32 0.014459, i7 15, i32 0.00144324, i7 16, i32 0.0526648, i7 17, i32 0.0278168, i7 18, i32 0.000896675, i7 19, i32 -0.0289064, i7 20, i32 0.0395243, i7 21, i32 -0.0370372, i7 22, i32 0.0227724, i7 23, i32 0.0149611, i7 24, i32 -0.00103462, i7 25, i32 0.00218332, i7 26, i32 0.0348377, i7 27, i32 -0.0941469, i7 28, i32 0.040099, i7 29, i32 -0.0132935, i7 30, i32 -0.0691291, i7 31, i32 -0.00950044, i7 32, i32 0.0550244, i7 33, i32 -0.00119863, i7 34, i32 0.0255456, i7 35, i32 -0.0296239, i7 36, i32 0.00813305, i7 37, i32 0.0213151, i7 38, i32 -0.037902, i7 39, i32 -0.0371556, i7 40, i32 -0.016805, i7 41, i32 -0.0061691, i7 42, i32 0.0243768, i7 43, i32 -0.000207138, i7 44, i32 -0.0219454, i7 45, i32 -0.00512818, i7 46, i32 -0.0480238, i7 47, i32 0.016208, i7 48, i32 0.0329134, i7 49, i32 0.00544294, i7 50, i32 -0.0164002, i7 51, i32 -0.000961496, i7 52, i32 0.0183688, i7 53, i32 0.0879225, i7 54, i32 0.00410602, i7 55, i32 0.0173784, i7 56, i32 0.0161907, i7 57, i32 0.0193134, i7 58, i32 0.0724721, i7 59, i32 0.0116213, i7 60, i32 0.0471644, i7 61, i32 0.00359683, i7 62, i32 0.0461917, i7 63, i32 -0.0138964, i7 64, i32 -0.00420974, i7 65, i32 0.0209504, i7 66, i32 0.0405586, i7 67, i32 0.0256778, i7 68, i32 -0.0600109, i7 69, i32 -0.0134608, i7 70, i32 0.0174379, i7 71, i32 -0.0081454, i7 72, i32 -0.0399098, i7 73, i32 0.017109, i7 74, i32 0.0563887, i7 75, i32 -0.017143, i7 76, i32 -0.0650515, i7 77, i32 -0.0327789, i7 78, i32 0.0534308, i7 79, i32 -0.00395069, i7 80, i32 -0.0181723, i7 81, i32 0.0145979, i7 82, i32 -0.0350369, i7 83, i32 -0.0045391, i7 84, i32 -0.0171761, i7 85, i32 -0.0114075, i7 86, i32 0.0357057, i7 87, i32 -0.0184924, i7 88, i32 -0.0406055, i7 89, i32 0.0101877, i7 90, i32 -0.00568329, i7 91, i32 -0.0567752, i7 92, i32 0.00790114, i7 93, i32 0.00354863, i7 94, i32 -0.00227751, i7 95, i32 -0.0458354, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 458 'sparsemux' 'tmp_20' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (1.18ns)   --->   "%tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0119825, i7 1, i32 0.0152333, i7 2, i32 -1.59152e-05, i7 3, i32 -0.045647, i7 4, i32 -0.0991244, i7 5, i32 -0.0322142, i7 6, i32 0.0148866, i7 7, i32 -0.017875, i7 8, i32 -0.0201545, i7 9, i32 -0.063942, i7 10, i32 -0.00837661, i7 11, i32 -0.00307704, i7 12, i32 0.0101654, i7 13, i32 0.00748063, i7 14, i32 0.0140846, i7 15, i32 -0.00891791, i7 16, i32 0.015149, i7 17, i32 0.0281063, i7 18, i32 0.00469258, i7 19, i32 0.00780089, i7 20, i32 0.0147024, i7 21, i32 0.0180353, i7 22, i32 0.00368848, i7 23, i32 -0.0113293, i7 24, i32 -0.00516145, i7 25, i32 0.0119819, i7 26, i32 0.0420377, i7 27, i32 -0.0351019, i7 28, i32 0.037438, i7 29, i32 -0.0103087, i7 30, i32 -0.0351487, i7 31, i32 -0.0288208, i7 32, i32 0.0423619, i7 33, i32 -0.0123846, i7 34, i32 0.0181536, i7 35, i32 -0.0219545, i7 36, i32 -0.00516834, i7 37, i32 0.00596267, i7 38, i32 -0.020575, i7 39, i32 -0.0393335, i7 40, i32 0.00326284, i7 41, i32 -0.0137316, i7 42, i32 0.0566107, i7 43, i32 0.0275563, i7 44, i32 -0.00168441, i7 45, i32 0.000555748, i7 46, i32 -0.0672614, i7 47, i32 -0.0045067, i7 48, i32 0.00773594, i7 49, i32 -0.00209501, i7 50, i32 0.0160007, i7 51, i32 -0.00168135, i7 52, i32 -0.020971, i7 53, i32 -0.0087949, i7 54, i32 0.00823517, i7 55, i32 0.0237376, i7 56, i32 0.00406593, i7 57, i32 0.0118004, i7 58, i32 0.0883143, i7 59, i32 0.0115541, i7 60, i32 0.0436111, i7 61, i32 -0.00298057, i7 62, i32 0.0334397, i7 63, i32 -0.0114322, i7 64, i32 -0.00370643, i7 65, i32 0.0172347, i7 66, i32 0.0429377, i7 67, i32 0.00310039, i7 68, i32 -0.056133, i7 69, i32 -0.0319592, i7 70, i32 0.030407, i7 71, i32 0.00133619, i7 72, i32 -0.0528524, i7 73, i32 0.00350116, i7 74, i32 0.0474214, i7 75, i32 -0.00867013, i7 76, i32 -0.0432902, i7 77, i32 -0.0343562, i7 78, i32 0.0578539, i7 79, i32 -0.000162434, i7 80, i32 -0.00822746, i7 81, i32 0.034939, i7 82, i32 -0.0303393, i7 83, i32 0.0111808, i7 84, i32 -0.0166472, i7 85, i32 -0.00627435, i7 86, i32 -0.0490117, i7 87, i32 -0.0279849, i7 88, i32 -0.00844339, i7 89, i32 0.0170224, i7 90, i32 0.00331665, i7 91, i32 -0.0458604, i7 92, i32 -0.00804835, i7 93, i32 -0.00983504, i7 94, i32 0.00617526, i7 95, i32 -0.0420792, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 459 'sparsemux' 'tmp_21' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (1.18ns)   --->   "%tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0168795, i7 1, i32 -0.0433701, i7 2, i32 -0.0370762, i7 3, i32 0.0536312, i7 4, i32 -0.0258521, i7 5, i32 -0.0046686, i7 6, i32 0.0440295, i7 7, i32 0.055637, i7 8, i32 -0.0294392, i7 9, i32 -0.000308718, i7 10, i32 -0.0104007, i7 11, i32 -0.0209712, i7 12, i32 0.0207179, i7 13, i32 -0.000437465, i7 14, i32 0.0121643, i7 15, i32 -0.021638, i7 16, i32 0.00686675, i7 17, i32 -0.0259254, i7 18, i32 0.0447232, i7 19, i32 -0.0181503, i7 20, i32 0.0186253, i7 21, i32 0.016826, i7 22, i32 0.0348859, i7 23, i32 0.00331058, i7 24, i32 0.00808673, i7 25, i32 -0.0108876, i7 26, i32 -0.0599845, i7 27, i32 0.00312992, i7 28, i32 0.033429, i7 29, i32 -0.00131274, i7 30, i32 0.0194654, i7 31, i32 -0.0748279, i7 32, i32 -0.0385077, i7 33, i32 -0.0389833, i7 34, i32 -0.116972, i7 35, i32 -0.0287886, i7 36, i32 0.0344991, i7 37, i32 0.0228506, i7 38, i32 0.0741871, i7 39, i32 0.00589608, i7 40, i32 -0.00552344, i7 41, i32 -0.0265611, i7 42, i32 -0.0300157, i7 43, i32 0.0035236, i7 44, i32 -0.049494, i7 45, i32 -0.0127206, i7 46, i32 0.00921814, i7 47, i32 0.000147564, i7 48, i32 0.00424357, i7 49, i32 -0.0220828, i7 50, i32 0.000395175, i7 51, i32 -0.0114082, i7 52, i32 0.00616747, i7 53, i32 -0.0871925, i7 54, i32 0.0252505, i7 55, i32 0.038612, i7 56, i32 0.00237045, i7 57, i32 0.0343495, i7 58, i32 -0.0403493, i7 59, i32 -0.00507336, i7 60, i32 -0.0120998, i7 61, i32 0.00283888, i7 62, i32 0.00795875, i7 63, i32 -0.00205613, i7 64, i32 -0.00452123, i7 65, i32 0.0225365, i7 66, i32 -0.0305393, i7 67, i32 -0.0121188, i7 68, i32 0.00442152, i7 69, i32 0.107149, i7 70, i32 -0.109168, i7 71, i32 -0.0179185, i7 72, i32 0.0515801, i7 73, i32 0.0300782, i7 74, i32 -0.0749528, i7 75, i32 -0.0367415, i7 76, i32 0.000823883, i7 77, i32 0.0412043, i7 78, i32 0.0231936, i7 79, i32 -0.0339894, i7 80, i32 0.00811493, i7 81, i32 -0.00479098, i7 82, i32 -0.0412669, i7 83, i32 0.00303686, i7 84, i32 -0.0321039, i7 85, i32 -0.0270979, i7 86, i32 0.00384237, i7 87, i32 0.0243438, i7 88, i32 0.0112677, i7 89, i32 0.0295668, i7 90, i32 -0.161602, i7 91, i32 -0.0199402, i7 92, i32 0.0127816, i7 93, i32 0.00319402, i7 94, i32 -0.0611431, i7 95, i32 0.0248532, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 460 'sparsemux' 'tmp_22' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (1.18ns)   --->   "%tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0196967, i7 1, i32 -0.0782325, i7 2, i32 -0.0254423, i7 3, i32 0.0355685, i7 4, i32 -0.0348767, i7 5, i32 -0.00194087, i7 6, i32 0.0292127, i7 7, i32 -0.0466276, i7 8, i32 -0.00578981, i7 9, i32 0.00731931, i7 10, i32 -0.0102223, i7 11, i32 0.0581644, i7 12, i32 0.0309882, i7 13, i32 -0.0461967, i7 14, i32 0.0236343, i7 15, i32 0.00146522, i7 16, i32 0.00477927, i7 17, i32 -0.00985219, i7 18, i32 -0.012497, i7 19, i32 -0.0301929, i7 20, i32 -0.0611097, i7 21, i32 -0.0434676, i7 22, i32 0.0371352, i7 23, i32 0.08956, i7 24, i32 0.0039054, i7 25, i32 -0.00657695, i7 26, i32 -0.0609027, i7 27, i32 -0.00454227, i7 28, i32 0.0495857, i7 29, i32 0.0244205, i7 30, i32 0.0648306, i7 31, i32 -0.00347111, i7 32, i32 -0.0466038, i7 33, i32 -0.0248278, i7 34, i32 -0.148514, i7 35, i32 -0.0648142, i7 36, i32 0.0379112, i7 37, i32 -0.00321786, i7 38, i32 0.116652, i7 39, i32 0.000341288, i7 40, i32 0.0114425, i7 41, i32 -0.00528924, i7 42, i32 -0.000688036, i7 43, i32 -0.0678899, i7 44, i32 -0.0774896, i7 45, i32 0.00246421, i7 46, i32 0.00355685, i7 47, i32 -0.00629599, i7 48, i32 0.00529307, i7 49, i32 -0.0181426, i7 50, i32 0.000593056, i7 51, i32 1.16925e-05, i7 52, i32 0.000321614, i7 53, i32 -0.0413115, i7 54, i32 0.00164736, i7 55, i32 0.0380048, i7 56, i32 0.00257712, i7 57, i32 0.0334271, i7 58, i32 -0.0386183, i7 59, i32 0.00051443, i7 60, i32 -0.0175448, i7 61, i32 -0.00516093, i7 62, i32 0.0120231, i7 63, i32 -0.001463, i7 64, i32 -0.00133887, i7 65, i32 0.0218906, i7 66, i32 -0.014488, i7 67, i32 -0.00650315, i7 68, i32 -0.0153871, i7 69, i32 0.11272, i7 70, i32 -0.12974, i7 71, i32 -0.0233509, i7 72, i32 0.022197, i7 73, i32 0.0416917, i7 74, i32 -0.102736, i7 75, i32 -0.0222511, i7 76, i32 -0.00124425, i7 77, i32 0.0360009, i7 78, i32 0.0295876, i7 79, i32 0.0717533, i7 80, i32 0.0100477, i7 81, i32 -0.00632534, i7 82, i32 -0.0409108, i7 83, i32 -0.0299557, i7 84, i32 -0.019907, i7 85, i32 -0.0256285, i7 86, i32 -0.00311002, i7 87, i32 0.0297006, i7 88, i32 0.0163554, i7 89, i32 0.0460433, i7 90, i32 -0.103669, i7 91, i32 -0.0362806, i7 92, i32 -0.0217103, i7 93, i32 -0.00395994, i7 94, i32 -0.0574412, i7 95, i32 0.0305295, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 461 'sparsemux' 'tmp_23' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (1.18ns)   --->   "%tmp_24 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0278007, i7 1, i32 -0.0648611, i7 2, i32 -0.042011, i7 3, i32 0.0470693, i7 4, i32 -0.0380784, i7 5, i32 -0.028407, i7 6, i32 0.034432, i7 7, i32 -0.0792054, i7 8, i32 0.00589356, i7 9, i32 -0.0458774, i7 10, i32 -0.0105194, i7 11, i32 -0.0289382, i7 12, i32 0.0451952, i7 13, i32 -0.00571452, i7 14, i32 0.0290761, i7 15, i32 0.017029, i7 16, i32 -0.0112839, i7 17, i32 -0.00557745, i7 18, i32 -0.107049, i7 19, i32 -0.0198222, i7 20, i32 -0.133324, i7 21, i32 0.0535242, i7 22, i32 0.0478283, i7 23, i32 -0.0946552, i7 24, i32 -0.0020524, i7 25, i32 -0.0267591, i7 26, i32 -0.0531688, i7 27, i32 -0.00819398, i7 28, i32 0.0128413, i7 29, i32 0.0502418, i7 30, i32 0.126954, i7 31, i32 0.122779, i7 32, i32 -0.0688341, i7 33, i32 -0.0149242, i7 34, i32 -0.12158, i7 35, i32 -0.10195, i7 36, i32 -0.046237, i7 37, i32 -0.0470892, i7 38, i32 0.159167, i7 39, i32 0.0022164, i7 40, i32 0.043843, i7 41, i32 0.0798445, i7 42, i32 0.000515288, i7 43, i32 -0.0612634, i7 44, i32 -0.107522, i7 45, i32 0.00058377, i7 46, i32 0.00629844, i7 47, i32 0.0143289, i7 48, i32 0.0055434, i7 49, i32 0.00105517, i7 50, i32 0.0244013, i7 51, i32 0.00646254, i7 52, i32 0.00161441, i7 53, i32 0.110029, i7 54, i32 -0.0164986, i7 55, i32 0.0389466, i7 56, i32 0.0133169, i7 57, i32 0.040974, i7 58, i32 -0.0571041, i7 59, i32 0.00905678, i7 60, i32 -0.0132498, i7 61, i32 0.00380867, i7 62, i32 0.0170959, i7 63, i32 0.00299791, i7 64, i32 -0.00570959, i7 65, i32 0.0239697, i7 66, i32 0.0175652, i7 67, i32 -0.0180075, i7 68, i32 -0.0364043, i7 69, i32 0.119219, i7 70, i32 -0.13555, i7 71, i32 -0.026805, i7 72, i32 0.0100568, i7 73, i32 0.0537472, i7 74, i32 -0.108507, i7 75, i32 -0.0206905, i7 76, i32 -0.00793188, i7 77, i32 0.040611, i7 78, i32 0.0481541, i7 79, i32 -0.0489049, i7 80, i32 0.00416835, i7 81, i32 -0.0155196, i7 82, i32 -0.0547896, i7 83, i32 -0.0577259, i7 84, i32 -0.0133497, i7 85, i32 -0.02434, i7 86, i32 -0.0171378, i7 87, i32 0.0335672, i7 88, i32 0.0302112, i7 89, i32 0.0629801, i7 90, i32 -0.00637958, i7 91, i32 -0.0483579, i7 92, i32 -0.0235481, i7 93, i32 -0.00316147, i7 94, i32 -0.0655413, i7 95, i32 0.03376, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 462 'sparsemux' 'tmp_24' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (1.18ns)   --->   "%tmp_25 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0343667, i7 1, i32 -0.00501368, i7 2, i32 -0.0399211, i7 3, i32 0.044334, i7 4, i32 -0.0525527, i7 5, i32 -0.0465281, i7 6, i32 0.0380267, i7 7, i32 -0.0391459, i7 8, i32 0.0245072, i7 9, i32 0.0924785, i7 10, i32 -0.0103266, i7 11, i32 -0.0697933, i7 12, i32 0.0605664, i7 13, i32 0.0333443, i7 14, i32 -0.000356467, i7 15, i32 0.0392034, i7 16, i32 0.00655676, i7 17, i32 0.0169852, i7 18, i32 0.0565711, i7 19, i32 0.00381975, i7 20, i32 -0.0792186, i7 21, i32 -0.040141, i7 22, i32 0.0192315, i7 23, i32 -0.137524, i7 24, i32 -0.0020318, i7 25, i32 -0.0273217, i7 26, i32 -0.0446844, i7 27, i32 -0.0174659, i7 28, i32 -0.00484912, i7 29, i32 0.0669493, i7 30, i32 0.111788, i7 31, i32 0.0987696, i7 32, i32 -0.0818206, i7 33, i32 -0.000657601, i7 34, i32 -0.0703298, i7 35, i32 -0.111438, i7 36, i32 -0.0792614, i7 37, i32 -0.0211785, i7 38, i32 0.16742, i7 39, i32 0.00984484, i7 40, i32 0.0208973, i7 41, i32 0.0257394, i7 42, i32 -0.0102323, i7 43, i32 0.0719653, i7 44, i32 -0.13071, i7 45, i32 -0.000762076, i7 46, i32 0.00467209, i7 47, i32 -0.0376373, i7 48, i32 -0.00057037, i7 49, i32 0.00408836, i7 50, i32 0.0602465, i7 51, i32 0.00817881, i7 52, i32 -0.0135771, i7 53, i32 0.19333, i7 54, i32 -0.0249168, i7 55, i32 0.0328517, i7 56, i32 0.0296065, i7 57, i32 0.0468768, i7 58, i32 -0.0643903, i7 59, i32 0.00708327, i7 60, i32 -0.00361916, i7 61, i32 0.00689884, i7 62, i32 0.0121537, i7 63, i32 0.00792101, i7 64, i32 3.64222e-05, i7 65, i32 0.0209143, i7 66, i32 0.0546181, i7 67, i32 -0.0257059, i7 68, i32 -0.0581991, i7 69, i32 0.113524, i7 70, i32 -0.117927, i7 71, i32 -0.0245155, i7 72, i32 -0.00564226, i7 73, i32 0.0603126, i7 74, i32 -0.072807, i7 75, i32 -0.0229089, i7 76, i32 -0.0059721, i7 77, i32 0.036286, i7 78, i32 0.049419, i7 79, i32 -0.00435607, i7 80, i32 -0.00445577, i7 81, i32 -0.0330134, i7 82, i32 -0.0496336, i7 83, i32 -0.0926019, i7 84, i32 -0.0175281, i7 85, i32 -0.0231738, i7 86, i32 -0.0386133, i7 87, i32 0.0232599, i7 88, i32 0.0565776, i7 89, i32 0.0741945, i7 90, i32 0.0598345, i7 91, i32 -0.0582354, i7 92, i32 0.0872087, i7 93, i32 -0.000541827, i7 94, i32 -0.0482018, i7 95, i32 0.0283776, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 463 'sparsemux' 'tmp_25' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (1.18ns)   --->   "%tmp_26 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00729978, i7 1, i32 0.0704824, i7 2, i32 -0.0278673, i7 3, i32 0.0168435, i7 4, i32 -0.0216011, i7 5, i32 -0.0876027, i7 6, i32 0.0482857, i7 7, i32 0.0307991, i7 8, i32 0.0261694, i7 9, i32 -0.0194339, i7 10, i32 -0.010586, i7 11, i32 0.0868466, i7 12, i32 0.069413, i7 13, i32 0.00440737, i7 14, i32 -0.00484935, i7 15, i32 0.0252324, i7 16, i32 -0.0745082, i7 17, i32 0.0319474, i7 18, i32 0.0916577, i7 19, i32 0.0534706, i7 20, i32 0.0193363, i7 21, i32 -0.0304337, i7 22, i32 -0.0468675, i7 23, i32 0.149791, i7 24, i32 -0.00206556, i7 25, i32 -0.015914, i7 26, i32 -0.0302927, i7 27, i32 -0.040196, i7 28, i32 -0.0386795, i7 29, i32 0.0771912, i7 30, i32 0.0598652, i7 31, i32 -0.0821111, i7 32, i32 -0.0863962, i7 33, i32 0.000899662, i7 34, i32 0.00563936, i7 35, i32 -0.119933, i7 36, i32 0.00641683, i7 37, i32 0.0878353, i7 38, i32 0.131386, i7 39, i32 0.0131433, i7 40, i32 -0.0578914, i7 41, i32 -0.0877148, i7 42, i32 -0.0123789, i7 43, i32 0.117177, i7 44, i32 -0.118788, i7 45, i32 0.00655055, i7 46, i32 0.0121496, i7 47, i32 0.0850484, i7 48, i32 -0.00208018, i7 49, i32 0.0102592, i7 50, i32 0.0892246, i7 51, i32 0.00641581, i7 52, i32 0.0016607, i7 53, i32 0.134831, i7 54, i32 -0.0302118, i7 55, i32 0.024741, i7 56, i32 0.0431704, i7 57, i32 0.0477121, i7 58, i32 -0.0494198, i7 59, i32 0.0111235, i7 60, i32 0.00562652, i7 61, i32 0.0306739, i7 62, i32 0.0178868, i7 63, i32 0.0116096, i7 64, i32 -0.000984259, i7 65, i32 0.00189956, i7 66, i32 0.0768978, i7 67, i32 -0.00274584, i7 68, i32 -0.0841837, i7 69, i32 0.100193, i7 70, i32 -0.0801593, i7 71, i32 -0.019366, i7 72, i32 -0.00818014, i7 73, i32 0.0656992, i7 74, i32 -0.0194864, i7 75, i32 -0.0221959, i7 76, i32 -0.00294933, i7 77, i32 0.0333715, i7 78, i32 0.0732145, i7 79, i32 0.0119142, i7 80, i32 0.0115771, i7 81, i32 -0.0378561, i7 82, i32 -0.0397311, i7 83, i32 -0.109714, i7 84, i32 -0.0143835, i7 85, i32 -0.0196561, i7 86, i32 -0.0455823, i7 87, i32 0.00412291, i7 88, i32 0.0664473, i7 89, i32 0.0727335, i7 90, i32 0.0714581, i7 91, i32 -0.0808702, i7 92, i32 -0.0861349, i7 93, i32 -0.00196038, i7 94, i32 -0.0372079, i7 95, i32 0.0171853, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 464 'sparsemux' 'tmp_26' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (1.18ns)   --->   "%tmp_27 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0598645, i7 1, i32 0.123003, i7 2, i32 -0.0356878, i7 3, i32 -0.0175085, i7 4, i32 0.0771714, i7 5, i32 -0.139977, i7 6, i32 0.0470576, i7 7, i32 0.0514778, i7 8, i32 0.0401725, i7 9, i32 -0.175578, i7 10, i32 -0.00896669, i7 11, i32 -0.0254547, i7 12, i32 0.0521879, i7 13, i32 -0.00523329, i7 14, i32 -0.0225285, i7 15, i32 0.0175673, i7 16, i32 0.0544194, i7 17, i32 0.0265444, i7 18, i32 -0.0412315, i7 19, i32 0.0585014, i7 20, i32 0.0571805, i7 21, i32 0.117174, i7 22, i32 -0.124525, i7 23, i32 0.0886226, i7 24, i32 -0.00858434, i7 25, i32 -0.00197804, i7 26, i32 -0.00371338, i7 27, i32 -0.054482, i7 28, i32 -0.0873921, i7 29, i32 0.0719363, i7 30, i32 -0.0123235, i7 31, i32 -0.137243, i7 32, i32 -0.0973812, i7 33, i32 0.00604855, i7 34, i32 0.0657067, i7 35, i32 -0.119229, i7 36, i32 0.0351475, i7 37, i32 0.0641012, i7 38, i32 0.0778852, i7 39, i32 0.0175784, i7 40, i32 -0.0584749, i7 41, i32 -0.0960373, i7 42, i32 -0.0176475, i7 43, i32 0.0521349, i7 44, i32 -0.103327, i7 45, i32 0.00342379, i7 46, i32 0.0183752, i7 47, i32 -0.107089, i7 48, i32 -0.00356028, i7 49, i32 0.0202169, i7 50, i32 0.0855225, i7 51, i32 0.0120594, i7 52, i32 -0.000136298, i7 53, i32 -0.0636287, i7 54, i32 -0.0166755, i7 55, i32 0.0145993, i7 56, i32 0.0601887, i7 57, i32 0.0449286, i7 58, i32 -0.0232603, i7 59, i32 0.0238472, i7 60, i32 0.0201615, i7 61, i32 -0.0130443, i7 62, i32 0.0258926, i7 63, i32 0.0103228, i7 64, i32 -0.00261738, i7 65, i32 -0.00915031, i7 66, i32 0.0899887, i7 67, i32 -0.0141765, i7 68, i32 -0.0977905, i7 69, i32 0.0746441, i7 70, i32 -0.0386483, i7 71, i32 -0.0161517, i7 72, i32 -0.0110901, i7 73, i32 0.0660383, i7 74, i32 0.0280923, i7 75, i32 -0.0251939, i7 76, i32 0.0107985, i7 77, i32 0.0203109, i7 78, i32 0.0813488, i7 79, i32 -0.00299846, i7 80, i32 0.0167975, i7 81, i32 -0.032789, i7 82, i32 -0.0305389, i7 83, i32 -0.1107, i7 84, i32 -0.0147196, i7 85, i32 -0.0152101, i7 86, i32 -0.0262952, i7 87, i32 -0.00862685, i7 88, i32 0.0300079, i7 89, i32 0.0642165, i7 90, i32 0.0467588, i7 91, i32 -0.0959643, i7 92, i32 0.041914, i7 93, i32 0.0123959, i7 94, i32 -0.0279528, i7 95, i32 0.00616968, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 465 'sparsemux' 'tmp_27' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (1.18ns)   --->   "%tmp_28 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0994792, i7 1, i32 0.115313, i7 2, i32 -0.0193631, i7 3, i32 -0.0414131, i7 4, i32 0.151762, i7 5, i32 -0.165102, i7 6, i32 0.053275, i7 7, i32 0.0432144, i7 8, i32 0.0298896, i7 9, i32 0.258499, i7 10, i32 -0.00637389, i7 11, i32 -0.0241202, i7 12, i32 0.0300878, i7 13, i32 0.00712578, i7 14, i32 -0.0295888, i7 15, i32 -0.00145382, i7 16, i32 0.10304, i7 17, i32 0.0202699, i7 18, i32 -0.0424441, i7 19, i32 0.0231405, i7 20, i32 0.0593138, i7 21, i32 -0.144171, i7 22, i32 -0.134914, i7 23, i32 -0.0720555, i7 24, i32 -0.00160335, i7 25, i32 0.019495, i7 26, i32 0.0375404, i7 27, i32 -0.00328772, i7 28, i32 -0.0791318, i7 29, i32 0.0465255, i7 30, i32 -0.0851532, i7 31, i32 0.00538735, i7 32, i32 -0.0952527, i7 33, i32 0.0110187, i7 34, i32 0.0804758, i7 35, i32 -0.103063, i7 36, i32 0.0591799, i7 37, i32 -0.0647037, i7 38, i32 0.0390345, i7 39, i32 0.0210813, i7 40, i32 0.0216019, i7 41, i32 0.0641572, i7 42, i32 -0.00693046, i7 43, i32 0.0130932, i7 44, i32 -0.0925538, i7 45, i32 -0.00218412, i7 46, i32 0.0212579, i7 47, i32 0.0708735, i7 48, i32 0.00216932, i7 49, i32 0.0190627, i7 50, i32 0.0519823, i7 51, i32 0.00936321, i7 52, i32 0.0238704, i7 53, i32 -0.237609, i7 54, i32 -0.00390662, i7 55, i32 0.00320479, i7 56, i32 0.069992, i7 57, i32 0.0418981, i7 58, i32 0.0102941, i7 59, i32 0.0293606, i7 60, i32 0.0315488, i7 61, i32 -0.0349424, i7 62, i32 0.0224347, i7 63, i32 0.0150216, i7 64, i32 -0.00128109, i7 65, i32 -0.00315246, i7 66, i32 0.0872942, i7 67, i32 -0.0206008, i7 68, i32 -0.103081, i7 69, i32 0.0429766, i7 70, i32 -0.00434659, i7 71, i32 -0.0151076, i7 72, i32 -0.0221415, i7 73, i32 0.0593078, i7 74, i32 0.0681835, i7 75, i32 -0.0254809, i7 76, i32 0.005774, i7 77, i32 0.00393194, i7 78, i32 0.0868256, i7 79, i32 0.0286317, i7 80, i32 0.000975609, i7 81, i32 -0.0337828, i7 82, i32 -0.0258884, i7 83, i32 -0.0906833, i7 84, i32 -0.0161581, i7 85, i32 -0.0235193, i7 86, i32 0.0467708, i7 87, i32 -0.0140326, i7 88, i32 -0.0432671, i7 89, i32 0.0515109, i7 90, i32 0.0190887, i7 91, i32 -0.0961946, i7 92, i32 0.0486959, i7 93, i32 0.0280207, i7 94, i32 -0.00860999, i7 95, i32 -0.0155549, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 466 'sparsemux' 'tmp_28' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (1.18ns)   --->   "%tmp_29 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0940724, i7 1, i32 0.0827502, i7 2, i32 0.00028092, i7 3, i32 -0.0675139, i7 4, i32 0.152423, i7 5, i32 -0.169312, i7 6, i32 0.0603106, i7 7, i32 0.0253499, i7 8, i32 -0.0119479, i7 9, i32 -0.0529867, i7 10, i32 -0.0116776, i7 11, i32 0.0488716, i7 12, i32 0.00335217, i7 13, i32 0.0131889, i7 14, i32 -0.0223376, i7 15, i32 -0.00490903, i7 16, i32 -0.113177, i7 17, i32 0.00787815, i7 18, i32 0.0125342, i7 19, i32 -0.0054038, i7 20, i32 0.0726401, i7 21, i32 0.0615283, i7 22, i32 -0.0826772, i7 23, i32 -0.0215315, i7 24, i32 -0.00351806, i7 25, i32 0.0183728, i7 26, i32 0.066848, i7 27, i32 0.109891, i7 28, i32 -0.0389959, i7 29, i32 0.015815, i7 30, i32 -0.115031, i7 31, i32 0.0431057, i7 32, i32 -0.0753135, i7 33, i32 0.0224862, i7 34, i32 0.0864957, i7 35, i32 -0.0895445, i7 36, i32 -0.00571828, i7 37, i32 -0.0766336, i7 38, i32 0.0160222, i7 39, i32 0.0109775, i7 40, i32 0.0583606, i7 41, i32 0.0846048, i7 42, i32 0.0183669, i7 43, i32 -0.0617106, i7 44, i32 -0.070714, i7 45, i32 -0.0101174, i7 46, i32 0.0187597, i7 47, i32 -0.00861146, i7 48, i32 0.00904239, i7 49, i32 0.00366209, i7 50, i32 0.0134198, i7 51, i32 0.000440015, i7 52, i32 -0.0113767, i7 53, i32 -0.15646, i7 54, i32 0.00482204, i7 55, i32 -0.00232906, i7 56, i32 0.0672724, i7 57, i32 0.0441217, i7 58, i32 0.0398581, i7 59, i32 0.0248775, i7 60, i32 0.0395065, i7 61, i32 0.00947064, i7 62, i32 0.0188464, i7 63, i32 0.00640371, i7 64, i32 0.00211357, i7 65, i32 -0.00281649, i7 66, i32 0.076601, i7 67, i32 0.000844272, i7 68, i32 -0.100603, i7 69, i32 0.0122298, i7 70, i32 0.0161788, i7 71, i32 -0.012316, i7 72, i32 -0.0302574, i7 73, i32 0.0491589, i7 74, i32 0.0916606, i7 75, i32 -0.0235342, i7 76, i32 0.00904444, i7 77, i32 -0.0294792, i7 78, i32 0.0628287, i7 79, i32 -0.0273031, i7 80, i32 -0.022947, i7 81, i32 -0.0176059, i7 82, i32 -0.0233526, i7 83, i32 -0.0513996, i7 84, i32 -0.0128968, i7 85, i32 -0.0196354, i7 86, i32 0.120763, i7 87, i32 -0.0196877, i7 88, i32 -0.090471, i7 89, i32 0.0379568, i7 90, i32 0.00936132, i7 91, i32 -0.0893602, i7 92, i32 -0.0895876, i7 93, i32 0.021434, i7 94, i32 0.00127251, i7 95, i32 -0.0302039, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 467 'sparsemux' 'tmp_29' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (1.18ns)   --->   "%tmp_30 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0651426, i7 1, i32 0.0480224, i7 2, i32 0.00491161, i7 3, i32 -0.0817989, i7 4, i32 0.072399, i7 5, i32 -0.138981, i7 6, i32 0.0398222, i7 7, i32 -0.0128716, i7 8, i32 -0.0417955, i7 9, i32 -0.193171, i7 10, i32 -0.0107137, i7 11, i32 -0.0157104, i7 12, i32 -0.0178706, i7 13, i32 -0.00156118, i7 14, i32 -0.0102758, i7 15, i32 0.000731475, i7 16, i32 -0.0477905, i7 17, i32 0.00121547, i7 18, i32 0.00539315, i7 19, i32 -0.0408162, i7 20, i32 0.051318, i7 21, i32 0.0218409, i7 22, i32 -0.0052138, i7 23, i32 -0.0190348, i7 24, i32 -0.00852236, i7 25, i32 0.029668, i7 26, i32 0.0615131, i7 27, i32 0.142329, i7 28, i32 0.0278626, i7 29, i32 -0.00454412, i7 30, i32 -0.0979839, i7 31, i32 0.0798109, i7 32, i32 -0.0494173, i7 33, i32 0.0230537, i7 34, i32 0.0570879, i7 35, i32 -0.0625537, i7 36, i32 -0.0130745, i7 37, i32 0.00688398, i7 38, i32 0.0146315, i7 39, i32 -0.0025773, i7 40, i32 0.0138722, i7 41, i32 -0.0240055, i7 42, i32 0.0157998, i7 43, i32 -0.0811189, i7 44, i32 -0.0469209, i7 45, i32 -0.0106653, i7 46, i32 -0.00379293, i7 47, i32 -0.0415461, i7 48, i32 0.0084537, i7 49, i32 -0.00936431, i7 50, i32 -0.023004, i7 51, i32 0.000973541, i7 52, i32 -0.0166305, i7 53, i32 0.060841, i7 54, i32 0.00304685, i7 55, i32 0.000126694, i7 56, i32 0.0482241, i7 57, i32 0.033643, i7 58, i32 0.081455, i7 59, i32 0.0216718, i7 60, i32 0.0440416, i7 61, i32 -0.00885152, i7 62, i32 0.0309962, i7 63, i32 -0.0183379, i7 64, i32 -0.00126331, i7 65, i32 0.00987538, i7 66, i32 0.0617088, i7 67, i32 0.0160981, i7 68, i32 -0.0842882, i7 69, i32 -0.0181986, i7 70, i32 0.0300606, i7 71, i32 -0.0116399, i7 72, i32 -0.0385329, i7 73, i32 0.0336043, i7 74, i32 0.0865962, i7 75, i32 -0.0123779, i7 76, i32 -0.00292896, i7 77, i32 -0.0491069, i7 78, i32 0.0493377, i7 79, i32 0.0133869, i7 80, i32 -0.0215308, i7 81, i32 0.00284144, i7 82, i32 -0.0250161, i7 83, i32 -0.0275003, i7 84, i32 -0.0137113, i7 85, i32 -0.0194665, i7 86, i32 0.0999014, i7 87, i32 -0.0234937, i7 88, i32 -0.0879663, i7 89, i32 0.018609, i7 90, i32 0.00160441, i7 91, i32 -0.0725316, i7 92, i32 0.0678134, i7 93, i32 0.0162209, i7 94, i32 0.00418714, i7 95, i32 -0.037791, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 468 'sparsemux' 'tmp_30' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (1.18ns)   --->   "%tmp_31 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0269849, i7 1, i32 0.0212725, i7 2, i32 0.00401318, i7 3, i32 -0.0721257, i7 4, i32 -0.0357587, i7 5, i32 -0.0999953, i7 6, i32 0.0290978, i7 7, i32 -0.020112, i7 8, i32 -0.0338631, i7 9, i32 0.203468, i7 10, i32 -0.00843489, i7 11, i32 -0.0144734, i7 12, i32 -0.0263923, i7 13, i32 -0.0176671, i7 14, i32 0.00488537, i7 15, i32 0.00521885, i7 16, i32 0.0899881, i7 17, i32 0.00714545, i7 18, i32 -0.00972594, i7 19, i32 -0.0272905, i7 20, i32 -0.0252951, i7 21, i32 -0.047215, i7 22, i32 0.0259563, i7 23, i32 0.0152242, i7 24, i32 -0.00257786, i7 25, i32 0.0288786, i7 26, i32 0.0476055, i7 27, i32 0.018327, i7 28, i32 0.060588, i7 29, i32 -0.00301199, i7 30, i32 -0.0519674, i7 31, i32 -0.010933, i7 32, i32 -0.0232327, i7 33, i32 0.00332965, i7 34, i32 0.0329944, i7 35, i32 -0.038862, i7 36, i32 0.0116976, i7 37, i32 0.0438553, i7 38, i32 0.00899474, i7 39, i32 -0.00424509, i7 40, i32 -0.0196136, i7 41, i32 -0.040576, i7 42, i32 0.0125378, i7 43, i32 0.00995848, i7 44, i32 -0.0213837, i7 45, i32 -0.000110767, i7 46, i32 -0.0266634, i7 47, i32 0.0409638, i7 48, i32 0.00972077, i7 49, i32 -0.00119535, i7 50, i32 -0.0255449, i7 51, i32 0.00501346, i7 52, i32 0.00483934, i7 53, i32 0.114844, i7 54, i32 0.00285853, i7 55, i32 0.00689591, i7 56, i32 0.0342485, i7 57, i32 0.0217477, i7 58, i32 0.100347, i7 59, i32 0.0188355, i7 60, i32 0.048877, i7 61, i32 0.00914361, i7 62, i32 0.0340315, i7 63, i32 -0.0183414, i7 64, i32 -0.00346892, i7 65, i32 0.0159428, i7 66, i32 0.0478519, i7 67, i32 0.0102035, i7 68, i32 -0.0640322, i7 69, i32 -0.0341993, i7 70, i32 0.0348203, i7 71, i32 -0.00641195, i7 72, i32 -0.0398942, i7 73, i32 0.0121799, i7 74, i32 0.0706937, i7 75, i32 -0.008461, i7 76, i32 -0.00160288, i7 77, i32 -0.0512118, i7 78, i32 0.0355456, i7 79, i32 -0.00418198, i7 80, i32 -0.0235538, i7 81, i32 0.0302443, i7 82, i32 -0.0277572, i7 83, i32 -0.0136553, i7 84, i32 -0.0158129, i7 85, i32 -0.0128843, i7 86, i32 0.0154801, i7 87, i32 -0.0281388, i7 88, i32 -0.0545176, i7 89, i32 0.00784347, i7 90, i32 -0.00369131, i7 91, i32 -0.0499543, i7 92, i32 -0.0305555, i7 93, i32 0.0094904, i7 94, i32 0.0044024, i7 95, i32 -0.0450341, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 469 'sparsemux' 'tmp_31' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (1.18ns)   --->   "%tmp_32 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0114042, i7 1, i32 0.00936782, i7 2, i32 0.0117557, i7 3, i32 -0.0734257, i7 4, i32 -0.091309, i7 5, i32 -0.0678249, i7 6, i32 0.00550084, i7 7, i32 -0.0201634, i7 8, i32 -0.034117, i7 9, i32 -0.0682681, i7 10, i32 -0.00938387, i7 11, i32 0.00202958, i7 12, i32 -0.0279113, i7 13, i32 -3.19617e-05, i7 14, i32 0.013367, i7 15, i32 -0.0112667, i7 16, i32 -0.0128767, i7 17, i32 0.0107134, i7 18, i32 0.00393742, i7 19, i32 0.0232506, i7 20, i32 -0.0287346, i7 21, i32 0.0186145, i7 22, i32 0.0257432, i7 23, i32 0.0112103, i7 24, i32 -0.00241882, i7 25, i32 0.0192558, i7 26, i32 0.0435264, i7 27, i32 -0.0909633, i7 28, i32 0.0473144, i7 29, i32 0.00257493, i7 30, i32 0.0103205, i7 31, i32 -0.0344607, i7 32, i32 -0.0246947, i7 33, i32 -0.00967189, i7 34, i32 0.016453, i7 35, i32 -0.0158855, i7 36, i32 -0.00755244, i7 37, i32 -0.00454499, i7 38, i32 0.00730757, i7 39, i32 -0.032685, i7 40, i32 0.00281366, i7 41, i32 0.00555443, i7 42, i32 0.0329613, i7 43, i32 0.0470474, i7 44, i32 -0.00374415, i7 45, i32 0.00963458, i7 46, i32 -0.0348025, i7 47, i32 -0.0133713, i7 48, i32 0.000273831, i7 49, i32 -0.00273431, i7 50, i32 0.00227124, i7 51, i32 0.0097228, i7 52, i32 -0.0109574, i7 53, i32 -0.00419053, i7 54, i32 0.00427213, i7 55, i32 0.0177247, i7 56, i32 0.0198213, i7 57, i32 0.0225684, i7 58, i32 0.103646, i7 59, i32 0.0178295, i7 60, i32 0.0445502, i7 61, i32 0.00591066, i7 62, i32 0.0285353, i7 63, i32 -0.0180049, i7 64, i32 -0.00285511, i7 65, i32 0.0157846, i7 66, i32 0.0490827, i7 67, i32 0.00917873, i7 68, i32 -0.0677793, i7 69, i32 -0.0503072, i7 70, i32 0.041041, i7 71, i32 -0.00508574, i7 72, i32 -0.054127, i7 73, i32 0.00363475, i7 74, i32 0.0499389, i7 75, i32 0.00548015, i7 76, i32 0.00982641, i7 77, i32 -0.0491137, i7 78, i32 0.0366788, i7 79, i32 0.00513784, i7 80, i32 -0.00967985, i7 81, i32 0.0447873, i7 82, i32 -0.0231801, i7 83, i32 0.00923374, i7 84, i32 -0.0219537, i7 85, i32 -0.0122412, i7 86, i32 -0.0732671, i7 87, i32 -0.0306486, i7 88, i32 -0.0239349, i7 89, i32 0.0150032, i7 90, i32 0.00382287, i7 91, i32 -0.0428896, i7 92, i32 -0.000632261, i7 93, i32 -0.00345961, i7 94, i32 0.0138145, i7 95, i32 -0.0434639, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 470 'sparsemux' 'tmp_32' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (1.18ns)   --->   "%tmp_33 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 5.33414e-05, i7 1, i32 -0.0390436, i7 2, i32 -0.0483535, i7 3, i32 0.0830529, i7 4, i32 -0.00846104, i7 5, i32 -0.0332077, i7 6, i32 0.0375519, i7 7, i32 0.0362022, i7 8, i32 -0.0284768, i7 9, i32 -0.01594, i7 10, i32 -0.0105265, i7 11, i32 -0.0137565, i7 12, i32 0.0130126, i7 13, i32 0.0269789, i7 14, i32 -0.00155242, i7 15, i32 -0.0150418, i7 16, i32 0.0095093, i7 17, i32 -0.0358862, i7 18, i32 0.0385315, i7 19, i32 -0.0336445, i7 20, i32 -0.0520511, i7 21, i32 0.0206648, i7 22, i32 0.0104679, i7 23, i32 -0.0369922, i7 24, i32 0.0172207, i7 25, i32 -0.00793276, i7 26, i32 -0.0718251, i7 27, i32 0.00635824, i7 28, i32 0.0380958, i7 29, i32 -0.0106549, i7 30, i32 0.0577963, i7 31, i32 -0.077486, i7 32, i32 -0.00456189, i7 33, i32 -0.0508548, i7 34, i32 -0.11953, i7 35, i32 0.0736919, i7 36, i32 0.029481, i7 37, i32 0.0126287, i7 38, i32 -0.0340712, i7 39, i32 0.00213379, i7 40, i32 -0.0104277, i7 41, i32 -0.00787267, i7 42, i32 -0.0137256, i7 43, i32 -0.00130086, i7 44, i32 -0.041623, i7 45, i32 -0.0163945, i7 46, i32 0.00294516, i7 47, i32 0.00523141, i7 48, i32 0.00537844, i7 49, i32 -0.029666, i7 50, i32 -0.000768208, i7 51, i32 -0.00232898, i7 52, i32 -0.000736937, i7 53, i32 -0.0483341, i7 54, i32 0.0315331, i7 55, i32 0.0387623, i7 56, i32 0.00324966, i7 57, i32 0.0412578, i7 58, i32 -0.0520057, i7 59, i32 -0.00650256, i7 60, i32 -0.0197334, i7 61, i32 -0.00236957, i7 62, i32 0.0100441, i7 63, i32 -0.00479223, i7 64, i32 -0.011011, i7 65, i32 0.0170464, i7 66, i32 -0.0467078, i7 67, i32 -0.0137785, i7 68, i32 0.0250953, i7 69, i32 0.114883, i7 70, i32 -0.10209, i7 71, i32 -0.0144442, i7 72, i32 0.0417969, i7 73, i32 0.0227909, i7 74, i32 -0.0753028, i7 75, i32 -0.0399318, i7 76, i32 0.0115137, i7 77, i32 0.0451013, i7 78, i32 0.00639376, i7 79, i32 0.0399442, i7 80, i32 0.00674983, i7 81, i32 -0.00820599, i7 82, i32 -0.0412236, i7 83, i32 0.00318996, i7 84, i32 -0.0310722, i7 85, i32 -0.0231423, i7 86, i32 -0.00200453, i7 87, i32 0.0238965, i7 88, i32 0.00355975, i7 89, i32 0.0174467, i7 90, i32 -0.140817, i7 91, i32 -0.00322738, i7 92, i32 -0.0175491, i7 93, i32 -0.00427012, i7 94, i32 -0.0564274, i7 95, i32 0.0419373, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 471 'sparsemux' 'tmp_33' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (1.18ns)   --->   "%tmp_34 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0217073, i7 1, i32 -0.00943218, i7 2, i32 -0.0240986, i7 3, i32 0.0707227, i7 4, i32 -0.0355312, i7 5, i32 -0.0583219, i7 6, i32 0.0249641, i7 7, i32 -0.0641847, i7 8, i32 -0.0186137, i7 9, i32 0.0393311, i7 10, i32 -0.00894762, i7 11, i32 0.0711187, i7 12, i32 0.0308708, i7 13, i32 0.0274521, i7 14, i32 0.0195358, i7 15, i32 0.0054606, i7 16, i32 0.0104356, i7 17, i32 -0.0270159, i7 18, i32 0.0579088, i7 19, i32 -0.0263611, i7 20, i32 -0.0254669, i7 21, i32 -0.0615266, i7 22, i32 0.0285286, i7 23, i32 0.0997412, i7 24, i32 0.00512136, i7 25, i32 -0.00427016, i7 26, i32 -0.057577, i7 27, i32 0.0210553, i7 28, i32 0.0595577, i7 29, i32 0.0156847, i7 30, i32 0.098644, i7 31, i32 0.00496745, i7 32, i32 -0.0263503, i7 33, i32 -0.0340801, i7 34, i32 -0.121098, i7 35, i32 0.0574216, i7 36, i32 0.0532192, i7 37, i32 -0.0580931, i7 38, i32 -0.0352854, i7 39, i32 -0.00106411, i7 40, i32 0.00111681, i7 41, i32 0.0564326, i7 42, i32 0.0151268, i7 43, i32 -0.0843327, i7 44, i32 -0.0548696, i7 45, i32 -0.00821797, i7 46, i32 -0.00519289, i7 47, i32 -0.0143753, i7 48, i32 0.00526516, i7 49, i32 -0.0166705, i7 50, i32 0.00123358, i7 51, i32 -0.00373871, i7 52, i32 0.00211824, i7 53, i32 0.0137422, i7 54, i32 0.00394029, i7 55, i32 0.0353482, i7 56, i32 0.00815855, i7 57, i32 0.0360103, i7 58, i32 -0.0444152, i7 59, i32 -0.00460986, i7 60, i32 -0.0241211, i7 61, i32 -0.00461414, i7 62, i32 0.00511386, i7 63, i32 -0.00152279, i7 64, i32 -0.00284868, i7 65, i32 0.0192001, i7 66, i32 -0.0324051, i7 67, i32 -0.012566, i7 68, i32 0.0073821, i7 69, i32 0.11083, i7 70, i32 -0.124453, i7 71, i32 -0.012849, i7 72, i32 0.0135006, i7 73, i32 0.0361893, i7 74, i32 -0.0942797, i7 75, i32 -0.0264592, i7 76, i32 0.00318812, i7 77, i32 0.0423008, i7 78, i32 0.0135218, i7 79, i32 0.00514916, i7 80, i32 0.0111457, i7 81, i32 -0.00927526, i7 82, i32 -0.0391594, i7 83, i32 -0.0465663, i7 84, i32 -0.0187948, i7 85, i32 -0.0279551, i7 86, i32 -0.000799679, i7 87, i32 0.0392628, i7 88, i32 0.00859159, i7 89, i32 0.0327475, i7 90, i32 -0.074931, i7 91, i32 -0.0210304, i7 92, i32 -0.0122505, i7 93, i32 -0.00399877, i7 94, i32 -0.0477606, i7 95, i32 0.0408212, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 472 'sparsemux' 'tmp_34' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (1.18ns)   --->   "%tmp_35 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0431148, i7 1, i32 0.0725216, i7 2, i32 -0.0506697, i7 3, i32 0.0819119, i7 4, i32 -0.0626394, i7 5, i32 -0.0884002, i7 6, i32 0.0287361, i7 7, i32 -0.078997, i7 8, i32 -0.00453373, i7 9, i32 -0.0288713, i7 10, i32 -0.00672223, i7 11, i32 -0.0918673, i7 12, i32 0.0317252, i7 13, i32 -0.0318034, i7 14, i32 0.0449905, i7 15, i32 0.0173063, i7 16, i32 0.00136886, i7 17, i32 -0.039773, i7 18, i32 -0.154131, i7 19, i32 0.0053216, i7 20, i32 0.0838056, i7 21, i32 0.0920393, i7 22, i32 0.0620679, i7 23, i32 0.0770461, i7 24, i32 0.00228584, i7 25, i32 -0.0254231, i7 26, i32 -0.051088, i7 27, i32 0.012528, i7 28, i32 0.0306964, i7 29, i32 0.038811, i7 30, i32 0.114859, i7 31, i32 0.149005, i7 32, i32 -0.0519448, i7 33, i32 -0.0231575, i7 34, i32 -0.0700811, i7 35, i32 0.0589233, i7 36, i32 -0.0374964, i7 37, i32 -0.0355887, i7 38, i32 -0.0320256, i7 39, i32 -0.00591148, i7 40, i32 0.0395527, i7 41, i32 -0.00878367, i7 42, i32 0.0129212, i7 43, i32 -0.0709359, i7 44, i32 -0.079, i7 45, i32 0.000254101, i7 46, i32 0.00447342, i7 47, i32 0.0333633, i7 48, i32 -0.0030971, i7 49, i32 0.00754302, i7 50, i32 0.00623264, i7 51, i32 -0.00156621, i7 52, i32 -0.00979347, i7 53, i32 0.128415, i7 54, i32 -0.0179049, i7 55, i32 0.0329083, i7 56, i32 0.0186242, i7 57, i32 0.0436679, i7 58, i32 -0.0676956, i7 59, i32 -0.00296371, i7 60, i32 -0.0148943, i7 61, i32 0.00740767, i7 62, i32 -0.00332841, i7 63, i32 -0.00115009, i7 64, i32 -0.0022563, i7 65, i32 0.016253, i7 66, i32 -0.00633413, i7 67, i32 -0.0103133, i7 68, i32 -0.0154169, i7 69, i32 0.118374, i7 70, i32 -0.128782, i7 71, i32 -0.0156435, i7 72, i32 -0.00333868, i7 73, i32 0.0430617, i7 74, i32 -0.0950284, i7 75, i32 -0.0322641, i7 76, i32 0.0012847, i7 77, i32 0.0464851, i7 78, i32 0.0235185, i7 79, i32 -0.101994, i7 80, i32 0.00587865, i7 81, i32 -0.0277316, i7 82, i32 -0.0478421, i7 83, i32 -0.0752041, i7 84, i32 -0.0157043, i7 85, i32 -0.0235963, i7 86, i32 -0.0202832, i7 87, i32 0.0424104, i7 88, i32 0.0315752, i7 89, i32 0.0497176, i7 90, i32 0.0124459, i7 91, i32 -0.0368794, i7 92, i32 0.0498559, i7 93, i32 -0.00303818, i7 94, i32 -0.0557619, i7 95, i32 0.0395698, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 473 'sparsemux' 'tmp_35' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (1.18ns)   --->   "%tmp_36 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0752114, i7 1, i32 0.158145, i7 2, i32 -0.0410042, i7 3, i32 0.0691767, i7 4, i32 -0.106466, i7 5, i32 -0.109838, i7 6, i32 0.0162875, i7 7, i32 -0.0250195, i7 8, i32 0.0225893, i7 9, i32 -0.0509902, i7 10, i32 -0.0117308, i7 11, i32 -0.0173921, i7 12, i32 0.0281026, i7 13, i32 -0.0391753, i7 14, i32 0.03137, i7 15, i32 0.0460061, i7 16, i32 -0.0200905, i7 17, i32 -0.0263656, i7 18, i32 -0.0238661, i7 19, i32 0.0291938, i7 20, i32 0.141626, i7 21, i32 -0.0655686, i7 22, i32 0.116686, i7 23, i32 -0.215642, i7 24, i32 0.000198991, i7 25, i32 -0.0214135, i7 26, i32 -0.0460524, i7 27, i32 -0.00135358, i7 28, i32 0.00572303, i7 29, i32 0.0589087, i7 30, i32 0.047675, i7 31, i32 0.113421, i7 32, i32 -0.0670342, i7 33, i32 -0.0106046, i7 34, i32 -0.0143466, i7 35, i32 0.0685037, i7 36, i32 -0.0789118, i7 37, i32 0.0825729, i7 38, i32 0.0214619, i7 39, i32 0.000265407, i7 40, i32 0.0602572, i7 41, i32 -0.091029, i7 42, i32 0.00107021, i7 43, i32 0.077522, i7 44, i32 -0.105293, i7 45, i32 -0.00454649, i7 46, i32 0.00634521, i7 47, i32 -0.0729036, i7 48, i32 -0.00860407, i7 49, i32 0.00299011, i7 50, i32 0.0420225, i7 51, i32 0.00862491, i7 52, i32 -0.0117095, i7 53, i32 0.128867, i7 54, i32 -0.0289689, i7 55, i32 0.0258578, i7 56, i32 0.0382151, i7 57, i32 0.0429369, i7 58, i32 -0.0750749, i7 59, i32 0.00619247, i7 60, i32 -0.0123944, i7 61, i32 0.020801, i7 62, i32 -0.00825328, i7 63, i32 0.0109029, i7 64, i32 0.00203919, i7 65, i32 -0.00260817, i7 66, i32 0.037394, i7 67, i32 -0.0128466, i7 68, i32 -0.0407058, i7 69, i32 0.110812, i7 70, i32 -0.110072, i7 71, i32 -0.0113287, i7 72, i32 -0.00929945, i7 73, i32 0.0495873, i7 74, i32 -0.0608532, i7 75, i32 -0.024686, i7 76, i32 0.00431457, i7 77, i32 0.047867, i7 78, i32 0.0338096, i7 79, i32 0.116582, i7 80, i32 -0.0122184, i7 81, i32 -0.0413496, i7 82, i32 -0.0443919, i7 83, i32 -0.126742, i7 84, i32 -0.021269, i7 85, i32 -0.0271658, i7 86, i32 -0.0338389, i7 87, i32 0.032391, i7 88, i32 0.0739965, i7 89, i32 0.0625317, i7 90, i32 0.0580063, i7 91, i32 -0.0495517, i7 92, i32 -0.0187228, i7 93, i32 0.00243816, i7 94, i32 -0.0425756, i7 95, i32 0.03622, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 474 'sparsemux' 'tmp_36' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (1.18ns)   --->   "%tmp_37 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.101463, i7 1, i32 0.19644, i7 2, i32 -0.0323726, i7 3, i32 0.0218014, i7 4, i32 -0.11331, i7 5, i32 -0.130338, i7 6, i32 0.0218614, i7 7, i32 0.0631041, i7 8, i32 0.0390749, i7 9, i32 0.190685, i7 10, i32 -0.00951971, i7 11, i32 0.116834, i7 12, i32 0.00669641, i7 13, i32 0.000490607, i7 14, i32 0.00213978, i7 15, i32 0.0391677, i7 16, i32 -0.0679816, i7 17, i32 0.00254359, i7 18, i32 0.132099, i7 19, i32 0.0719547, i7 20, i32 0.0889146, i7 21, i32 -0.0326261, i7 22, i32 0.139643, i7 23, i32 -0.0230305, i7 24, i32 -0.0051857, i7 25, i32 -0.00181072, i7 26, i32 -0.0261349, i7 27, i32 -0.0286969, i7 28, i32 -0.0335808, i7 29, i32 0.0746431, i7 30, i32 -0.0491661, i7 31, i32 -0.106378, i7 32, i32 -0.0827527, i7 33, i32 0.00302523, i7 34, i32 0.0378897, i7 35, i32 0.080211, i7 36, i32 -0.0177823, i7 37, i32 0.100963, i7 38, i32 0.0933802, i7 39, i32 -0.0060022, i7 40, i32 -0.0403914, i7 41, i32 -0.0436152, i7 42, i32 -0.00863694, i7 43, i32 0.12329, i7 44, i32 -0.100776, i7 45, i32 0.00699596, i7 46, i32 0.00562911, i7 47, i32 0.124594, i7 48, i32 -8.41197e-05, i7 49, i32 0.0105897, i7 50, i32 0.0817274, i7 51, i32 0.00869617, i7 52, i32 0.00469265, i7 53, i32 -0.00547012, i7 54, i32 -0.0409763, i7 55, i32 0.0146257, i7 56, i32 0.0530007, i7 57, i32 0.0451498, i7 58, i32 -0.0545475, i7 59, i32 0.0150612, i7 60, i32 0.00055584, i7 61, i32 0.0299551, i7 62, i32 -0.0167687, i7 63, i32 0.018162, i7 64, i32 -0.000579055, i7 65, i32 -0.0252075, i7 66, i32 0.0637742, i7 67, i32 -0.0074465, i7 68, i32 -0.07397, i7 69, i32 0.0895666, i7 70, i32 -0.065175, i7 71, i32 -0.0132028, i7 72, i32 -0.0152843, i7 73, i32 0.0530814, i7 74, i32 -0.00904322, i7 75, i32 -0.0225725, i7 76, i32 0.00812271, i7 77, i32 0.0427252, i7 78, i32 0.0452056, i7 79, i32 -0.030317, i7 80, i32 0.00291465, i7 81, i32 -0.0454295, i7 82, i32 -0.0329754, i7 83, i32 -0.164922, i7 84, i32 -0.0219324, i7 85, i32 -0.0260636, i7 86, i32 -0.0271298, i7 87, i32 0.00772641, i7 88, i32 0.114668, i7 89, i32 0.0719839, i7 90, i32 0.0683261, i7 91, i32 -0.0677383, i7 92, i32 -0.0537649, i7 93, i32 0.00874167, i7 94, i32 -0.0296745, i7 95, i32 0.0291996, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 475 'sparsemux' 'tmp_37' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (1.18ns)   --->   "%tmp_38 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0742385, i7 1, i32 0.156718, i7 2, i32 -0.0398321, i7 3, i32 -0.0202194, i7 4, i32 -0.0125861, i7 5, i32 -0.131891, i7 6, i32 0.025593, i7 7, i32 0.0571654, i7 8, i32 0.0448043, i7 9, i32 -0.187812, i7 10, i32 -0.0095069, i7 11, i32 -0.0742425, i7 12, i32 -0.0356349, i7 13, i32 -0.00313473, i7 14, i32 -0.0112628, i7 15, i32 0.0301978, i7 16, i32 0.108947, i7 17, i32 0.0151708, i7 18, i32 0.0182521, i7 19, i32 0.0457542, i7 20, i32 0.0285884, i7 21, i32 0.144881, i7 22, i32 0.0798989, i7 23, i32 0.159126, i7 24, i32 -0.00259383, i7 25, i32 0.0117519, i7 26, i32 0.0033577, i7 27, i32 -0.0946695, i7 28, i32 -0.0977944, i7 29, i32 0.0713798, i7 30, i32 -0.129987, i7 31, i32 -0.164159, i7 32, i32 -0.105445, i7 33, i32 0.0138732, i7 34, i32 0.0783254, i7 35, i32 0.0714099, i7 36, i32 0.0331718, i7 37, i32 -0.0659769, i7 38, i32 0.134355, i7 39, i32 0.000235634, i7 40, i32 -0.104926, i7 41, i32 0.0718382, i7 42, i32 -0.0313304, i7 43, i32 0.0563416, i7 44, i32 -0.081755, i7 45, i32 -0.00300955, i7 46, i32 0.00640955, i7 47, i32 -0.12968, i7 48, i32 0.00297864, i7 49, i32 0.0194585, i7 50, i32 0.0977734, i7 51, i32 0.0180395, i7 52, i32 0.00714146, i7 53, i32 -0.217266, i7 54, i32 -0.0268164, i7 55, i32 -0.0052588, i7 56, i32 0.0686851, i7 57, i32 0.0450556, i7 58, i32 -0.0244396, i7 59, i32 0.0208349, i7 60, i32 0.0128186, i7 61, i32 -0.0495236, i7 62, i32 -0.0164828, i7 63, i32 0.0338948, i7 64, i32 0.00215954, i7 65, i32 -0.0420236, i7 66, i32 0.0824921, i7 67, i32 -0.0278794, i7 68, i32 -0.0943796, i7 69, i32 0.0601433, i7 70, i32 -0.0205943, i7 71, i32 -0.00530896, i7 72, i32 -0.016957, i7 73, i32 0.0580553, i7 74, i32 0.0323551, i7 75, i32 -0.0266933, i7 76, i32 0.013732, i7 77, i32 0.0312326, i7 78, i32 0.0620201, i7 79, i32 -0.0167627, i7 80, i32 0.0181214, i7 81, i32 -0.043623, i7 82, i32 -0.0205414, i7 83, i32 -0.161703, i7 84, i32 -0.0206423, i7 85, i32 -0.0222044, i7 86, i32 0.011646, i7 87, i32 -0.0104101, i7 88, i32 0.113097, i7 89, i32 0.0605286, i7 90, i32 0.0430925, i7 91, i32 -0.0825023, i7 92, i32 0.110219, i7 93, i32 0.0197499, i7 94, i32 -0.00862819, i7 95, i32 0.0148636, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 476 'sparsemux' 'tmp_38' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (1.18ns)   --->   "%tmp_39 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00409321, i7 1, i32 0.0774437, i7 2, i32 -0.0205038, i7 3, i32 -0.0498169, i7 4, i32 0.120518, i7 5, i32 -0.119197, i7 6, i32 0.0279099, i7 7, i32 0.0323551, i7 8, i32 0.0383038, i7 9, i32 -0.0393291, i7 10, i32 -0.011404, i7 11, i32 -0.00687913, i7 12, i32 -0.0589672, i7 13, i32 -0.0105336, i7 14, i32 -0.0352256, i7 15, i32 0.00668216, i7 16, i32 0.059618, i7 17, i32 0.0224003, i7 18, i32 -0.0527259, i7 19, i32 -0.0140143, i7 20, i32 -0.0174694, i7 21, i32 -0.16844, i7 22, i32 -0.0300414, i7 23, i32 0.00179491, i7 24, i32 0.00117947, i7 25, i32 0.0235436, i7 26, i32 0.0407182, i7 27, i32 -0.115012, i7 28, i32 -0.0990668, i7 29, i32 0.0646795, i7 30, i32 -0.174992, i7 31, i32 0.0182472, i7 32, i32 -0.125256, i7 33, i32 0.021142, i7 34, i32 0.0881946, i7 35, i32 0.0728449, i7 36, i32 0.0747566, i7 37, i32 -0.144368, i7 38, i32 0.135126, i7 39, i32 0.0118652, i7 40, i32 -0.0214579, i7 41, i32 0.0783528, i7 42, i32 -0.0253854, i7 43, i32 0.00451926, i7 44, i32 -0.068763, i7 45, i32 -0.00136705, i7 46, i32 0.0146393, i7 47, i32 0.070772, i7 48, i32 0.0029871, i7 49, i32 0.00944143, i7 50, i32 0.0766131, i7 51, i32 0.00936406, i7 52, i32 0.0217484, i7 53, i32 -0.307877, i7 54, i32 -0.0111089, i7 55, i32 -0.0204917, i7 56, i32 0.0726476, i7 57, i32 0.0431145, i7 58, i32 0.0133096, i7 59, i32 0.0240315, i7 60, i32 0.0254049, i7 61, i32 -0.0272968, i7 62, i32 -0.0169718, i7 63, i32 0.0378126, i7 64, i32 0.00166433, i7 65, i32 -0.0357939, i7 66, i32 0.0852296, i7 67, i32 -0.00640351, i7 68, i32 -0.102964, i7 69, i32 0.0212504, i7 70, i32 0.0160316, i7 71, i32 -0.0086412, i7 72, i32 -0.0269106, i7 73, i32 0.0580078, i7 74, i32 0.0636124, i7 75, i32 -0.0298921, i7 76, i32 0.0164219, i7 77, i32 0.00338895, i7 78, i32 0.0545552, i7 79, i32 0.0222505, i7 80, i32 0.00977119, i7 81, i32 -0.0321802, i7 82, i32 -0.0047136, i7 83, i32 -0.125414, i7 84, i32 -0.0156651, i7 85, i32 -0.0200034, i7 86, i32 0.110697, i7 87, i32 -0.0212386, i7 88, i32 0.0373653, i7 89, i32 0.047208, i7 90, i32 0.00931913, i7 91, i32 -0.0868901, i7 92, i32 -0.0871478, i7 93, i32 0.0288327, i7 94, i32 0.00759509, i7 95, i32 -0.00685908, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 477 'sparsemux' 'tmp_39' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (1.18ns)   --->   "%tmp_40 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0558551, i7 1, i32 0.0217835, i7 2, i32 0.0104528, i7 3, i32 -0.0803849, i7 4, i32 0.189976, i7 5, i32 -0.0824747, i7 6, i32 0.0338407, i7 7, i32 0.0222143, i7 8, i32 0.0167872, i7 9, i32 0.279993, i7 10, i32 -0.00953375, i7 11, i32 0.0528616, i7 12, i32 -0.062634, i7 13, i32 0.0153887, i7 14, i32 -0.0416609, i7 15, i32 0.00183398, i7 16, i32 -0.167227, i7 17, i32 0.0194631, i7 18, i32 -0.0129741, i7 19, i32 -0.033597, i7 20, i32 -0.0836367, i7 21, i32 0.0806442, i7 22, i32 -0.103729, i7 23, i32 -0.0186938, i7 24, i32 -0.0028504, i7 25, i32 0.0250854, i7 26, i32 0.0635553, i7 27, i32 -0.0393253, i7 28, i32 -0.0525954, i7 29, i32 0.0375834, i7 30, i32 -0.146445, i7 31, i32 0.0556096, i7 32, i32 -0.119885, i7 33, i32 0.034963, i7 34, i32 0.0738585, i7 35, i32 0.0882145, i7 36, i32 -0.00842547, i7 37, i32 -0.0183991, i7 38, i32 0.104652, i7 39, i32 0.00790398, i7 40, i32 0.0556918, i7 41, i32 -0.0273435, i7 42, i32 0.00899212, i7 43, i32 -0.0972436, i7 44, i32 -0.0534777, i7 45, i32 -0.00380338, i7 46, i32 0.01253, i7 47, i32 0.0179464, i7 48, i32 0.00145132, i7 49, i32 -0.00230092, i7 50, i32 0.0284446, i7 51, i32 0.00859537, i7 52, i32 -0.0587466, i7 53, i32 -0.133678, i7 54, i32 -7.17614e-05, i7 55, i32 -0.0240137, i7 56, i32 0.0713455, i7 57, i32 0.0378764, i7 58, i32 0.0582007, i7 59, i32 0.0266634, i7 60, i32 0.0342163, i7 61, i32 0.0171229, i7 62, i32 -0.0102438, i7 63, i32 0.0239613, i7 64, i32 0.00192729, i7 65, i32 -0.0119909, i7 66, i32 0.0692458, i7 67, i32 0.00891866, i7 68, i32 -0.0923398, i7 69, i32 -0.018797, i7 70, i32 0.0416351, i7 71, i32 -0.00433546, i7 72, i32 -0.0400488, i7 73, i32 0.0459228, i7 74, i32 0.0821211, i7 75, i32 -0.0270559, i7 76, i32 0.015961, i7 77, i32 -0.0380092, i7 78, i32 0.0315174, i7 79, i32 -0.0159831, i7 80, i32 -0.0102813, i7 81, i32 -0.00331717, i7 82, i32 0.00103682, i7 83, i32 -0.0739657, i7 84, i32 -0.0126943, i7 85, i32 -0.0177535, i7 86, i32 0.15983, i7 87, i32 -0.0273836, i7 88, i32 -0.0377383, i7 89, i32 0.0352181, i7 90, i32 0.00404098, i7 91, i32 -0.0790198, i7 92, i32 0.0141425, i7 93, i32 0.0282664, i7 94, i32 0.0243358, i7 95, i32 -0.0215785, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 478 'sparsemux' 'tmp_40' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (1.18ns)   --->   "%tmp_41 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0686128, i7 1, i32 -0.00998255, i7 2, i32 0.0164545, i7 3, i32 -0.0888298, i7 4, i32 0.150607, i7 5, i32 -0.0237697, i7 6, i32 0.0188058, i7 7, i32 -0.0290901, i7 8, i32 -0.0202392, i7 9, i32 -0.240698, i7 10, i32 -0.0102965, i7 11, i32 -0.0267226, i7 12, i32 -0.0536396, i7 13, i32 0.0250355, i7 14, i32 -0.0301806, i7 15, i32 -0.00413834, i7 16, i32 0.0224699, i7 17, i32 0.00745494, i7 18, i32 0.0136803, i7 19, i32 -0.0597284, i7 20, i32 -0.126198, i7 21, i32 0.00887748, i7 22, i32 -0.118297, i7 23, i32 -0.0305424, i7 24, i32 -0.00873746, i7 25, i32 0.029582, i7 26, i32 0.06112, i7 27, i32 0.101026, i7 28, i32 0.032234, i7 29, i32 0.0190351, i7 30, i32 -0.0868653, i7 31, i32 0.090332, i7 32, i32 -0.107592, i7 33, i32 0.0446822, i7 34, i32 0.0470362, i7 35, i32 0.092746, i7 36, i32 -0.0290067, i7 37, i32 0.0852313, i7 38, i32 0.0641128, i7 39, i32 0.00243283, i7 40, i32 0.0456488, i7 41, i32 -0.0410731, i7 42, i32 0.0144514, i7 43, i32 -0.116041, i7 44, i32 -0.0374031, i7 45, i32 -0.0165185, i7 46, i32 -0.00645256, i7 47, i32 -0.0857668, i7 48, i32 -0.00484157, i7 49, i32 -0.0111404, i7 50, i32 -0.0134944, i7 51, i32 -0.00391139, i7 52, i32 -0.0145735, i7 53, i32 0.091358, i7 54, i32 0.00127924, i7 55, i32 -0.0221892, i7 56, i32 0.0631783, i7 57, i32 0.0313377, i7 58, i32 0.100371, i7 59, i32 0.024319, i7 60, i32 0.0416778, i7 61, i32 0.00491105, i7 62, i32 -0.00072075, i7 63, i32 0.00266483, i7 64, i32 0.00233497, i7 65, i32 0.00648389, i7 66, i32 0.0599225, i7 67, i32 0.00168385, i7 68, i32 -0.0768952, i7 69, i32 -0.0436078, i7 70, i32 0.0489338, i7 71, i32 -0.00843566, i7 72, i32 -0.039723, i7 73, i32 0.0354955, i7 74, i32 0.0765476, i7 75, i32 -0.020134, i7 76, i32 0.0155759, i7 77, i32 -0.0613603, i7 78, i32 0.015983, i7 79, i32 0.0202183, i7 80, i32 -0.0157511, i7 81, i32 0.0186297, i7 82, i32 -0.00578366, i7 83, i32 -0.0411312, i7 84, i32 -0.0163945, i7 85, i32 -0.0219591, i7 86, i32 0.0928491, i7 87, i32 -0.0298893, i7 88, i32 -0.0661035, i7 89, i32 0.0170535, i7 90, i32 0.0110373, i7 91, i32 -0.0618086, i7 92, i32 0.0522751, i7 93, i32 0.0203301, i7 94, i32 0.0286761, i7 95, i32 -0.0315662, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 479 'sparsemux' 'tmp_41' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (1.18ns)   --->   "%tmp_42 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0573152, i7 1, i32 -0.021063, i7 2, i32 0.00191025, i7 3, i32 -0.0823383, i7 4, i32 0.0406399, i7 5, i32 0.0134779, i7 6, i32 0.0166547, i7 7, i32 -0.02807, i7 8, i32 -0.0348917, i7 9, i32 0.0260142, i7 10, i32 -0.00829615, i7 11, i32 -0.00615372, i7 12, i32 -0.0259622, i7 13, i32 0.00472473, i7 14, i32 -0.0114797, i7 15, i32 -0.0103635, i7 16, i32 0.112305, i7 17, i32 0.00432176, i7 18, i32 -0.0040353, i7 19, i32 -0.0152285, i7 20, i32 -0.059851, i7 21, i32 -0.0412102, i7 22, i32 -0.0665967, i7 23, i32 -0.0220751, i7 24, i32 -0.00429353, i7 25, i32 0.0200912, i7 26, i32 0.0485977, i7 27, i32 0.151595, i7 28, i32 0.0753252, i7 29, i32 0.0171693, i7 30, i32 -0.0155744, i7 31, i32 -0.00729428, i7 32, i32 -0.0821527, i7 33, i32 0.034325, i7 34, i32 0.0314424, i7 35, i32 0.0631144, i7 36, i32 0.00569494, i7 37, i32 0.0521885, i7 38, i32 0.0317328, i7 39, i32 0.000727497, i7 40, i32 -0.0212705, i7 41, i32 0.01407, i7 42, i32 0.0144505, i7 43, i32 0.00506537, i7 44, i32 -0.0107384, i7 45, i32 -0.00933119, i7 46, i32 -0.0118622, i7 47, i32 0.0782016, i7 48, i32 -0.0041995, i7 49, i32 0.000240262, i7 50, i32 -0.0362042, i7 51, i32 0.00162512, i7 52, i32 0.0217189, i7 53, i32 0.116882, i7 54, i32 -0.000893572, i7 55, i32 -0.00830646, i7 56, i32 0.039007, i7 57, i32 0.0247712, i7 58, i32 0.113844, i7 59, i32 0.0191542, i7 60, i32 0.0455504, i7 61, i32 0.00924421, i7 62, i32 0.0193533, i7 63, i32 -0.00954869, i7 64, i32 0.0010156, i7 65, i32 0.0148678, i7 66, i32 0.0424193, i7 67, i32 0.0109487, i7 68, i32 -0.0611826, i7 69, i32 -0.0572859, i7 70, i32 0.0508375, i7 71, i32 -0.000322202, i7 72, i32 -0.0507404, i7 73, i32 0.020307, i7 74, i32 0.0644899, i7 75, i32 -0.00507095, i7 76, i32 0.0277726, i7 77, i32 -0.0663337, i7 78, i32 0.0103581, i7 79, i32 -0.00788439, i7 80, i32 -0.0198606, i7 81, i32 0.043338, i7 82, i32 -0.00956308, i7 83, i32 -0.00865142, i7 84, i32 -0.0178885, i7 85, i32 -0.025831, i7 86, i32 -0.0113149, i7 87, i32 -0.0322043, i7 88, i32 -0.0582106, i7 89, i32 0.00524468, i7 90, i32 -0.000215409, i7 91, i32 -0.041522, i7 92, i32 -0.0704334, i7 93, i32 0.00488497, i7 94, i32 0.0333933, i7 95, i32 -0.0382062, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 480 'sparsemux' 'tmp_42' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (1.18ns)   --->   "%tmp_43 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0344339, i7 1, i32 -0.0254293, i7 2, i32 0.0251327, i7 3, i32 -0.088361, i7 4, i32 -0.0522417, i7 5, i32 0.0448361, i7 6, i32 -0.00835936, i7 7, i32 -0.0110403, i7 8, i32 -0.0438068, i7 9, i32 0.0512718, i7 10, i32 -0.00665691, i7 11, i32 0.00325726, i7 12, i32 -0.00955032, i7 13, i32 -0.0117919, i7 14, i32 0.00327865, i7 15, i32 -0.0244801, i7 16, i32 -0.0416339, i7 17, i32 1.27818e-05, i7 18, i32 0.00243504, i7 19, i32 0.0375307, i7 20, i32 0.0132536, i7 21, i32 0.0194941, i7 22, i32 -0.022253, i7 23, i32 0.0306783, i7 24, i32 0.00291103, i7 25, i32 0.0169742, i7 26, i32 0.0389653, i7 27, i32 0.024823, i7 28, i32 0.0642265, i7 29, i32 0.0151768, i7 30, i32 0.0495077, i7 31, i32 -0.0428896, i7 32, i32 -0.0693848, i7 33, i32 0.0208212, i7 34, i32 0.00749317, i7 35, i32 0.0474881, i7 36, i32 -0.00322672, i7 37, i32 -0.0119059, i7 38, i32 0.0124643, i7 39, i32 -0.0317137, i7 40, i32 -0.00548096, i7 41, i32 0.00441795, i7 42, i32 0.0258429, i7 43, i32 0.0533496, i7 44, i32 0.000125192, i7 45, i32 0.00582503, i7 46, i32 -0.0204403, i7 47, i32 -0.0311052, i7 48, i32 -0.0110766, i7 49, i32 -0.00161969, i7 50, i32 -0.0224119, i7 51, i32 0.00937695, i7 52, i32 -0.00145729, i7 53, i32 -0.0135296, i7 54, i32 -0.00121427, i7 55, i32 0.0107444, i7 56, i32 0.0220324, i7 57, i32 0.0199749, i7 58, i32 0.108187, i7 59, i32 0.0146683, i7 60, i32 0.0377314, i7 61, i32 0.00103405, i7 62, i32 0.0229001, i7 63, i32 -0.0158041, i7 64, i32 -0.00179031, i7 65, i32 0.00895971, i7 66, i32 0.0471668, i7 67, i32 0.0198084, i7 68, i32 -0.0643691, i7 69, i32 -0.071705, i7 70, i32 0.0553506, i7 71, i32 -0.0023206, i7 72, i32 -0.0680533, i7 73, i32 0.00915862, i7 74, i32 0.0418074, i7 75, i32 0.0115376, i7 76, i32 0.0387183, i7 77, i32 -0.0612442, i7 78, i32 0.0194107, i7 79, i32 -0.00122685, i7 80, i32 -0.0148585, i7 81, i32 0.0546989, i7 82, i32 -0.00832045, i7 83, i32 0.00910981, i7 84, i32 -0.0310285, i7 85, i32 -0.0184782, i7 86, i32 -0.0952647, i7 87, i32 -0.0368775, i7 88, i32 -0.0399012, i7 89, i32 0.0120236, i7 90, i32 0.00351669, i7 91, i32 -0.0256134, i7 92, i32 0.0250943, i7 93, i32 -0.0109102, i7 94, i32 0.035959, i7 95, i32 -0.0418125, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 481 'sparsemux' 'tmp_43' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (1.18ns)   --->   "%tmp_44 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0300278, i7 1, i32 0.031505, i7 2, i32 -0.0494505, i7 3, i32 0.10526, i7 4, i32 0.0210923, i7 5, i32 -0.0114767, i7 6, i32 0.0240712, i7 7, i32 0.0196626, i7 8, i32 -0.0311818, i7 9, i32 -0.0116943, i7 10, i32 -0.00651997, i7 11, i32 0.0128345, i7 12, i32 0.0351659, i7 13, i32 -0.0370434, i7 14, i32 -0.0199879, i7 15, i32 -0.0118245, i7 16, i32 0.00756711, i7 17, i32 -0.0381777, i7 18, i32 -0.000839036, i7 19, i32 -0.0292254, i7 20, i32 0.0407319, i7 21, i32 0.0250912, i7 22, i32 -0.0300516, i7 23, i32 -0.0575952, i7 24, i32 0.0149452, i7 25, i32 -0.00195871, i7 26, i32 -0.0762586, i7 27, i32 -0.00846409, i7 28, i32 0.0330158, i7 29, i32 -0.0246486, i7 30, i32 0.0713201, i7 31, i32 -0.0958293, i7 32, i32 0.0451287, i7 33, i32 -0.0573676, i7 34, i32 -0.0572314, i7 35, i32 0.0874182, i7 36, i32 0.0144667, i7 37, i32 -0.039815, i7 38, i32 -0.0305334, i7 39, i32 -0.000109254, i7 40, i32 -0.0222679, i7 41, i32 0.0292792, i7 42, i32 -0.00233346, i7 43, i32 7.72968e-05, i7 44, i32 -0.0206229, i7 45, i32 -0.0227439, i7 46, i32 0.00852689, i7 47, i32 0.00977848, i7 48, i32 0.00489757, i7 49, i32 -0.035528, i7 50, i32 -0.00318806, i7 51, i32 -0.00204546, i7 52, i32 -0.00509232, i7 53, i32 -0.0267498, i7 54, i32 0.0420408, i7 55, i32 0.0428174, i7 56, i32 0.0020207, i7 57, i32 0.0465803, i7 58, i32 -0.0584047, i7 59, i32 -0.00593321, i7 60, i32 -0.0209364, i7 61, i32 -0.00905837, i7 62, i32 0.0155926, i7 63, i32 -0.00507254, i7 64, i32 -0.0114836, i7 65, i32 0.017342, i7 66, i32 -0.0636972, i7 67, i32 -0.0101537, i7 68, i32 0.0431538, i7 69, i32 0.112111, i7 70, i32 -0.0847648, i7 71, i32 -0.00536715, i7 72, i32 0.0359759, i7 73, i32 0.0171835, i7 74, i32 -0.0486973, i7 75, i32 -0.0418384, i7 76, i32 0.0165868, i7 77, i32 0.0438082, i7 78, i32 0.000368372, i7 79, i32 0.045782, i7 80, i32 0.00691218, i7 81, i32 -0.0120833, i7 82, i32 -0.0320813, i7 83, i32 -0.00343651, i7 84, i32 -0.032273, i7 85, i32 -0.036396, i7 86, i32 -0.00877497, i7 87, i32 0.0307123, i7 88, i32 -0.00693149, i7 89, i32 0.00669056, i7 90, i32 -0.100186, i7 91, i32 0.00164689, i7 92, i32 -0.00634282, i7 93, i32 8.68252e-05, i7 94, i32 -0.0488401, i7 95, i32 0.048684, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 482 'sparsemux' 'tmp_44' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (1.18ns)   --->   "%tmp_45 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0349016, i7 1, i32 0.106106, i7 2, i32 -0.0214773, i7 3, i32 0.0968388, i7 4, i32 -0.00915924, i7 5, i32 -0.0173672, i7 6, i32 0.0182846, i7 7, i32 -0.0730569, i7 8, i32 -0.024859, i7 9, i32 -0.0253149, i7 10, i32 -0.00709881, i7 11, i32 0.0535447, i7 12, i32 0.0287755, i7 13, i32 0.0130701, i7 14, i32 0.0136055, i7 15, i32 -0.000612195, i7 16, i32 0.00823408, i7 17, i32 -0.0318447, i7 18, i32 0.141104, i7 19, i32 -0.0103453, i7 20, i32 0.100164, i7 21, i32 -0.0732034, i7 22, i32 -0.0195776, i7 23, i32 0.0042654, i7 24, i32 -0.00319913, i7 25, i32 0.00436472, i7 26, i32 -0.0516779, i7 27, i32 0.0200827, i7 28, i32 0.0613505, i7 29, i32 0.00179156, i7 30, i32 0.0878862, i7 31, i32 -0.00874065, i7 32, i32 0.0288566, i7 33, i32 -0.0397594, i7 34, i32 -0.0325698, i7 35, i32 0.0970608, i7 36, i32 0.0542675, i7 37, i32 -0.0510051, i7 38, i32 -0.0888998, i7 39, i32 -0.0107615, i7 40, i32 -0.0119891, i7 41, i32 -0.0148722, i7 42, i32 0.015961, i7 43, i32 -0.0911943, i7 44, i32 -0.0204962, i7 45, i32 -0.00765383, i7 46, i32 -0.00586011, i7 47, i32 -0.0317714, i7 48, i32 0.0002231, i7 49, i32 0.000303548, i7 50, i32 -0.00963952, i7 51, i32 -0.00164877, i7 52, i32 -0.00434339, i7 53, i32 0.0459373, i7 54, i32 0.0124919, i7 55, i32 0.0345758, i7 56, i32 0.00659098, i7 57, i32 0.0340233, i7 58, i32 -0.0599002, i7 59, i32 -0.0086694, i7 60, i32 -0.0277914, i7 61, i32 5.52273e-05, i7 62, i32 0.00764495, i7 63, i32 -0.0032911, i7 64, i32 -0.00741934, i7 65, i32 0.0113408, i7 66, i32 -0.0477499, i7 67, i32 -0.00931642, i7 68, i32 0.0316252, i7 69, i32 0.110961, i7 70, i32 -0.103372, i7 71, i32 -0.00861059, i7 72, i32 0.0124586, i7 73, i32 0.0324631, i7 74, i32 -0.0584517, i7 75, i32 -0.0316913, i7 76, i32 0.005797, i7 77, i32 0.0514732, i7 78, i32 0.00433878, i7 79, i32 -0.107723, i7 80, i32 0.0143355, i7 81, i32 -0.01444, i7 82, i32 -0.0352425, i7 83, i32 -0.0463263, i7 84, i32 -0.0214862, i7 85, i32 -0.0319407, i7 86, i32 -0.00909056, i7 87, i32 0.0433988, i7 88, i32 -0.0101483, i7 89, i32 0.0198323, i7 90, i32 -0.0391704, i7 91, i32 -0.0140417, i7 92, i32 0.0202873, i7 93, i32 -0.000602555, i7 94, i32 -0.0416993, i7 95, i32 0.0498749, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 483 'sparsemux' 'tmp_45' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (1.18ns)   --->   "%tmp_46 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0150509, i7 1, i32 0.177877, i7 2, i32 -0.0398294, i7 3, i32 0.0948061, i7 4, i32 -0.0551929, i7 5, i32 -0.00791525, i7 6, i32 0.0200574, i7 7, i32 -0.0562859, i7 8, i32 -0.00985781, i7 9, i32 0.0810429, i7 10, i32 -0.00858469, i7 11, i32 -0.139428, i7 12, i32 0.015825, i7 13, i32 0.0808003, i7 14, i32 0.0371504, i7 15, i32 0.0234672, i7 16, i32 -0.00642131, i7 17, i32 -0.0467824, i7 18, i32 -0.10973, i7 19, i32 0.0283999, i7 20, i32 0.0541693, i7 21, i32 0.12216, i7 22, i32 -0.020861, i7 23, i32 0.20012, i7 24, i32 -0.000852101, i7 25, i32 0.0156196, i7 26, i32 -0.0470235, i7 27, i32 0.0558583, i7 28, i32 0.0413068, i7 29, i32 0.0111741, i7 30, i32 0.0480879, i7 31, i32 0.154133, i7 32, i32 0.0181063, i7 33, i32 -0.0409024, i7 34, i32 -0.00785015, i7 35, i32 0.126992, i7 36, i32 -0.0432379, i7 37, i32 0.0692153, i7 38, i32 -0.165192, i7 39, i32 -0.0147253, i7 40, i32 0.0222005, i7 41, i32 -0.0627036, i7 42, i32 0.0134912, i7 43, i32 -0.0688272, i7 44, i32 -0.0334016, i7 45, i32 -0.00322825, i7 46, i32 -0.00106168, i7 47, i32 0.0466304, i7 48, i32 0.0014596, i7 49, i32 0.0191839, i7 50, i32 -0.0446116, i7 51, i32 0.00265603, i7 52, i32 -0.015198, i7 53, i32 0.116868, i7 54, i32 -0.0128351, i7 55, i32 0.0304562, i7 56, i32 0.0248433, i7 57, i32 0.0444359, i7 58, i32 -0.0797726, i7 59, i32 -0.00538615, i7 60, i32 -0.0240611, i7 61, i32 0.00232128, i7 62, i32 -0.00711438, i7 63, i32 -0.000305812, i7 64, i32 -0.0038075, i7 65, i32 0.00263066, i7 66, i32 -0.0252578, i7 67, i32 -0.0126188, i7 68, i32 0.0118729, i7 69, i32 0.113197, i7 70, i32 -0.107919, i7 71, i32 -0.0132869, i7 72, i32 8.34881e-05, i7 73, i32 0.0268499, i7 74, i32 -0.0504951, i7 75, i32 -0.0293787, i7 76, i32 0.0081819, i7 77, i32 0.0555938, i7 78, i32 0.00666787, i7 79, i32 0.074873, i7 80, i32 0.0155967, i7 81, i32 -0.0255955, i7 82, i32 -0.0396936, i7 83, i32 -0.0916373, i7 84, i32 -0.0173908, i7 85, i32 -0.0247915, i7 86, i32 -0.0187792, i7 87, i32 0.0543974, i7 88, i32 0.00479117, i7 89, i32 0.0353269, i7 90, i32 0.024934, i7 91, i32 -0.0143784, i7 92, i32 -0.00794189, i7 93, i32 -0.000222561, i7 94, i32 -0.0402465, i7 95, i32 0.0392723, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 484 'sparsemux' 'tmp_46' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (1.18ns)   --->   "%tmp_47 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0298075, i7 1, i32 0.18418, i7 2, i32 -0.0280274, i7 3, i32 0.0686391, i7 4, i32 -0.116932, i7 5, i32 0.0193327, i7 6, i32 0.00986296, i7 7, i32 0.00439689, i7 8, i32 0.0216039, i7 9, i32 -0.109388, i7 10, i32 -0.0111765, i7 11, i32 0.0557004, i7 12, i32 -0.0117449, i7 13, i32 0.0344916, i7 14, i32 0.0361852, i7 15, i32 0.046341, i7 16, i32 -0.035041, i7 17, i32 -0.0557877, i7 18, i32 -0.155645, i7 19, i32 0.0418237, i7 20, i32 -0.0607031, i7 21, i32 -0.0801059, i7 22, i32 -0.000174611, i7 23, i32 -0.0875059, i7 24, i32 -0.00464685, i7 25, i32 0.0229726, i7 26, i32 -0.0435713, i7 27, i32 0.0583214, i7 28, i32 0.00925486, i7 29, i32 0.0355099, i7 30, i32 -0.0582106, i7 31, i32 0.114713, i7 32, i32 -0.000472271, i7 33, i32 -0.0351806, i7 34, i32 0.0192117, i7 35, i32 0.154837, i7 36, i32 -0.0871123, i7 37, i32 0.1378, i7 38, i32 -0.228859, i7 39, i32 -0.00674736, i7 40, i32 0.0805182, i7 41, i32 -0.0178915, i7 42, i32 0.0065507, i7 43, i32 0.0822235, i7 44, i32 -0.0527429, i7 45, i32 -0.00842321, i7 46, i32 -0.00273073, i7 47, i32 -0.087659, i7 48, i32 0.000241293, i7 49, i32 0.00256817, i7 50, i32 -0.0367175, i7 51, i32 0.00578097, i7 52, i32 0.00902917, i7 53, i32 0.0663631, i7 54, i32 -0.0325092, i7 55, i32 0.0201354, i7 56, i32 0.0449062, i7 57, i32 0.0519054, i7 58, i32 -0.0892065, i7 59, i32 0.00176977, i7 60, i32 -0.0137046, i7 61, i32 0.0315238, i7 62, i32 -0.0347456, i7 63, i32 0.00817207, i7 64, i32 -0.00253626, i7 65, i32 -0.0155069, i7 66, i32 0.0128751, i7 67, i32 -0.0161907, i7 68, i32 -0.00584059, i7 69, i32 0.100276, i7 70, i32 -0.0866285, i7 71, i32 -0.00592077, i7 72, i32 -0.00374843, i7 73, i32 0.0379135, i7 74, i32 -0.0234795, i7 75, i32 -0.0235611, i7 76, i32 0.0117055, i7 77, i32 0.0570657, i7 78, i32 0.0133242, i7 79, i32 0.0510762, i7 80, i32 -0.00798218, i7 81, i32 -0.0485236, i7 82, i32 -0.036345, i7 83, i32 -0.148922, i7 84, i32 -0.0208986, i7 85, i32 -0.0278968, i7 86, i32 -0.0226656, i7 87, i32 0.0402451, i7 88, i32 0.0476252, i7 89, i32 0.0512475, i7 90, i32 0.0551592, i7 91, i32 -0.030187, i7 92, i32 -0.020215, i7 93, i32 0.00708024, i7 94, i32 -0.0281348, i7 95, i32 0.0306119, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 485 'sparsemux' 'tmp_47' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (1.18ns)   --->   "%tmp_48 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0907581, i7 1, i32 0.10981, i7 2, i32 -0.0155015, i7 3, i32 0.0240504, i7 4, i32 -0.181356, i7 5, i32 0.0345935, i7 6, i32 0.0130622, i7 7, i32 0.0848493, i7 8, i32 0.0378185, i7 9, i32 0.0407349, i7 10, i32 -0.00801427, i7 11, i32 0.0916525, i7 12, i32 -0.0447196, i7 13, i32 -0.017631, i7 14, i32 0.0315653, i7 15, i32 0.0447008, i7 16, i32 -0.0298493, i7 17, i32 -0.0535122, i7 18, i32 0.114721, i7 19, i32 0.068675, i7 20, i32 -0.110761, i7 21, i32 -0.0306493, i7 22, i32 0.0816749, i7 23, i32 -0.190972, i7 24, i32 -0.00682213, i7 25, i32 0.0305595, i7 26, i32 -0.0182821, i7 27, i32 0.0358705, i7 28, i32 -0.0396815, i7 29, i32 0.0555532, i7 30, i32 -0.144603, i7 31, i32 -0.135548, i7 32, i32 -0.0217838, i7 33, i32 -0.0111151, i7 34, i32 0.046313, i7 35, i32 0.153453, i7 36, i32 -0.0422284, i7 37, i32 -0.0387006, i7 38, i32 -0.267331, i7 39, i32 -0.00636953, i7 40, i32 0.0227416, i7 41, i32 0.0440972, i7 42, i32 -0.00549676, i7 43, i32 0.138437, i7 44, i32 -0.0507948, i7 45, i32 0.00463621, i7 46, i32 0.00604526, i7 47, i32 0.143751, i7 48, i32 0.0026412, i7 49, i32 0.0114996, i7 50, i32 0.000958982, i7 51, i32 0.0137623, i7 52, i32 -0.000906424, i7 53, i32 -0.102926, i7 54, i32 -0.0485328, i7 55, i32 0.000649177, i7 56, i32 0.058684, i7 57, i32 0.0475862, i7 58, i32 -0.0642361, i7 59, i32 0.012062, i7 60, i32 -0.00729556, i7 61, i32 -0.00248011, i7 62, i32 -0.0586041, i7 63, i32 0.0250181, i7 64, i32 0.00794647, i7 65, i32 -0.0537979, i7 66, i32 0.0470526, i7 67, i32 -0.0216476, i7 68, i32 -0.0343847, i7 69, i32 0.0746987, i7 70, i32 -0.0414399, i7 71, i32 -0.0019829, i7 72, i32 -0.0144004, i7 73, i32 0.0400027, i7 74, i32 0.00348368, i7 75, i32 -0.025736, i7 76, i32 0.0131773, i7 77, i32 0.055014, i7 78, i32 0.0197495, i7 79, i32 -0.126292, i7 80, i32 -0.00488057, i7 81, i32 -0.046511, i7 82, i32 -0.0166432, i7 83, i32 -0.190195, i7 84, i32 -0.0182339, i7 85, i32 -0.0257673, i7 86, i32 0.00677411, i7 87, i32 0.017298, i7 88, i32 0.114742, i7 89, i32 0.0565253, i7 90, i32 0.0553385, i7 91, i32 -0.0399844, i7 92, i32 0.039154, i7 93, i32 0.0191683, i7 94, i32 -0.0141293, i7 95, i32 0.032632, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 486 'sparsemux' 'tmp_48' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (1.18ns)   --->   "%tmp_49 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.142413, i7 1, i32 -0.0143723, i7 2, i32 -0.0176038, i7 3, i32 -0.00871079, i7 4, i32 -0.139827, i7 5, i32 0.0590128, i7 6, i32 0.010419, i7 7, i32 0.0662923, i7 8, i32 0.0449275, i7 9, i32 0.126457, i7 10, i32 -0.00958219, i7 11, i32 -0.102339, i7 12, i32 -0.0618976, i7 13, i32 -0.0232035, i7 14, i32 0.0136187, i7 15, i32 0.0353766, i7 16, i32 0.128676, i7 17, i32 -0.0402382, i7 18, i32 0.0646667, i7 19, i32 0.0179868, i7 20, i32 -0.107851, i7 21, i32 0.156644, i7 22, i32 0.159924, i7 23, i32 0.0970518, i7 24, i32 -0.000290117, i7 25, i32 0.0396959, i7 26, i32 0.0215703, i7 27, i32 -0.0417867, i7 28, i32 -0.100082, i7 29, i32 0.0673933, i7 30, i32 -0.191736, i7 31, i32 -0.188275, i7 32, i32 -0.0453312, i7 33, i32 0.00424306, i7 34, i32 0.0493945, i7 35, i32 0.123081, i7 36, i32 0.0164087, i7 37, i32 -0.205346, i7 38, i32 -0.259877, i7 39, i32 -0.0064544, i7 40, i32 -0.120098, i7 41, i32 0.0647136, i7 42, i32 -0.0171523, i7 43, i32 0.0722952, i7 44, i32 -0.0439908, i7 45, i32 -0.00132799, i7 46, i32 0.0104422, i7 47, i32 -0.128636, i7 48, i32 0.000201056, i7 49, i32 0.0222543, i7 50, i32 0.0414308, i7 51, i32 0.0196801, i7 52, i32 0.0108166, i7 53, i32 -0.256665, i7 54, i32 -0.0477793, i7 55, i32 -0.0225642, i7 56, i32 0.0679079, i7 57, i32 0.043649, i7 58, i32 -0.0244533, i7 59, i32 0.0204044, i7 60, i32 0.00363786, i7 61, i32 -0.0727738, i7 62, i32 -0.0973224, i7 63, i32 0.0397007, i7 64, i32 0.00421345, i7 65, i32 -0.0785159, i7 66, i32 0.0694681, i7 67, i32 -0.0167978, i7 68, i32 -0.0677187, i7 69, i32 0.0400016, i7 70, i32 0.00177603, i7 71, i32 -0.00175966, i7 72, i32 -0.0171598, i7 73, i32 0.0441176, i7 74, i32 0.0301151, i7 75, i32 -0.0373556, i7 76, i32 0.0174295, i7 77, i32 0.0350704, i7 78, i32 0.0166851, i7 79, i32 0.0930904, i7 80, i32 0.0101966, i7 81, i32 -0.03616, i7 82, i32 0.00537646, i7 83, i32 -0.183885, i7 84, i32 -0.0196527, i7 85, i32 -0.0247935, i7 86, i32 0.0691985, i7 87, i32 -0.0116932, i7 88, i32 0.164158, i7 89, i32 0.0462786, i7 90, i32 0.0308225, i7 91, i32 -0.0577215, i7 92, i32 -0.0013591, i7 93, i32 0.0318184, i7 94, i32 0.0136934, i7 95, i32 0.025582, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 487 'sparsemux' 'tmp_49' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (1.18ns)   --->   "%tmp_50 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.12886, i7 1, i32 -0.0952071, i7 2, i32 -0.00556246, i7 3, i32 -0.0427047, i7 4, i32 0.0156711, i7 5, i32 0.0895254, i7 6, i32 0.00681446, i7 7, i32 0.0223522, i7 8, i32 0.0321704, i7 9, i32 -0.259705, i7 10, i32 -0.0110029, i7 11, i32 0.029044, i7 12, i32 -0.0599862, i7 13, i32 -0.0512589, i7 14, i32 -0.0177348, i7 15, i32 0.0047859, i7 16, i32 -0.017652, i7 17, i32 -0.0157204, i7 18, i32 -0.0444994, i7 19, i32 -0.0648784, i7 20, i32 -0.129487, i7 21, i32 -0.179535, i7 22, i32 0.162132, i7 23, i32 0.0374234, i7 24, i32 -0.00198817, i7 25, i32 0.0270032, i7 26, i32 0.0504721, i7 27, i32 -0.147643, i7 28, i32 -0.107357, i7 29, i32 0.0691888, i7 30, i32 -0.17645, i7 31, i32 0.0221214, i7 32, i32 -0.0740144, i7 33, i32 0.0310364, i7 34, i32 0.0563649, i7 35, i32 0.104361, i7 36, i32 0.0986906, i7 37, i32 -0.0967839, i7 38, i32 -0.216006, i7 39, i32 0.0043895, i7 40, i32 -0.0892918, i7 41, i32 0.00835325, i7 42, i32 -0.0154367, i7 43, i32 0.00666869, i7 44, i32 -0.0411806, i7 45, i32 -0.000219277, i7 46, i32 0.00438145, i7 47, i32 0.05431, i7 48, i32 0.000990286, i7 49, i32 0.00388433, i7 50, i32 0.0598935, i7 51, i32 0.00697083, i7 52, i32 -0.00986903, i7 53, i32 -0.235146, i7 54, i32 -0.0209692, i7 55, i32 -0.0478896, i7 56, i32 0.0752322, i7 57, i32 0.0429076, i7 58, i32 0.0263101, i7 59, i32 0.0222004, i7 60, i32 0.0143154, i7 61, i32 0.000392416, i7 62, i32 -0.0859668, i7 63, i32 0.0459821, i7 64, i32 0.00655147, i7 65, i32 -0.0597272, i7 66, i32 0.0755417, i7 67, i32 0.018869, i7 68, i32 -0.0759297, i7 69, i32 -0.00634353, i7 70, i32 0.0414347, i7 71, i32 0.00131389, i7 72, i32 -0.0183257, i7 73, i32 0.0479553, i7 74, i32 0.0487963, i7 75, i32 -0.0375719, i7 76, i32 0.0179488, i7 77, i32 -0.000245711, i7 78, i32 0.0155773, i7 79, i32 -0.00582102, i7 80, i32 0.0146179, i7 81, i32 -0.0187781, i7 82, i32 0.0221739, i7 83, i32 -0.145869, i7 84, i32 -0.0225732, i7 85, i32 -0.0240194, i7 86, i32 0.160804, i7 87, i32 -0.030169, i7 88, i32 0.128923, i7 89, i32 0.0340994, i7 90, i32 0.00365613, i7 91, i32 -0.0617694, i7 92, i32 -0.065314, i7 93, i32 0.0242728, i7 94, i32 0.0342613, i7 95, i32 0.00146331, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 488 'sparsemux' 'tmp_50' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (1.18ns)   --->   "%tmp_51 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0631587, i7 1, i32 -0.0964872, i7 2, i32 0.0205274, i7 3, i32 -0.0787091, i7 4, i32 0.161773, i7 5, i32 0.125647, i7 6, i32 0.0146401, i7 7, i32 -0.00759611, i7 8, i32 0.0264037, i7 9, i32 0.17995, i7 10, i32 -0.00791523, i7 11, i32 0.0383052, i7 12, i32 -0.0306509, i7 13, i32 -0.0440445, i7 14, i32 -0.0319896, i7 15, i32 -0.0166943, i7 16, i32 -0.169817, i7 17, i32 0.00663748, i7 18, i32 -0.0166994, i7 19, i32 -0.0619583, i7 20, i32 -0.0446861, i7 21, i32 0.0948052, i7 22, i32 0.104515, i7 23, i32 0.000514491, i7 24, i32 0.0008521, i7 25, i32 0.0204558, i7 26, i32 0.0578155, i7 27, i32 -0.176458, i7 28, i32 -0.0674151, i7 29, i32 0.0521705, i7 30, i32 -0.105962, i7 31, i32 0.057903, i7 32, i32 -0.0848445, i7 33, i32 0.05511, i7 34, i32 0.0377657, i7 35, i32 0.087703, i7 36, i32 -0.0026017, i7 37, i32 0.118397, i7 38, i32 -0.143585, i7 39, i32 0.000937157, i7 40, i32 0.0336873, i7 41, i32 -0.0296625, i7 42, i32 0.0091098, i7 43, i32 -0.120746, i7 44, i32 -0.0308124, i7 45, i32 0.00532262, i7 46, i32 0.00429059, i7 47, i32 0.0752955, i7 48, i32 -0.00389867, i7 49, i32 -0.0108703, i7 50, i32 0.0405576, i7 51, i32 0.00624246, i7 52, i32 -0.0847058, i7 53, i32 -0.0270037, i7 54, i32 -0.0066992, i7 55, i32 -0.052982, i7 56, i32 0.0745698, i7 57, i32 0.0393534, i7 58, i32 0.068544, i7 59, i32 0.0200064, i7 60, i32 0.0254316, i7 61, i32 0.0294487, i7 62, i32 -0.0589245, i7 63, i32 0.0419917, i7 64, i32 0.00460891, i7 65, i32 -0.021948, i7 66, i32 0.061664, i7 67, i32 0.00505062, i7 68, i32 -0.0766428, i7 69, i32 -0.0440724, i7 70, i32 0.0608636, i7 71, i32 0.00534955, i7 72, i32 -0.0329628, i7 73, i32 0.0381165, i7 74, i32 0.0594765, i7 75, i32 -0.0280603, i7 76, i32 0.0232765, i7 77, i32 -0.0427921, i7 78, i32 0.00424144, i7 79, i32 0.00158812, i7 80, i32 -0.00786141, i7 81, i32 0.0176503, i7 82, i32 0.0292028, i7 83, i32 -0.0870569, i7 84, i32 -0.0181882, i7 85, i32 -0.0271856, i7 86, i32 0.153069, i7 87, i32 -0.0342797, i7 88, i32 0.0368525, i7 89, i32 0.0192297, i7 90, i32 -0.000608064, i7 91, i32 -0.0559649, i7 92, i32 0.0971948, i7 93, i32 0.0157035, i7 94, i32 0.0465566, i7 95, i32 -0.0148104, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 489 'sparsemux' 'tmp_51' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (1.18ns)   --->   "%tmp_52 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0019984, i7 1, i32 -0.0656343, i7 2, i32 0.0182038, i7 3, i32 -0.0821351, i7 4, i32 0.194863, i7 5, i32 0.158588, i7 6, i32 -0.00128182, i7 7, i32 -0.0360245, i7 8, i32 -0.00509871, i7 9, i32 0.0354156, i7 10, i32 -0.00817972, i7 11, i32 -0.0367857, i7 12, i32 0.00539733, i7 13, i32 0.0159231, i7 14, i32 -0.0367823, i7 15, i32 -0.021995, i7 16, i32 0.0895405, i7 17, i32 0.00892626, i7 18, i32 0.00610388, i7 19, i32 -0.0481087, i7 20, i32 0.0919658, i7 21, i32 0.00533717, i7 22, i32 0.00730414, i7 23, i32 0.0146264, i7 24, i32 -0.00171214, i7 25, i32 0.0236198, i7 26, i32 0.0543439, i7 27, i32 -0.083299, i7 28, i32 0.0304007, i7 29, i32 0.0330893, i7 30, i32 -0.0206709, i7 31, i32 0.0929971, i7 32, i32 -0.0895502, i7 33, i32 0.0756896, i7 34, i32 0.0138853, i7 35, i32 0.0714816, i7 36, i32 -0.0553229, i7 37, i32 0.117719, i7 38, i32 -0.0814738, i7 39, i32 0.0031286, i7 40, i32 0.0608652, i7 41, i32 -0.0159171, i7 42, i32 0.0119748, i7 43, i32 -0.130045, i7 44, i32 -0.0231805, i7 45, i32 -0.0135142, i7 46, i32 -0.00508982, i7 47, i32 -0.146975, i7 48, i32 -0.00845865, i7 49, i32 -0.00604286, i7 50, i32 0.00700054, i7 51, i32 -0.00105722, i7 52, i32 0.049395, i7 53, i32 0.147032, i7 54, i32 -0.00301853, i7 55, i32 -0.0516555, i7 56, i32 0.0648629, i7 57, i32 0.0339828, i7 58, i32 0.103599, i7 59, i32 0.0188978, i7 60, i32 0.0381326, i7 61, i32 0.00460407, i7 62, i32 -0.0203629, i7 63, i32 0.0231138, i7 64, i32 0.00304118, i7 65, i32 -8.58118e-05, i7 66, i32 0.0519086, i7 67, i32 -0.0108962, i7 68, i32 -0.0597422, i7 69, i32 -0.0703502, i7 70, i32 0.0615484, i7 71, i32 -0.0023325, i7 72, i32 -0.0455487, i7 73, i32 0.0363677, i7 74, i32 0.0488735, i7 75, i32 -0.017571, i7 76, i32 0.0236022, i7 77, i32 -0.067869, i7 78, i32 0.00118143, i7 79, i32 0.0115762, i7 80, i32 -0.0165081, i7 81, i32 0.0459152, i7 82, i32 0.032993, i7 83, i32 -0.0397126, i7 84, i32 -0.0214767, i7 85, i32 -0.0309895, i7 86, i32 0.0495287, i7 87, i32 -0.0348347, i7 88, i32 -0.025904, i7 89, i32 0.00566112, i7 90, i32 0.000902177, i7 91, i32 -0.0427299, i7 92, i32 -0.0782084, i7 93, i32 0.0151405, i7 94, i32 0.0500732, i7 95, i32 -0.0299967, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 490 'sparsemux' 'tmp_52' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 491 [1/1] (1.18ns)   --->   "%tmp_53 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0243968, i7 1, i32 -0.0392256, i7 2, i32 0.00625846, i7 3, i32 -0.0795166, i7 4, i32 0.117029, i7 5, i32 0.139008, i7 6, i32 0.00119301, i7 7, i32 -0.0264908, i7 8, i32 -0.031629, i7 9, i32 -0.135784, i7 10, i32 -0.00943268, i7 11, i32 -0.00112147, i7 12, i32 0.0237084, i7 13, i32 0.021633, i7 14, i32 -0.0203546, i7 15, i32 -0.0213699, i7 16, i32 0.0886513, i7 17, i32 0.00252517, i7 18, i32 0.00618745, i7 19, i32 0.0105045, i7 20, i32 0.128962, i7 21, i32 -0.0384582, i7 22, i32 -0.0374297, i7 23, i32 -0.035614, i7 24, i32 -0.00336102, i7 25, i32 0.01378, i7 26, i32 0.0400476, i7 27, i32 0.0798543, i7 28, i32 0.0856054, i7 29, i32 0.0312422, i7 30, i32 0.0521318, i7 31, i32 -0.00915881, i7 32, i32 -0.073257, i7 33, i32 0.078897, i7 34, i32 0.0106379, i7 35, i32 0.0318932, i7 36, i32 -0.000484507, i7 37, i32 -0.00548743, i7 38, i32 -0.037102, i7 39, i32 0.011593, i7 40, i32 -0.00490738, i7 41, i32 -0.0162203, i7 42, i32 0.0127387, i7 43, i32 0.0215631, i7 44, i32 -0.00925299, i7 45, i32 -0.013987, i7 46, i32 -0.00355155, i7 47, i32 0.110911, i7 48, i32 -0.00732879, i7 49, i32 -0.00190482, i7 50, i32 -0.0240457, i7 51, i32 0.00524119, i7 52, i32 0.0390278, i7 53, i32 0.109185, i7 54, i32 0.000528848, i7 55, i32 -0.0266712, i7 56, i32 0.0459176, i7 57, i32 0.0234836, i7 58, i32 0.111928, i7 59, i32 0.01812, i7 60, i32 0.038254, i7 61, i32 0.00455536, i7 62, i32 0.015593, i7 63, i32 0.00554073, i7 64, i32 0.00158169, i7 65, i32 0.0116575, i7 66, i32 0.0392051, i7 67, i32 0.0186445, i7 68, i32 -0.0533896, i7 69, i32 -0.0740474, i7 70, i32 0.0586518, i7 71, i32 -0.00341515, i7 72, i32 -0.0501143, i7 73, i32 0.0146627, i7 74, i32 0.0390342, i7 75, i32 -0.00605402, i7 76, i32 0.0356854, i7 77, i32 -0.0751383, i7 78, i32 -0.00356332, i7 79, i32 -0.017008, i7 80, i32 -0.0188594, i7 81, i32 0.0708325, i7 82, i32 0.0155372, i7 83, i32 -0.00872396, i7 84, i32 -0.0172947, i7 85, i32 -0.0321101, i7 86, i32 -0.0555841, i7 87, i32 -0.0361498, i7 88, i32 -0.0451591, i7 89, i32 -0.000548948, i7 90, i32 -0.00104114, i7 91, i32 -0.0294061, i7 92, i32 -0.00328127, i7 93, i32 -0.00354912, i7 94, i32 0.0546648, i7 95, i32 -0.0350704, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 491 'sparsemux' 'tmp_53' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (1.18ns)   --->   "%tmp_54 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.033927, i7 1, i32 -0.0424829, i7 2, i32 0.0322643, i7 3, i32 -0.0872769, i7 4, i32 0.00459764, i7 5, i32 0.112507, i7 6, i32 -0.0206174, i7 7, i32 -0.00190916, i7 8, i32 -0.0464071, i7 9, i32 0.0616773, i7 10, i32 -0.00581256, i7 11, i32 0.00462231, i7 12, i32 0.0279285, i7 13, i32 0.000368482, i7 14, i32 -0.0159214, i7 15, i32 -0.0332451, i7 16, i32 -0.0665174, i7 17, i32 -0.00665057, i7 18, i32 -0.00183344, i7 19, i32 0.0367599, i7 20, i32 0.0481141, i7 21, i32 0.0229383, i7 22, i32 -0.0493268, i7 23, i32 -0.0043389, i7 24, i32 0.000208389, i7 25, i32 0.0206007, i7 26, i32 0.0288234, i7 27, i32 0.132456, i7 28, i32 0.0812408, i7 29, i32 0.0299105, i7 30, i32 0.0929197, i7 31, i32 -0.0538122, i7 32, i32 -0.0683834, i7 33, i32 0.058084, i7 34, i32 -0.0113471, i7 35, i32 0.0372272, i7 36, i32 0.00562673, i7 37, i32 -0.048938, i7 38, i32 -0.0145368, i7 39, i32 -0.0196679, i7 40, i32 -0.0204189, i7 41, i32 -0.00153352, i7 42, i32 0.0177481, i7 43, i32 0.0621924, i7 44, i32 -0.000203875, i7 45, i32 0.0113709, i7 46, i32 -0.0129315, i7 47, i32 -0.0333852, i7 48, i32 -0.0164323, i7 49, i32 -0.00688745, i7 50, i32 -0.0251892, i7 51, i32 0.0153073, i7 52, i32 -0.0148233, i7 53, i32 -0.0232433, i7 54, i32 -0.00116832, i7 55, i32 0.00852945, i7 56, i32 0.0314345, i7 57, i32 0.0199719, i7 58, i32 0.109118, i7 59, i32 0.0128578, i7 60, i32 0.0382928, i7 61, i32 -0.00304743, i7 62, i32 0.0272657, i7 63, i32 -0.0120438, i7 64, i32 -0.00461009, i7 65, i32 0.00868913, i7 66, i32 0.0433285, i7 67, i32 0.0205512, i7 68, i32 -0.0557855, i7 69, i32 -0.0884667, i7 70, i32 0.0637117, i7 71, i32 0.00308828, i7 72, i32 -0.0645744, i7 73, i32 0.00568133, i7 74, i32 0.0199587, i7 75, i32 0.0150284, i7 76, i32 0.0437164, i7 77, i32 -0.0687966, i7 78, i32 0.00268921, i7 79, i32 0.00518589, i7 80, i32 -0.010876, i7 81, i32 0.071864, i7 82, i32 0.00815591, i7 83, i32 0.0114285, i7 84, i32 -0.0261868, i7 85, i32 -0.0287866, i7 86, i32 -0.117564, i7 87, i32 -0.0352888, i7 88, i32 -0.043497, i7 89, i32 0.0033634, i7 90, i32 0.00274977, i7 91, i32 -0.0182649, i7 92, i32 0.0206181, i7 93, i32 -0.0166003, i7 94, i32 0.0570623, i7 95, i32 -0.0356626, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 492 'sparsemux' 'tmp_54' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (1.18ns)   --->   "%tmp_55 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00772407, i7 1, i32 0.0980097, i7 2, i32 -0.0428689, i7 3, i32 0.121941, i7 4, i32 0.0382066, i7 5, i32 0.00603649, i7 6, i32 0.0166527, i7 7, i32 -0.00619474, i7 8, i32 -0.0271533, i7 9, i32 0.0269298, i7 10, i32 -0.00460076, i7 11, i32 0.0444332, i7 12, i32 -0.00403324, i7 13, i32 0.0207666, i7 14, i32 -0.0270957, i7 15, i32 0.00392152, i7 16, i32 0.00652061, i7 17, i32 -0.044773, i7 18, i32 -0.0598361, i7 19, i32 -0.0183545, i7 20, i32 -0.00299199, i7 21, i32 0.024327, i7 22, i32 -0.0324856, i7 23, i32 -0.00644075, i7 24, i32 0.0106228, i7 25, i32 0.0179096, i7 26, i32 -0.0776664, i7 27, i32 -0.00887689, i7 28, i32 0.0301022, i7 29, i32 -0.0459814, i7 30, i32 0.0708735, i7 31, i32 -0.0962918, i7 32, i32 0.0678369, i7 33, i32 -0.0590568, i7 34, i32 0.0407255, i7 35, i32 -0.00482232, i7 36, i32 0.0122206, i7 37, i32 -0.0396105, i7 38, i32 0.0828189, i7 39, i32 0.0119667, i7 40, i32 -0.0149603, i7 41, i32 0.0037175, i7 42, i32 0.00419608, i7 43, i32 -0.00419375, i7 44, i32 0.00786223, i7 45, i32 -0.0172226, i7 46, i32 0.0168909, i7 47, i32 0.0182282, i7 48, i32 0.00833911, i7 49, i32 -0.0276874, i7 50, i32 0.00295951, i7 51, i32 -0.000250795, i7 52, i32 -0.0012354, i7 53, i32 -0.0285713, i7 54, i32 0.061124, i7 55, i32 0.0327135, i7 56, i32 0.00400457, i7 57, i32 0.0477978, i7 58, i32 -0.0607913, i7 59, i32 -0.0067714, i7 60, i32 -0.0239427, i7 61, i32 -0.00516144, i7 62, i32 0.0270741, i7 63, i32 -0.00539982, i7 64, i32 -0.00662403, i7 65, i32 0.0201783, i7 66, i32 -0.068355, i7 67, i32 -0.00503041, i7 68, i32 0.0634189, i7 69, i32 0.109289, i7 70, i32 -0.0740706, i7 71, i32 -2.07525e-05, i7 72, i32 0.031235, i7 73, i32 0.0111768, i7 74, i32 -0.0117787, i7 75, i32 -0.0459694, i7 76, i32 0.0226598, i7 77, i32 0.0432226, i7 78, i32 0.00308683, i7 79, i32 -0.0328486, i7 80, i32 -0.00154471, i7 81, i32 -0.00463124, i7 82, i32 -0.0235845, i7 83, i32 0.00255712, i7 84, i32 -0.0498728, i7 85, i32 -0.0385411, i7 86, i32 -0.00793172, i7 87, i32 0.0221429, i7 88, i32 -0.0128831, i7 89, i32 0.0045, i7 90, i32 -0.056939, i7 91, i32 0.0053416, i7 92, i32 0.00109981, i7 93, i32 0.00101797, i7 94, i32 -0.0350895, i7 95, i32 0.0513139, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 493 'sparsemux' 'tmp_55' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (1.18ns)   --->   "%tmp_56 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0351992, i7 1, i32 0.124988, i7 2, i32 -0.0167707, i7 3, i32 0.104566, i7 4, i32 0.0216987, i7 5, i32 0.0144884, i7 6, i32 0.00156523, i7 7, i32 -0.0805598, i7 8, i32 -0.0292408, i7 9, i32 -0.0496454, i7 10, i32 -0.00971727, i7 11, i32 -0.0109985, i7 12, i32 -0.0267717, i7 13, i32 -0.107917, i7 14, i32 -0.000352076, i7 15, i32 0.00485373, i7 16, i32 0.00577802, i7 17, i32 -0.0338087, i7 18, i32 0.147394, i7 19, i32 0.0140754, i7 20, i32 -0.083299, i7 21, i32 -0.0847996, i7 22, i32 -0.0420379, i7 23, i32 -0.120811, i7 24, i32 -0.00620266, i7 25, i32 0.0220744, i7 26, i32 -0.0526526, i7 27, i32 -0.0343807, i7 28, i32 0.0622302, i7 29, i32 -0.0242, i7 30, i32 0.0501506, i7 31, i32 -0.0021922, i7 32, i32 0.069395, i7 33, i32 -0.0534673, i7 34, i32 0.0686387, i7 35, i32 0.00279832, i7 36, i32 0.0655918, i7 37, i32 0.0437997, i7 38, i32 0.157077, i7 39, i32 0.000595033, i7 40, i32 -0.0172494, i7 41, i32 -0.0389123, i7 42, i32 0.0129553, i7 43, i32 -0.0870688, i7 44, i32 0.0111159, i7 45, i32 -0.00152152, i7 46, i32 0.00693703, i7 47, i32 -0.0414669, i7 48, i32 0.00280435, i7 49, i32 0.0146483, i7 50, i32 -0.0309655, i7 51, i32 -0.00450166, i7 52, i32 -0.00325576, i7 53, i32 0.0366299, i7 54, i32 0.0321806, i7 55, i32 0.0322386, i7 56, i32 0.00284207, i7 57, i32 0.0357986, i7 58, i32 -0.0696893, i7 59, i32 -0.00557194, i7 60, i32 -0.0286558, i7 61, i32 -0.00718751, i7 62, i32 0.0280441, i7 63, i32 -0.00427646, i7 64, i32 0.00149109, i7 65, i32 0.0078422, i7 66, i32 -0.0692111, i7 67, i32 -0.0088083, i7 68, i32 0.0563497, i7 69, i32 0.104286, i7 70, i32 -0.0858594, i7 71, i32 -0.00444319, i7 72, i32 0.00538217, i7 73, i32 0.0215828, i7 74, i32 -0.00310829, i7 75, i32 -0.0359414, i7 76, i32 0.00705591, i7 77, i32 0.0518797, i7 78, i32 0.00489809, i7 79, i32 0.0234685, i7 80, i32 0.0114594, i7 81, i32 -0.0142695, i7 82, i32 -0.0279063, i7 83, i32 -0.046906, i7 84, i32 -0.0358609, i7 85, i32 -0.0370653, i7 86, i32 -0.00823884, i7 87, i32 0.0449604, i7 88, i32 -0.0221493, i7 89, i32 0.00488312, i7 90, i32 -0.0088147, i7 91, i32 -0.00523813, i7 92, i32 -0.00886861, i7 93, i32 -0.00211979, i7 94, i32 -0.0285546, i7 95, i32 0.0421495, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 494 'sparsemux' 'tmp_56' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (1.18ns)   --->   "%tmp_57 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0724332, i7 1, i32 0.0878056, i7 2, i32 -0.0386807, i7 3, i32 0.0949053, i7 4, i32 0.00125563, i7 5, i32 0.0360263, i7 6, i32 0.00433647, i7 7, i32 -0.0312105, i7 8, i32 -0.0198438, i7 9, i32 0.00116103, i7 10, i32 -0.00973236, i7 11, i32 -0.138286, i7 12, i32 -0.0594972, i7 13, i32 -0.0802979, i7 14, i32 0.0297383, i7 15, i32 0.0156962, i7 16, i32 -0.0130125, i7 17, i32 -0.0473615, i7 18, i32 0.0446314, i7 19, i32 0.0469539, i7 20, i32 -0.135471, i7 21, i32 0.125421, i7 22, i32 -0.0563052, i7 23, i32 0.146136, i7 24, i32 -0.00879496, i7 25, i32 0.0292514, i7 26, i32 -0.0402105, i7 27, i32 0.000460485, i7 28, i32 0.039309, i7 29, i32 -0.0104158, i7 30, i32 -0.0236816, i7 31, i32 0.152729, i7 32, i32 0.0827961, i7 33, i32 -0.0594693, i7 34, i32 0.0548682, i7 35, i32 0.0205352, i7 36, i32 -0.0383672, i7 37, i32 0.133596, i7 38, i32 0.219335, i7 39, i32 0.0053238, i7 40, i32 0.0128769, i7 41, i32 0.000384579, i7 42, i32 0.00705474, i7 43, i32 -0.0602494, i7 44, i32 0.008595, i7 45, i32 -0.00539396, i7 46, i32 0.00321386, i7 47, i32 0.0623339, i7 48, i32 0.00239441, i7 49, i32 0.0204039, i7 50, i32 -0.100978, i7 51, i32 0.00183142, i7 52, i32 -0.00211615, i7 53, i32 0.0845242, i7 54, i32 0.00725655, i7 55, i32 0.0289841, i7 56, i32 0.0205018, i7 57, i32 0.0426977, i7 58, i32 -0.0934508, i7 59, i32 -0.00536201, i7 60, i32 -0.0276168, i7 61, i32 0.0201653, i7 62, i32 0.00692223, i7 63, i32 -0.0059577, i7 64, i32 0.0048081, i7 65, i32 0.00129883, i7 66, i32 -0.0515434, i7 67, i32 -0.0120728, i7 68, i32 0.0467269, i7 69, i32 0.102189, i7 70, i32 -0.078754, i7 71, i32 -0.00252056, i7 72, i32 -0.00311238, i7 73, i32 0.0231683, i7 74, i32 0.00746276, i7 75, i32 -0.0342829, i7 76, i32 0.00662395, i7 77, i32 0.0611219, i7 78, i32 -0.00250875, i7 79, i32 0.0559661, i7 80, i32 0.0182398, i7 81, i32 -0.0307633, i7 82, i32 -0.0335722, i7 83, i32 -0.0887335, i7 84, i32 -0.0261619, i7 85, i32 -0.0288857, i7 86, i32 -0.0109408, i7 87, i32 0.0592674, i7 88, i32 -0.0134077, i7 89, i32 0.0147322, i7 90, i32 0.022321, i7 91, i32 -0.00347204, i7 92, i32 0.000620929, i7 93, i32 -0.00333628, i7 94, i32 -0.0274831, i7 95, i32 0.0349331, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 495 'sparsemux' 'tmp_57' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (1.18ns)   --->   "%tmp_58 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0642449, i7 1, i32 -0.0185606, i7 2, i32 -0.0148009, i7 3, i32 0.0688759, i7 4, i32 -0.0610021, i7 5, i32 0.0739615, i7 6, i32 -0.00107657, i7 7, i32 0.0449937, i7 8, i32 0.0109916, i7 9, i32 0.06733, i7 10, i32 -0.00894284, i7 11, i32 0.139295, i7 12, i32 -0.0732838, i7 13, i32 0.0657597, i7 14, i32 0.0431933, i7 15, i32 0.0418452, i7 16, i32 -0.0339008, i7 17, i32 -0.0682779, i7 18, i32 -0.217597, i7 19, i32 0.0564216, i7 20, i32 -0.0949077, i7 21, i32 -0.0988688, i7 22, i32 -0.0898851, i7 23, i32 0.137125, i7 24, i32 -0.00913702, i7 25, i32 0.0329363, i7 26, i32 -0.0256793, i7 27, i32 0.0730838, i7 28, i32 0.0109884, i7 29, i32 0.00755118, i7 30, i32 -0.128051, i7 31, i32 0.108439, i7 32, i32 0.0721583, i7 33, i32 -0.0561109, i7 34, i32 0.0334713, i7 35, i32 0.0478223, i7 36, i32 -0.0816611, i7 37, i32 0.0181554, i7 38, i32 0.247517, i7 39, i32 0.0159265, i7 40, i32 0.0906596, i7 41, i32 0.0246527, i7 42, i32 0.00450268, i7 43, i32 0.0902917, i7 44, i32 -0.00915537, i7 45, i32 -0.00249626, i7 46, i32 -0.00634875, i7 47, i32 -0.103779, i7 48, i32 -0.00368125, i7 49, i32 -0.000294989, i7 50, i32 -0.158328, i7 51, i32 0.00826204, i7 52, i32 0.0111842, i7 53, i32 0.00153885, i7 54, i32 -0.0150787, i7 55, i32 0.0147536, i7 56, i32 0.0412564, i7 57, i32 0.0481761, i7 58, i32 -0.0950258, i7 59, i32 0.000448567, i7 60, i32 -0.0227729, i7 61, i32 0.0433569, i7 62, i32 -0.0421488, i7 63, i32 0.00365754, i7 64, i32 0.00975011, i7 65, i32 -0.0254477, i7 66, i32 -0.0239745, i7 67, i32 -0.0155601, i7 68, i32 0.0343615, i7 69, i32 0.0879572, i7 70, i32 -0.0556146, i7 71, i32 0.00153437, i7 72, i32 -0.00884713, i7 73, i32 0.0268382, i7 74, i32 0.0196096, i7 75, i32 -0.0291197, i7 76, i32 0.00492137, i7 77, i32 0.0601103, i7 78, i32 -0.0055904, i7 79, i32 -0.112351, i7 80, i32 0.00881055, i7 81, i32 -0.0472594, i7 82, i32 -0.0184698, i7 83, i32 -0.141031, i7 84, i32 -0.0292058, i7 85, i32 -0.0254421, i7 86, i32 -0.00173977, i7 87, i32 0.0467759, i7 88, i32 0.00617465, i7 89, i32 0.0311159, i7 90, i32 0.0399319, i7 91, i32 -0.00467317, i7 92, i32 0.0305082, i7 93, i32 0.00752411, i7 94, i32 -0.0116975, i7 95, i32 0.0293877, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 496 'sparsemux' 'tmp_58' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (1.18ns)   --->   "%tmp_59 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0275668, i7 1, i32 -0.124702, i7 2, i32 0.00126598, i7 3, i32 0.0389639, i7 4, i32 -0.162642, i7 5, i32 0.0918597, i7 6, i32 0.000600105, i7 7, i32 0.10285, i7 8, i32 0.0319759, i7 9, i32 -0.10551, i7 10, i32 -0.00537075, i7 11, i32 0.0298975, i7 12, i32 -0.0772331, i7 13, i32 0.0917092, i7 14, i32 0.052158, i7 15, i32 0.0374772, i7 16, i32 0.0142451, i7 17, i32 -0.0903444, i7 18, i32 0.0177076, i7 19, i32 0.054313, i7 20, i32 -0.026517, i7 21, i32 -0.0228744, i7 22, i32 -0.097271, i7 23, i32 -0.196086, i7 24, i32 -0.00166043, i7 25, i32 0.0222213, i7 26, i32 -0.00471802, i7 27, i32 0.141699, i7 28, i32 -0.038297, i7 29, i32 0.0336141, i7 30, i32 -0.173577, i7 31, i32 -0.138349, i7 32, i32 0.0430934, i7 33, i32 -0.0360034, i7 34, i32 0.0475921, i7 35, i32 0.0430648, i7 36, i32 -0.0385208, i7 37, i32 -0.198838, i7 38, i32 0.21618, i7 39, i32 0.0132082, i7 40, i32 0.103748, i7 41, i32 0.0614853, i7 42, i32 0.00772753, i7 43, i32 0.144683, i7 44, i32 -0.000465696, i7 45, i32 0.0128512, i7 46, i32 0.0105191, i7 47, i32 0.142016, i7 48, i32 0.00597147, i7 49, i32 0.0225688, i7 50, i32 -0.137603, i7 51, i32 0.00727089, i7 52, i32 -0.0212044, i7 53, i32 -0.140516, i7 54, i32 -0.0346845, i7 55, i32 -0.0161708, i7 56, i32 0.0572335, i7 57, i32 0.0393917, i7 58, i32 -0.062589, i7 59, i32 0.00497373, i7 60, i32 -0.00924032, i7 61, i32 -0.0415823, i7 62, i32 -0.11929, i7 63, i32 0.0244076, i7 64, i32 0.0113259, i7 65, i32 -0.0658434, i7 66, i32 0.0176187, i7 67, i32 -0.0178234, i7 68, i32 0.00814321, i7 69, i32 0.0565615, i7 70, i32 -0.00929482, i7 71, i32 0.00167886, i7 72, i32 -0.0163176, i7 73, i32 0.0337124, i7 74, i32 0.0260271, i7 75, i32 -0.0326603, i7 76, i32 0.00692376, i7 77, i32 0.0541562, i7 78, i32 -0.00587138, i7 79, i32 0.051148, i7 80, i32 0.00120645, i7 81, i32 -0.0437093, i7 82, i32 0.00127313, i7 83, i32 -0.182681, i7 84, i32 -0.0262564, i7 85, i32 -0.0300962, i7 86, i32 0.0400178, i7 87, i32 0.0206364, i7 88, i32 0.0630503, i7 89, i32 0.0277793, i7 90, i32 0.0415298, i7 91, i32 -0.000410999, i7 92, i32 -0.0274988, i7 93, i32 0.0203863, i7 94, i32 0.00753825, i7 95, i32 0.0334501, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 497 'sparsemux' 'tmp_59' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (1.18ns)   --->   "%tmp_60 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.040719, i7 1, i32 -0.169513, i7 2, i32 -0.00205371, i7 3, i32 -0.00324872, i7 4, i32 -0.214946, i7 5, i32 0.127654, i7 6, i32 -0.00242696, i7 7, i32 0.0758849, i7 8, i32 0.047142, i7 9, i32 0.117797, i7 10, i32 -0.00702131, i7 11, i32 -0.111928, i7 12, i32 -0.0477002, i7 13, i32 0.0615697, i7 14, i32 0.033931, i7 15, i32 0.0240179, i7 16, i32 0.115497, i7 17, i32 -0.0960024, i7 18, i32 0.116449, i7 19, i32 -0.0267786, i7 20, i32 0.0312794, i7 21, i32 0.150913, i7 22, i32 -0.0269712, i7 23, i32 -0.0196553, i7 24, i32 -0.00126459, i7 25, i32 0.0336428, i7 26, i32 0.0297758, i7 27, i32 0.137907, i7 28, i32 -0.103843, i7 29, i32 0.0486163, i7 30, i32 -0.166134, i7 31, i32 -0.181989, i7 32, i32 0.0276398, i7 33, i32 -0.00606933, i7 34, i32 0.0389477, i7 35, i32 0.0355516, i7 36, i32 0.00567614, i7 37, i32 -0.152452, i7 38, i32 0.172409, i7 39, i32 0.0106689, i7 40, i32 -0.0522987, i7 41, i32 0.0738245, i7 42, i32 -0.00289557, i7 43, i32 0.080731, i7 44, i32 -0.0115324, i7 45, i32 0.007039, i7 46, i32 0.0183308, i7 47, i32 -0.108091, i7 48, i32 0.00399744, i7 49, i32 0.0204071, i7 50, i32 -0.0513683, i7 51, i32 0.0121642, i7 52, i32 0.011339, i7 53, i32 -0.189121, i7 54, i32 -0.0444001, i7 55, i32 -0.0467236, i7 56, i32 0.065122, i7 57, i32 0.0457515, i7 58, i32 -0.0186577, i7 59, i32 0.0120406, i7 60, i32 -0.00193137, i7 61, i32 -0.0734272, i7 62, i32 -0.191692, i7 63, i32 0.0377902, i7 64, i32 0.0138422, i7 65, i32 -0.0934526, i7 66, i32 0.0443928, i7 67, i32 0.00268672, i7 68, i32 -0.0258579, i7 69, i32 0.0105156, i7 70, i32 0.0319845, i7 71, i32 -0.00267993, i7 72, i32 -0.0212897, i7 73, i32 0.0416127, i7 74, i32 0.027407, i7 75, i32 -0.0422436, i7 76, i32 0.00825339, i7 77, i32 0.0372069, i7 78, i32 -0.0166101, i7 79, i32 0.0730286, i7 80, i32 -0.001289, i7 81, i32 -0.0301184, i7 82, i32 0.0272536, i7 83, i32 -0.182182, i7 84, i32 -0.0204998, i7 85, i32 -0.0273247, i7 86, i32 0.114819, i7 87, i32 -0.00936184, i7 88, i32 0.132803, i7 89, i32 0.0255788, i7 90, i32 0.0205451, i7 91, i32 -0.0126698, i7 92, i32 -0.0116104, i7 93, i32 0.0262194, i7 94, i32 0.0268591, i7 95, i32 0.0265197, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 498 'sparsemux' 'tmp_60' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (1.18ns)   --->   "%tmp_61 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.102194, i7 1, i32 -0.134354, i7 2, i32 0.0127671, i7 3, i32 -0.0375175, i7 4, i32 -0.119843, i7 5, i32 0.154359, i7 6, i32 -0.00127682, i7 7, i32 0.00832313, i7 8, i32 0.0435842, i7 9, i32 -0.0713001, i7 10, i32 -0.007582, i7 11, i32 0.0761597, i7 12, i32 -0.0120015, i7 13, i32 0.0193982, i7 14, i32 0.0158418, i7 15, i32 -0.00454145, i7 16, i32 -0.0766793, i7 17, i32 -0.0770591, i7 18, i32 -0.0275333, i7 19, i32 -0.0903163, i7 20, i32 0.143696, i7 21, i32 -0.177431, i7 22, i32 0.0544945, i7 23, i32 0.0652787, i7 24, i32 -0.00341453, i7 25, i32 0.0316671, i7 26, i32 0.054073, i7 27, i32 0.0191736, i7 28, i32 -0.106533, i7 29, i32 0.0527238, i7 30, i32 -0.108567, i7 31, i32 0.0365144, i7 32, i32 0.00270413, i7 33, i32 0.026825, i7 34, i32 0.0120143, i7 35, i32 0.022133, i7 36, i32 0.123536, i7 37, i32 0.101108, i7 38, i32 0.125369, i7 39, i32 0.0181879, i7 40, i32 -0.136963, i7 41, i32 -0.0358271, i7 42, i32 -0.00864609, i7 43, i32 0.0107853, i7 44, i32 -0.0138825, i7 45, i32 -0.00127072, i7 46, i32 -0.00435801, i7 47, i32 -0.000575144, i7 48, i32 -0.000525454, i7 49, i32 -0.00211157, i7 50, i32 0.0342707, i7 51, i32 0.00198356, i7 52, i32 -0.0515572, i7 53, i32 -0.0625531, i7 54, i32 -0.0275079, i7 55, i32 -0.0742472, i7 56, i32 0.068202, i7 57, i32 0.0391533, i7 58, i32 0.0330796, i7 59, i32 0.0204024, i7 60, i32 0.00466959, i7 61, i32 0.0408975, i7 62, i32 -0.18048, i7 63, i32 0.0323467, i7 64, i32 0.00951879, i7 65, i32 -0.0751013, i7 66, i32 0.0624978, i7 67, i32 0.0096778, i7 68, i32 -0.0485117, i7 69, i32 -0.0335507, i7 70, i32 0.0589525, i7 71, i32 0.00579783, i7 72, i32 -0.0232107, i7 73, i32 0.0440767, i7 74, i32 0.0257141, i7 75, i32 -0.0436254, i7 76, i32 0.00895715, i7 77, i32 0.00490879, i7 78, i32 -0.0198539, i7 79, i32 -0.0879093, i7 80, i32 0.0114725, i7 81, i32 -0.00451156, i7 82, i32 0.0474512, i7 83, i32 -0.138256, i7 84, i32 -0.022753, i7 85, i32 -0.0236192, i7 86, i32 0.168945, i7 87, i32 -0.0258129, i7 88, i32 0.144332, i7 89, i32 0.013626, i7 90, i32 0.000274942, i7 91, i32 -0.0226864, i7 92, i32 0.0344075, i7 93, i32 0.0198957, i7 94, i32 0.0519477, i7 95, i32 0.00269573, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 499 'sparsemux' 'tmp_61' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (1.18ns)   --->   "%tmp_62 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.109643, i7 1, i32 -0.072831, i7 2, i32 0.02751, i7 3, i32 -0.071203, i7 4, i32 0.0633989, i7 5, i32 0.161365, i7 6, i32 -0.000912223, i7 7, i32 -0.0357285, i7 8, i32 0.0268735, i7 9, i32 -0.0280745, i7 10, i32 -0.00556419, i7 11, i32 0.0128878, i7 12, i32 0.0173713, i7 13, i32 -0.0445521, i7 14, i32 0.00666795, i7 15, i32 -0.0182846, i7 16, i32 -0.120119, i7 17, i32 -0.0536111, i7 18, i32 -0.00619296, i7 19, i32 -0.058262, i7 20, i32 0.216137, i7 21, i32 0.0897632, i7 22, i32 0.125562, i7 23, i32 -0.0114644, i7 24, i32 0.000993469, i7 25, i32 0.0206593, i7 26, i32 0.0567988, i7 27, i32 -0.126809, i7 28, i32 -0.0736202, i7 29, i32 0.0500834, i7 30, i32 -0.000810277, i7 31, i32 0.0535595, i7 32, i32 -0.0172871, i7 33, i32 0.0765918, i7 34, i32 0.00799223, i7 35, i32 0.00845935, i7 36, i32 0.0220992, i7 37, i32 0.219066, i7 38, i32 0.0677003, i7 39, i32 0.0120813, i7 40, i32 -0.0166687, i7 41, i32 -0.0950516, i7 42, i32 0.00253831, i7 43, i32 -0.13783, i7 44, i32 -0.00678564, i7 45, i32 0.0084787, i7 46, i32 0.0043456, i7 47, i32 0.136253, i7 48, i32 -0.00258555, i7 49, i32 -0.0127836, i7 50, i32 0.0565459, i7 51, i32 0.000113955, i7 52, i32 -0.039974, i7 53, i32 0.10545, i7 54, i32 -0.0123376, i7 55, i32 -0.0852161, i7 56, i32 0.0684814, i7 57, i32 0.0383341, i7 58, i32 0.0742935, i7 59, i32 0.0200825, i7 60, i32 0.0177486, i7 61, i32 0.0260969, i7 62, i32 -0.109966, i7 63, i32 0.0398564, i7 64, i32 0.00837494, i7 65, i32 -0.032531, i7 66, i32 0.0513042, i7 67, i32 0.000448443, i7 68, i32 -0.0604555, i7 69, i32 -0.0738804, i7 70, i32 0.0743188, i7 71, i32 0.00744246, i7 72, i32 -0.0314944, i7 73, i32 0.0421617, i7 74, i32 0.0252015, i7 75, i32 -0.0321569, i7 76, i32 0.0230513, i7 77, i32 -0.0468946, i7 78, i32 -0.0224219, i7 79, i32 0.0555899, i7 80, i32 0.00249236, i7 81, i32 0.0349972, i7 82, i32 0.0618648, i7 83, i32 -0.0829031, i7 84, i32 -0.0241946, i7 85, i32 -0.0284561, i7 86, i32 0.109009, i7 87, i32 -0.0414527, i7 88, i32 0.0854806, i7 89, i32 0.00449491, i7 90, i32 -0.00867412, i7 91, i32 -0.022545, i7 92, i32 0.00456628, i7 93, i32 0.0135484, i7 94, i32 0.0720023, i7 95, i32 -0.00977571, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 500 'sparsemux' 'tmp_62' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (1.18ns)   --->   "%tmp_63 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0716958, i7 1, i32 -0.0247445, i7 2, i32 0.0203435, i7 3, i32 -0.0863976, i7 4, i32 0.170496, i7 5, i32 0.139367, i7 6, i32 -0.0215107, i7 7, i32 -0.035668, i7 8, i32 -0.00200418, i7 9, i32 0.114663, i7 10, i32 -0.00663263, i7 11, i32 -0.0362174, i7 12, i32 0.0338273, i7 13, i32 -0.0615042, i7 14, i32 -0.0164167, i7 15, i32 -0.0287919, i7 16, i32 0.130514, i7 17, i32 -0.0286487, i7 18, i32 -5.45957e-05, i7 19, i32 -0.0117218, i7 20, i32 0.0937408, i7 21, i32 0.0106572, i7 22, i32 0.110801, i7 23, i32 0.027866, i7 24, i32 0.000932785, i7 25, i32 0.0350518, i7 26, i32 0.0477251, i7 27, i32 -0.204993, i7 28, i32 0.0201148, i7 29, i32 0.0285643, i7 30, i32 0.0800299, i7 31, i32 0.0927925, i7 32, i32 -0.0388706, i7 33, i32 0.107791, i7 34, i32 -0.00930096, i7 35, i32 -0.00294967, i7 36, i32 -0.0664728, i7 37, i32 0.0512132, i7 38, i32 0.0315004, i7 39, i32 0.0115851, i7 40, i32 0.0678668, i7 41, i32 -0.0719934, i7 42, i32 0.00579365, i7 43, i32 -0.135073, i7 44, i32 -0.0106904, i7 45, i32 -0.0131559, i7 46, i32 0.00359724, i7 47, i32 -0.184629, i7 48, i32 -0.00816626, i7 49, i32 -0.0102971, i7 50, i32 0.0408778, i7 51, i32 0.00364904, i7 52, i32 0.123256, i7 53, i32 0.160532, i7 54, i32 -0.00463717, i7 55, i32 -0.0797028, i7 56, i32 0.0568751, i7 57, i32 0.0322905, i7 58, i32 0.105076, i7 59, i32 0.012585, i7 60, i32 0.025417, i7 61, i32 -0.000609412, i7 62, i32 -0.0312623, i7 63, i32 0.0250178, i7 64, i32 0.0039536, i7 65, i32 -0.00613645, i7 66, i32 0.0425229, i7 67, i32 -0.0165584, i7 68, i32 -0.0532412, i7 69, i32 -0.0950882, i7 70, i32 0.0782065, i7 71, i32 0.00595626, i7 72, i32 -0.047091, i7 73, i32 0.0404821, i7 74, i32 0.0112475, i7 75, i32 -0.00711474, i7 76, i32 0.0282742, i7 77, i32 -0.0775017, i7 78, i32 -0.0127627, i7 79, i32 -0.0251383, i7 80, i32 -0.00997484, i7 81, i32 0.0617886, i7 82, i32 0.0600354, i7 83, i32 -0.0419826, i7 84, i32 -0.0200859, i7 85, i32 -0.0347949, i7 86, i32 -0.0172249, i7 87, i32 -0.0398718, i7 88, i32 0.015444, i7 89, i32 -0.00465462, i7 90, i32 -0.00155742, i7 91, i32 -0.0226446, i7 92, i32 -0.0569753, i7 93, i32 0.00350038, i7 94, i32 0.0658415, i7 95, i32 -0.0211448, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 501 'sparsemux' 'tmp_63' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 502 [1/1] (1.18ns)   --->   "%tmp_64 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0240517, i7 1, i32 -0.00767408, i7 2, i32 0.0123003, i7 3, i32 -0.0774433, i7 4, i32 0.150286, i7 5, i32 0.0750294, i7 6, i32 -0.0141337, i7 7, i32 -0.0126129, i7 8, i32 -0.0235727, i7 9, i32 -0.088232, i7 10, i32 -0.00834791, i7 11, i32 0.00382395, i7 12, i32 0.0172485, i7 13, i32 0.00265476, i7 14, i32 -0.0204466, i7 15, i32 -0.0291075, i7 16, i32 0.0540269, i7 17, i32 -0.0195968, i7 18, i32 0.000160141, i7 19, i32 0.0390461, i7 20, i32 -0.0600583, i7 21, i32 -0.0453565, i7 22, i32 0.0637823, i7 23, i32 -0.000870169, i7 24, i32 0.00233865, i7 25, i32 0.0195042, i7 26, i32 0.0266364, i7 27, i32 -0.0966991, i7 28, i32 0.076079, i7 29, i32 0.0269844, i7 30, i32 0.113423, i7 31, i32 -0.000589812, i7 32, i32 -0.040909, i7 33, i32 0.110929, i7 34, i32 -0.0103898, i7 35, i32 -0.0156598, i7 36, i32 -0.00236714, i7 37, i32 -0.0907985, i7 38, i32 0.0106232, i7 39, i32 0.0241032, i7 40, i32 0.0170714, i7 41, i32 0.00822397, i7 42, i32 0.0136634, i7 43, i32 0.0387889, i7 44, i32 -0.00303027, i7 45, i32 -0.0113445, i7 46, i32 0.00613559, i7 47, i32 0.108524, i7 48, i32 -0.00835639, i7 49, i32 -0.00391174, i7 50, i32 0.00984035, i7 51, i32 0.00703557, i7 52, i32 -0.0213908, i7 53, i32 0.0717492, i7 54, i32 0.00180824, i7 55, i32 -0.0474936, i7 56, i32 0.0407512, i7 57, i32 0.0195511, i7 58, i32 0.116021, i7 59, i32 0.0171721, i7 60, i32 0.0262086, i7 61, i32 0.00600277, i7 62, i32 0.0191157, i7 63, i32 0.0109412, i7 64, i32 0.00171764, i7 65, i32 0.0112689, i7 66, i32 0.0308799, i7 67, i32 0.0318768, i7 68, i32 -0.0454507, i7 69, i32 -0.0991137, i7 70, i32 0.0683083, i7 71, i32 0.00495376, i7 72, i32 -0.054791, i7 73, i32 0.0260406, i7 74, i32 0.00381238, i7 75, i32 0.00790991, i7 76, i32 0.0341946, i7 77, i32 -0.0818061, i7 78, i32 -0.0102751, i7 79, i32 -0.00571677, i7 80, i32 -0.0175065, i7 81, i32 0.0816655, i7 82, i32 0.0349363, i7 83, i32 -0.00981461, i7 84, i32 -0.0188032, i7 85, i32 -0.033442, i7 86, i32 -0.105511, i7 87, i32 -0.0358094, i7 88, i32 -0.0201652, i7 89, i32 -0.0106133, i7 90, i32 -0.00851231, i7 91, i32 -0.0115337, i7 92, i32 0.0502804, i7 93, i32 -0.0130679, i7 94, i32 0.0703727, i7 95, i32 -0.0270532, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 502 'sparsemux' 'tmp_64' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (1.18ns)   --->   "%tmp_65 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00424658, i7 1, i32 -0.0225236, i7 2, i32 0.0399267, i7 3, i32 -0.0826233, i7 4, i32 0.0576638, i7 5, i32 0.0219904, i7 6, i32 -0.0339358, i7 7, i32 0.0004448, i7 8, i32 -0.0452032, i7 9, i32 0.0235389, i7 10, i32 -0.00416126, i7 11, i32 0.00376257, i7 12, i32 0.00995373, i7 13, i32 0.0177147, i7 14, i32 -0.0179618, i7 15, i32 -0.0421261, i7 16, i32 -0.0661902, i7 17, i32 -0.0283604, i7 18, i32 0.00710383, i7 19, i32 0.0346987, i7 20, i32 -0.0803472, i7 21, i32 0.0246394, i7 22, i32 0.0187584, i7 23, i32 -0.0167315, i7 24, i32 -0.00797993, i7 25, i32 0.0207344, i7 26, i32 0.0103914, i7 27, i32 0.060433, i7 28, i32 0.0738211, i7 29, i32 0.0282457, i7 30, i32 0.101038, i7 31, i32 -0.0582937, i7 32, i32 -0.048034, i7 33, i32 0.100192, i7 34, i32 -0.0193831, i7 35, i32 -0.00848958, i7 36, i32 0.0168187, i7 37, i32 -0.0290741, i7 38, i32 0.00262381, i7 39, i32 0.00598892, i7 40, i32 -0.0122155, i7 41, i32 0.058748, i7 42, i32 0.00861345, i7 43, i32 0.0713748, i7 44, i32 -0.000961434, i7 45, i32 0.0181918, i7 46, i32 -0.00288285, i7 47, i32 -0.0273696, i7 48, i32 -0.0100199, i7 49, i32 -0.00256008, i7 50, i32 -0.000244491, i7 51, i32 0.0150353, i7 52, i32 -0.0188726, i7 53, i32 -0.0595116, i7 54, i32 0.00441501, i7 55, i32 -8.39287e-05, i7 56, i32 0.0303311, i7 57, i32 0.0200109, i7 58, i32 0.113338, i7 59, i32 0.00952245, i7 60, i32 0.0282495, i7 61, i32 -0.00154416, i7 62, i32 0.040485, i7 63, i32 -0.00332655, i7 64, i32 -0.000593808, i7 65, i32 0.0131543, i7 66, i32 0.0372239, i7 67, i32 0.0322829, i7 68, i32 -0.0477797, i7 69, i32 -0.0979171, i7 70, i32 0.0645967, i7 71, i32 0.00410017, i7 72, i32 -0.064753, i7 73, i32 0.0142507, i7 74, i32 -0.00439482, i7 75, i32 0.0249774, i7 76, i32 0.0385381, i7 77, i32 -0.0741929, i7 78, i32 0.000458343, i7 79, i32 0.0100439, i7 80, i32 -0.0125339, i7 81, i32 0.0793491, i7 82, i32 0.0211708, i7 83, i32 0.00780252, i7 84, i32 -0.0286202, i7 85, i32 -0.0459536, i7 86, i32 -0.120094, i7 87, i32 -0.0310312, i7 88, i32 -0.0342087, i7 89, i32 -0.00236581, i7 90, i32 -0.00231928, i7 91, i32 -0.00541466, i7 92, i32 -0.0208875, i7 93, i32 -0.0206922, i7 94, i32 0.0687523, i7 95, i32 -0.0295544, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 503 'sparsemux' 'tmp_65' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (1.18ns)   --->   "%tmp_66 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.015526, i7 1, i32 0.0612171, i7 2, i32 -0.0204301, i7 3, i32 0.11642, i7 4, i32 0.0309607, i7 5, i32 0.0339686, i7 6, i32 0.00659178, i7 7, i32 -0.031101, i7 8, i32 -0.0256996, i7 9, i32 0.0057742, i7 10, i32 -0.00647643, i7 11, i32 0.0538129, i7 12, i32 -0.0460507, i7 13, i32 0.0761785, i7 14, i32 -0.0368755, i7 15, i32 0.0115785, i7 16, i32 0.00734206, i7 17, i32 -0.000298941, i7 18, i32 -0.0745714, i7 19, i32 -0.0102293, i7 20, i32 -0.0501305, i7 21, i32 0.0173124, i7 22, i32 0.0176607, i7 23, i32 0.0520138, i7 24, i32 0.0203044, i7 25, i32 0.0271455, i7 26, i32 -0.0782341, i7 27, i32 0.0087444, i7 28, i32 0.023569, i7 29, i32 -0.0611707, i7 30, i32 0.0493822, i7 31, i32 -0.0896799, i7 32, i32 0.0736957, i7 33, i32 -0.0656425, i7 34, i32 0.0946918, i7 35, i32 -0.0432836, i7 36, i32 0.00524653, i7 37, i32 -0.000297617, i7 38, i32 -0.0827694, i7 39, i32 0.00931694, i7 40, i32 -0.015332, i7 41, i32 -0.0240992, i7 42, i32 0.00588439, i7 43, i32 -0.00621287, i7 44, i32 0.0236751, i7 45, i32 -0.0128413, i7 46, i32 0.0185015, i7 47, i32 0.013157, i7 48, i32 0.005492, i7 49, i32 -0.0160612, i7 50, i32 0.0201986, i7 51, i32 -0.00163276, i7 52, i32 -0.00116023, i7 53, i32 -0.0184847, i7 54, i32 0.0669974, i7 55, i32 0.0269567, i7 56, i32 -0.00537704, i7 57, i32 0.0535455, i7 58, i32 -0.0593518, i7 59, i32 -0.00344583, i7 60, i32 -0.0310243, i7 61, i32 -0.00500356, i7 62, i32 0.0323238, i7 63, i32 -0.00556922, i7 64, i32 0.00219319, i7 65, i32 0.0143948, i7 66, i32 -0.0792809, i7 67, i32 -0.00271718, i7 68, i32 0.0809967, i7 69, i32 0.100195, i7 70, i32 -0.0646637, i7 71, i32 0.00431824, i7 72, i32 0.0438236, i7 73, i32 0.004434, i7 74, i32 0.0242561, i7 75, i32 -0.0487094, i7 76, i32 0.0190047, i7 77, i32 0.0490788, i7 78, i32 0.00421449, i7 79, i32 0.0130631, i7 80, i32 -0.00578789, i7 81, i32 -0.0107296, i7 82, i32 -0.0216401, i7 83, i32 0.0090836, i7 84, i32 -0.0700676, i7 85, i32 -0.0346957, i7 86, i32 -0.00346241, i7 87, i32 0.0255016, i7 88, i32 -0.00531145, i7 89, i32 -0.00232277, i7 90, i32 -0.0354561, i7 91, i32 0.0105507, i7 92, i32 -0.00171595, i7 93, i32 0.00679423, i7 94, i32 -0.0292044, i7 95, i32 0.0433295, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 504 'sparsemux' 'tmp_66' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (1.18ns)   --->   "%tmp_67 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00907915, i7 1, i32 0.00138594, i7 2, i32 0.00114786, i7 3, i32 0.0916239, i7 4, i32 0.0280333, i7 5, i32 0.0374883, i7 6, i32 -0.0101155, i7 7, i32 -0.0744507, i7 8, i32 -0.0278373, i7 9, i32 0.0241822, i7 10, i32 -0.0118899, i7 11, i32 -0.0742126, i7 12, i32 -0.0497962, i7 13, i32 0.112972, i7 14, i32 -0.025, i7 15, i32 0.00537904, i7 16, i32 0.000565286, i7 17, i32 0.00653172, i7 18, i32 0.0535771, i7 19, i32 0.0164417, i7 20, i32 -0.0133437, i7 21, i32 -0.0651074, i7 22, i32 0.00454256, i7 23, i32 -0.108327, i7 24, i32 -0.00279934, i7 25, i32 0.0320788, i7 26, i32 -0.0479287, i7 27, i32 -0.0282719, i7 28, i32 0.0629124, i7 29, i32 -0.0524706, i7 30, i32 0.00401149, i7 31, i32 0.0128414, i7 32, i32 0.0901354, i7 33, i32 -0.0744084, i7 34, i32 0.103794, i7 35, i32 -0.0543227, i7 36, i32 0.0724043, i7 37, i32 0.0818526, i7 38, i32 -0.102572, i7 39, i32 -0.00536746, i7 40, i32 -0.0434613, i7 41, i32 -0.00205063, i7 42, i32 0.00982066, i7 43, i32 -0.0727458, i7 44, i32 0.0320364, i7 45, i32 -0.00849034, i7 46, i32 0.00262574, i7 47, i32 -0.0335366, i7 48, i32 0.00435723, i7 49, i32 0.016231, i7 50, i32 -0.0117822, i7 51, i32 -0.00872871, i7 52, i32 0.000668456, i7 53, i32 0.0400283, i7 54, i32 0.0437909, i7 55, i32 0.0258825, i7 56, i32 -0.0015084, i7 57, i32 0.0387487, i7 58, i32 -0.0688362, i7 59, i32 -0.00357354, i7 60, i32 -0.0375739, i7 61, i32 0.00579224, i7 62, i32 0.0271281, i7 63, i32 -0.00789212, i7 64, i32 0.00463971, i7 65, i32 0.00957375, i7 66, i32 -0.0794549, i7 67, i32 -0.0103348, i7 68, i32 0.0778491, i7 69, i32 0.096252, i7 70, i32 -0.0623586, i7 71, i32 -0.000353902, i7 72, i32 0.0138125, i7 73, i32 0.0173807, i7 74, i32 0.0510876, i7 75, i32 -0.0425073, i7 76, i32 0.00915661, i7 77, i32 0.0518653, i7 78, i32 -0.0051482, i7 79, i32 0.025884, i7 80, i32 0.006533, i7 81, i32 -0.0128302, i7 82, i32 -0.024373, i7 83, i32 -0.0401785, i7 84, i32 -0.0542572, i7 85, i32 -0.0317747, i7 86, i32 -0.000341219, i7 87, i32 0.042694, i7 88, i32 -0.0151715, i7 89, i32 -0.00656101, i7 90, i32 0.0100537, i7 91, i32 0.0032729, i7 92, i32 -0.00627488, i7 93, i32 0.00463627, i7 94, i32 -0.0221518, i7 95, i32 0.0342177, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 505 'sparsemux' 'tmp_67' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (1.18ns)   --->   "%tmp_68 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0264622, i7 1, i32 -0.0903177, i7 2, i32 -0.0296316, i7 3, i32 0.088288, i7 4, i32 0.0346608, i7 5, i32 0.059177, i7 6, i32 -0.00428638, i7 7, i32 -0.00439657, i7 8, i32 -0.0283154, i7 9, i32 -0.0547277, i7 10, i32 -0.0124737, i7 11, i32 -0.0706213, i7 12, i32 -0.0680415, i7 13, i32 -0.0971193, i7 14, i32 -0.00181329, i7 15, i32 0.0125355, i7 16, i32 -0.0222849, i7 17, i32 0.00779315, i7 18, i32 0.176694, i7 19, i32 0.050334, i7 20, i32 0.0725904, i7 21, i32 0.114671, i7 22, i32 -0.000420802, i7 23, i32 -0.0574316, i7 24, i32 -0.00119513, i7 25, i32 0.022407, i7 26, i32 -0.038711, i7 27, i32 -0.0715188, i7 28, i32 0.04471, i7 29, i32 -0.0403377, i7 30, i32 -0.0760838, i7 31, i32 0.143963, i7 32, i32 0.128517, i7 33, i32 -0.0803359, i7 34, i32 0.0795145, i7 35, i32 -0.0701241, i7 36, i32 -0.0303538, i7 37, i32 0.0468699, i7 38, i32 -0.101602, i7 39, i32 -0.000174418, i7 40, i32 -0.00942744, i7 41, i32 0.0309598, i7 42, i32 0.0048685, i7 43, i32 -0.0518338, i7 44, i32 0.0475727, i7 45, i32 -0.00794097, i7 46, i32 0.00148586, i7 47, i32 0.0610951, i7 48, i32 0.0011765, i7 49, i32 0.0088166, i7 50, i32 -0.123648, i7 51, i32 -0.00701293, i7 52, i32 -0.00156079, i7 53, i32 0.054872, i7 54, i32 0.0194595, i7 55, i32 0.0268474, i7 56, i32 0.0138377, i7 57, i32 0.047134, i7 58, i32 -0.093702, i7 59, i32 -0.00193836, i7 60, i32 -0.032053, i7 61, i32 0.042456, i7 62, i32 0.0171638, i7 63, i32 -0.00571309, i7 64, i32 0.00680063, i7 65, i32 0.00516562, i7 66, i32 -0.0776179, i7 67, i32 -0.0125966, i7 68, i32 0.0810559, i7 69, i32 0.0879961, i7 70, i32 -0.0527554, i7 71, i32 0.00357398, i7 72, i32 0.00390129, i7 73, i32 0.0283461, i7 74, i32 0.0619545, i7 75, i32 -0.0383902, i7 76, i32 0.0105139, i7 77, i32 0.0574908, i7 78, i32 -0.0138241, i7 79, i32 -0.0578279, i7 80, i32 0.0112059, i7 81, i32 -0.0309089, i7 82, i32 -0.0275909, i7 83, i32 -0.0784443, i7 84, i32 -0.0409122, i7 85, i32 -0.0217314, i7 86, i32 -0.00239474, i7 87, i32 0.0566773, i7 88, i32 -0.0294167, i7 89, i32 -0.00114155, i7 90, i32 0.0146798, i7 91, i32 0.0162204, i7 92, i32 0.0326541, i7 93, i32 0.00605027, i7 94, i32 -0.00748485, i7 95, i32 0.0320882, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 506 'sparsemux' 'tmp_68' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (1.18ns)   --->   "%tmp_69 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0666945, i7 1, i32 -0.167178, i7 2, i32 -0.0120324, i7 3, i32 0.0749449, i7 4, i32 0.00129185, i7 5, i32 0.0822769, i7 6, i32 -0.00777614, i7 7, i32 0.0776847, i7 8, i32 -0.00522417, i7 9, i32 0.0241069, i7 10, i32 -0.0102765, i7 11, i32 0.169522, i7 12, i32 -0.0483477, i7 13, i32 -0.176624, i7 14, i32 0.0273135, i7 15, i32 0.0333335, i7 16, i32 -0.0247833, i7 17, i32 -0.000104525, i7 18, i32 -0.136896, i7 19, i32 0.0357888, i7 20, i32 0.126847, i7 21, i32 -0.113926, i7 22, i32 -0.0289287, i7 23, i32 0.210493, i7 24, i32 -0.00641051, i7 25, i32 0.0207799, i7 26, i32 -0.0196622, i7 27, i32 -0.0641747, i7 28, i32 0.0212116, i7 29, i32 -0.0264489, i7 30, i32 -0.144938, i7 31, i32 0.101169, i7 32, i32 0.160962, i7 33, i32 -0.0759485, i7 34, i32 0.0453915, i7 35, i32 -0.0665425, i7 36, i32 -0.0829469, i7 37, i32 -0.154937, i7 38, i32 -0.0622888, i7 39, i32 0.00932931, i7 40, i32 0.0650489, i7 41, i32 0.0604822, i7 42, i32 0.00831574, i7 43, i32 0.0872998, i7 44, i32 0.0363634, i7 45, i32 0.0075701, i7 46, i32 -0.00123319, i7 47, i32 -0.0972435, i7 48, i32 0.00151435, i7 49, i32 0.00685176, i7 50, i32 -0.243032, i7 51, i32 0.00989274, i7 52, i32 -0.00719465, i7 53, i32 -0.039246, i7 54, i32 -0.00735305, i7 55, i32 0.00334152, i7 56, i32 0.0286961, i7 57, i32 0.0459142, i7 58, i32 -0.09137, i7 59, i32 -0.00494762, i7 60, i32 -0.0286845, i7 61, i32 0.00162555, i7 62, i32 -0.0538317, i7 63, i32 -0.0038182, i7 64, i32 0.013618, i7 65, i32 -0.0158849, i7 66, i32 -0.0557133, i7 67, i32 -0.0103608, i7 68, i32 0.0772762, i7 69, i32 0.0683719, i7 70, i32 -0.0323708, i7 71, i32 0.00296575, i7 72, i32 -0.00322615, i7 73, i32 0.0313536, i7 74, i32 0.0585012, i7 75, i32 -0.0356598, i7 76, i32 0.00810376, i7 77, i32 0.0661009, i7 78, i32 -0.0227911, i7 79, i32 0.028981, i7 80, i32 0.00862174, i7 81, i32 -0.0409328, i7 82, i32 -0.00899087, i7 83, i32 -0.112138, i7 84, i32 -0.038492, i7 85, i32 -0.0233704, i7 86, i32 0.00736436, i7 87, i32 0.0488943, i7 88, i32 -0.0242046, i7 89, i32 0.00822123, i7 90, i32 0.0186928, i7 91, i32 0.0308935, i7 92, i32 -0.0289178, i7 93, i32 0.0101896, i7 94, i32 0.0188699, i7 95, i32 0.0254904, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 507 'sparsemux' 'tmp_69' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (1.18ns)   --->   "%tmp_70 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0988871, i7 1, i32 -0.160639, i7 2, i32 0.00733827, i7 3, i32 0.0507714, i7 4, i32 -0.0918692, i7 5, i32 0.0862229, i7 6, i32 -0.0117697, i7 7, i32 0.0983916, i7 8, i32 0.0275367, i7 9, i32 0.00248312, i7 10, i32 -0.00680756, i7 11, i32 -0.0594506, i7 12, i32 -0.0133763, i7 13, i32 -0.0593564, i7 14, i32 0.0446154, i7 15, i32 0.0262668, i7 16, i32 0.0452813, i7 17, i32 -0.0306481, i7 18, i32 -0.113751, i7 19, i32 0.00870529, i7 20, i32 0.143463, i7 21, i32 -0.0126022, i7 22, i32 -0.0813212, i7 23, i32 -0.0341062, i7 24, i32 -0.00123308, i7 25, i32 0.0104251, i7 26, i32 0.00794331, i7 27, i32 0.029293, i7 28, i32 -0.0334961, i7 29, i32 -0.00584023, i7 30, i32 -0.142779, i7 31, i32 -0.123752, i7 32, i32 0.168482, i7 33, i32 -0.0561684, i7 34, i32 0.0307179, i7 35, i32 -0.0639444, i7 36, i32 -0.0344935, i7 37, i32 -0.190446, i7 38, i32 -0.0376562, i7 39, i32 0.00580398, i7 40, i32 0.119496, i7 41, i32 0.0762565, i7 42, i32 0.0101912, i7 43, i32 0.14025, i7 44, i32 0.0417477, i7 45, i32 0.0241914, i7 46, i32 0.0146665, i7 47, i32 0.1066, i7 48, i32 0.00411926, i7 49, i32 0.0250187, i7 50, i32 -0.251361, i7 51, i32 0.00621337, i7 52, i32 -0.0157508, i7 53, i32 -0.113168, i7 54, i32 -0.0246609, i7 55, i32 -0.0264871, i7 56, i32 0.0424708, i7 57, i32 0.0442901, i7 58, i32 -0.0574825, i7 59, i32 -0.00743034, i7 60, i32 -0.021529, i7 61, i32 -0.070833, i7 62, i32 -0.16097, i7 63, i32 0.00971878, i7 64, i32 0.0092158, i7 65, i32 -0.0539038, i7 66, i32 -0.0327931, i7 67, i32 0.00487496, i7 68, i32 0.0470074, i7 69, i32 0.0278894, i7 70, i32 0.0101193, i7 71, i32 0.00552538, i7 72, i32 -0.0141174, i7 73, i32 0.0336812, i7 74, i32 0.0402418, i7 75, i32 -0.0419537, i7 76, i32 0.00865976, i7 77, i32 0.0582557, i7 78, i32 -0.032584, i7 79, i32 0.0749055, i7 80, i32 0.00665038, i7 81, i32 -0.0384736, i7 82, i32 0.0179935, i7 83, i32 -0.133885, i7 84, i32 -0.0296301, i7 85, i32 -0.0279132, i7 86, i32 0.0576357, i7 87, i32 0.0211753, i7 88, i32 -0.00202628, i7 89, i32 0.0111454, i7 90, i32 0.0228596, i7 91, i32 0.0343521, i7 92, i32 -0.0128212, i7 93, i32 0.0209984, i7 94, i32 0.0404408, i7 95, i32 0.030261, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 508 'sparsemux' 'tmp_70' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (1.18ns)   --->   "%tmp_71 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.074854, i7 1, i32 -0.0881918, i7 2, i32 0.0122274, i7 3, i32 0.00147704, i7 4, i32 -0.203153, i7 5, i32 0.083976, i7 6, i32 -0.020301, i7 7, i32 0.0394504, i7 8, i32 0.0452677, i7 9, i32 0.0183519, i7 10, i32 -0.00691072, i7 11, i32 -0.0781824, i7 12, i32 0.0251566, i7 13, i32 0.0263102, i7 14, i32 0.0372946, i7 15, i32 0.0123682, i7 16, i32 0.0643645, i7 17, i32 -0.0525418, i7 18, i32 0.109414, i7 19, i32 -0.0800296, i7 20, i32 0.151587, i7 21, i32 0.138266, i7 22, i32 -0.114175, i7 23, i32 -0.115177, i7 24, i32 -0.00641151, i7 25, i32 0.0277059, i7 26, i32 0.0363035, i7 27, i32 0.16428, i7 28, i32 -0.104245, i7 29, i32 0.0165331, i7 30, i32 -0.0898161, i7 31, i32 -0.178818, i7 32, i32 0.15956, i7 33, i32 -0.0283911, i7 34, i32 -0.00052323, i7 35, i32 -0.0552616, i7 36, i32 -0.0112032, i7 37, i32 0.0365818, i7 38, i32 -0.00236947, i7 39, i32 0.00347642, i7 40, i32 0.0396001, i7 41, i32 -0.0829318, i7 42, i32 -0.00164852, i7 43, i32 0.0622782, i7 44, i32 0.0299628, i7 45, i32 0.00834637, i7 46, i32 0.0102116, i7 47, i32 -0.0559377, i7 48, i32 -0.000964396, i7 49, i32 0.00739166, i7 50, i32 -0.126647, i7 51, i32 0.0028115, i7 52, i32 0.0110744, i7 53, i32 -0.0477867, i7 54, i32 -0.0416864, i7 55, i32 -0.0619832, i7 56, i32 0.0510298, i7 57, i32 0.042271, i7 58, i32 -0.0187685, i7 59, i32 -0.00307475, i7 60, i32 -0.0123486, i7 61, i32 -0.027574, i7 62, i32 -0.246036, i7 63, i32 0.0264454, i7 64, i32 0.00782964, i7 65, i32 -0.0861616, i7 66, i32 0.00373853, i7 67, i32 -0.00846818, i7 68, i32 0.0111078, i7 69, i32 -0.0190918, i7 70, i32 0.0456832, i7 71, i32 0.0114733, i7 72, i32 -0.0127904, i7 73, i32 0.0330343, i7 74, i32 0.019091, i7 75, i32 -0.0511281, i7 76, i32 0.011872, i7 77, i32 0.0406055, i7 78, i32 -0.0382701, i7 79, i32 -0.0897612, i7 80, i32 0.000373041, i7 81, i32 -0.0237977, i7 82, i32 0.0491207, i7 83, i32 -0.126858, i7 84, i32 -0.0194023, i7 85, i32 -0.0281794, i7 86, i32 0.111358, i7 87, i32 -0.00141336, i7 88, i32 0.0444399, i7 89, i32 0.00232695, i7 90, i32 0.0130689, i7 91, i32 0.0305065, i7 92, i32 0.0508633, i7 93, i32 0.0197743, i7 94, i32 0.0609286, i7 95, i32 0.0218657, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 509 'sparsemux' 'tmp_71' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (1.18ns)   --->   "%tmp_72 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0237303, i7 1, i32 -0.0159019, i7 2, i32 0.028, i7 3, i32 -0.0418287, i7 4, i32 -0.199275, i7 5, i32 0.066268, i7 6, i32 -0.0284475, i7 7, i32 -0.0253925, i7 8, i32 0.0496096, i7 9, i32 -0.0101521, i7 10, i32 -0.00768598, i7 11, i32 0.107536, i7 12, i32 0.0638466, i7 13, i32 0.0919794, i7 14, i32 0.0204083, i7 15, i32 0.00230447, i7 16, i32 -0.104977, i7 17, i32 -0.0512992, i7 18, i32 0.00219876, i7 19, i32 -0.0887987, i7 20, i32 0.0624385, i7 21, i32 -0.151899, i7 22, i32 -0.105708, i7 23, i32 0.0473657, i7 24, i32 -0.00495902, i7 25, i32 0.0504224, i7 26, i32 0.059732, i7 27, i32 0.218681, i7 28, i32 -0.110406, i7 29, i32 0.0356204, i7 30, i32 0.00609238, i7 31, i32 0.0267106, i7 32, i32 0.15425, i7 33, i32 0.0133288, i7 34, i32 -0.0508835, i7 35, i32 -0.0210158, i7 36, i32 0.116894, i7 37, i32 0.241748, i7 38, i32 0.0283294, i7 39, i32 0.00662316, i7 40, i32 -0.121385, i7 41, i32 -0.202036, i7 42, i32 -0.010901, i7 43, i32 -0.00901399, i7 44, i32 0.0201022, i7 45, i32 0.00404339, i7 46, i32 -0.00449664, i7 47, i32 -0.0516651, i7 48, i32 -0.00387944, i7 49, i32 -0.0126951, i7 50, i32 -0.00143127, i7 51, i32 0.000249376, i7 52, i32 -0.0574035, i7 53, i32 0.112328, i7 54, i32 -0.0333879, i7 55, i32 -0.0887906, i7 56, i32 0.0578975, i7 57, i32 0.0301421, i7 58, i32 0.0341941, i7 59, i32 -0.00210987, i7 60, i32 -0.00288132, i7 61, i32 0.0619586, i7 62, i32 -0.227827, i7 63, i32 0.0320589, i7 64, i32 0.00835699, i7 65, i32 -0.0630851, i7 66, i32 0.0254681, i7 67, i32 0.0241972, i7 68, i32 -0.0193859, i7 69, i32 -0.0676207, i7 70, i32 0.0676387, i7 71, i32 0.0130883, i7 72, i32 -0.0179559, i7 73, i32 0.0406937, i7 74, i32 -0.00981385, i7 75, i32 -0.0483182, i7 76, i32 0.0113926, i7 77, i32 0.00549462, i7 78, i32 -0.03848, i7 79, i32 0.0207576, i7 80, i32 0.00698165, i7 81, i32 0.00501799, i7 82, i32 0.0789178, i7 83, i32 -0.0926747, i7 84, i32 -0.0189437, i7 85, i32 -0.0284662, i7 86, i32 0.125632, i7 87, i32 -0.0212389, i7 88, i32 0.0835519, i7 89, i32 -0.00439459, i7 90, i32 -0.00351244, i7 91, i32 0.0282988, i7 92, i32 -0.0288721, i7 93, i32 0.0118993, i7 94, i32 0.0746884, i7 95, i32 0.00120892, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 510 'sparsemux' 'tmp_72' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (1.18ns)   --->   "%tmp_73 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0357256, i7 1, i32 0.0117168, i7 2, i32 0.0277812, i7 3, i32 -0.070306, i7 4, i32 -0.0535353, i7 5, i32 0.017611, i7 6, i32 -0.0239739, i7 7, i32 -0.0490009, i7 8, i32 0.0434103, i7 9, i32 -0.0553487, i7 10, i32 -0.00400352, i7 11, i32 -0.035697, i7 12, i32 0.06179, i7 13, i32 0.0947781, i7 14, i32 0.0169648, i7 15, i32 -0.00429008, i7 16, i32 -0.0514066, i7 17, i32 -0.050404, i7 18, i32 -0.0232484, i7 19, i32 -0.0167456, i7 20, i32 -0.139731, i7 21, i32 0.0624037, i7 22, i32 -0.0487014, i7 23, i32 -0.00634667, i7 24, i32 -0.00424939, i7 25, i32 0.0472101, i7 26, i32 0.0581584, i7 27, i32 0.101397, i7 28, i32 -0.0763233, i7 29, i32 0.0400114, i7 30, i32 0.102056, i7 31, i32 0.0461383, i7 32, i32 0.127808, i7 33, i32 0.0662717, i7 34, i32 -0.0552955, i7 35, i32 0.0113388, i7 36, i32 0.0342575, i7 37, i32 0.127692, i7 38, i32 0.0322105, i7 39, i32 0.00364842, i7 40, i32 -0.0893973, i7 41, i32 -0.065064, i7 42, i32 -0.00879183, i7 43, i32 -0.142807, i7 44, i32 0.0150811, i7 45, i32 0.00602783, i7 46, i32 0.00442663, i7 47, i32 0.161174, i7 48, i32 -4.67936e-05, i7 49, i32 -0.0138755, i7 50, i32 0.0595192, i7 51, i32 -3.00532e-07, i7 52, i32 0.0533079, i7 53, i32 0.204978, i7 54, i32 -0.0151815, i7 55, i32 -0.10468, i7 56, i32 0.0581394, i7 57, i32 0.0370828, i7 58, i32 0.0668769, i7 59, i32 0.00328479, i7 60, i32 0.00942563, i7 61, i32 0.0112608, i7 62, i32 -0.131105, i7 63, i32 0.0322061, i7 64, i32 0.00190142, i7 65, i32 -0.0260892, i7 66, i32 0.030912, i7 67, i32 -0.0196203, i7 68, i32 -0.0403566, i7 69, i32 -0.103402, i7 70, i32 0.0808141, i7 71, i32 0.0153704, i7 72, i32 -0.0299764, i7 73, i32 0.0411128, i7 74, i32 -0.0296429, i7 75, i32 -0.0130829, i7 76, i32 0.0210713, i7 77, i32 -0.0485081, i7 78, i32 -0.0288699, i7 79, i32 0.0449058, i7 80, i32 0.00185756, i7 81, i32 0.0485706, i7 82, i32 0.0838652, i7 83, i32 -0.0597617, i7 84, i32 -0.0215461, i7 85, i32 -0.0327242, i7 86, i32 0.0316683, i7 87, i32 -0.0323178, i7 88, i32 0.0810979, i7 89, i32 -0.00786448, i7 90, i32 0.000373631, i7 91, i32 0.0188863, i7 92, i32 0.00385841, i7 93, i32 0.00505071, i7 94, i32 0.0820872, i7 95, i32 -0.0112001, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 511 'sparsemux' 'tmp_73' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (1.18ns)   --->   "%tmp_74 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0605698, i7 1, i32 0.00895034, i7 2, i32 0.0262512, i7 3, i32 -0.0802299, i7 4, i32 0.0850263, i7 5, i32 -0.0354516, i7 6, i32 -0.0375876, i7 7, i32 -0.0303166, i7 8, i32 0.00671692, i7 9, i32 0.0812424, i7 10, i32 -0.00736179, i7 11, i32 -0.0284955, i7 12, i32 0.0374836, i7 13, i32 -0.00542664, i7 14, i32 0.00458039, i7 15, i32 -0.0234854, i7 16, i32 0.138727, i7 17, i32 -0.0358937, i7 18, i32 0.0222843, i7 19, i32 0.00750859, i7 20, i32 -0.219835, i7 21, i32 0.0181765, i7 22, i32 0.0151309, i7 23, i32 0.0045928, i7 24, i32 -0.000551255, i7 25, i32 0.0341198, i7 26, i32 0.0411832, i7 27, i32 -0.0655624, i7 28, i32 0.0229642, i7 29, i32 0.0194824, i7 30, i32 0.128129, i7 31, i32 0.0960755, i7 32, i32 0.101886, i7 33, i32 0.112995, i7 34, i32 -0.055261, i7 35, i32 0.0218284, i7 36, i32 -0.06902, i7 37, i32 -0.11721, i7 38, i32 0.022768, i7 39, i32 0.00494708, i7 40, i32 0.044055, i7 41, i32 0.0985355, i7 42, i32 -0.0103282, i7 43, i32 -0.134255, i7 44, i32 8.00428e-05, i7 45, i32 -0.0148615, i7 46, i32 0.00201014, i7 47, i32 -0.170841, i7 48, i32 -0.00581812, i7 49, i32 -0.00664441, i7 50, i32 0.060024, i7 51, i32 -0.00169035, i7 52, i32 0.0849376, i7 53, i32 0.140175, i7 54, i32 -0.00997787, i7 55, i32 -0.091065, i7 56, i32 0.0497625, i7 57, i32 0.0277325, i7 58, i32 0.100092, i7 59, i32 0.00541802, i7 60, i32 0.0144583, i7 61, i32 -0.00193975, i7 62, i32 -0.0319884, i7 63, i32 0.0231579, i7 64, i32 0.00798527, i7 65, i32 0.00569282, i7 66, i32 0.0318369, i7 67, i32 -0.0187435, i7 68, i32 -0.0407996, i7 69, i32 -0.11946, i7 70, i32 0.0813548, i7 71, i32 0.00883537, i7 72, i32 -0.0388933, i7 73, i32 0.038262, i7 74, i32 -0.0470198, i7 75, i32 0.0339865, i7 76, i32 0.0278069, i7 77, i32 -0.0823699, i7 78, i32 -0.0214312, i7 79, i32 -0.0568514, i7 80, i32 -0.0109312, i7 81, i32 0.0713117, i7 82, i32 0.0782964, i7 83, i32 -0.0314321, i7 84, i32 -0.0227784, i7 85, i32 -0.037669, i7 86, i32 -0.0763842, i7 87, i32 -0.0353105, i7 88, i32 0.0310394, i7 89, i32 -0.00832893, i7 90, i32 0.00243304, i7 91, i32 0.00673716, i7 92, i32 -0.0073179, i7 93, i32 -0.0112936, i7 94, i32 0.0871611, i7 95, i32 -0.0194714, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 512 'sparsemux' 'tmp_74' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (1.18ns)   --->   "%tmp_75 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0255255, i7 1, i32 0.00131297, i7 2, i32 0.0254099, i7 3, i32 -0.0776839, i7 4, i32 0.11525, i7 5, i32 -0.0649149, i7 6, i32 -0.0224414, i7 7, i32 -0.00360099, i7 8, i32 -0.0293319, i7 9, i32 -0.0317519, i7 10, i32 -0.0103644, i7 11, i32 0.0130467, i7 12, i32 0.00840053, i7 13, i32 -0.0550073, i7 14, i32 -0.00656678, i7 15, i32 -0.0292597, i7 16, i32 0.0145145, i7 17, i32 -0.0182505, i7 18, i32 -0.0149533, i7 19, i32 0.0528399, i7 20, i32 -0.102932, i7 21, i32 -0.0467055, i7 22, i32 0.0429783, i7 23, i32 0.0109599, i7 24, i32 -0.00409448, i7 25, i32 0.0160817, i7 26, i32 0.021492, i7 27, i32 -0.145542, i7 28, i32 0.0799945, i7 29, i32 0.0115333, i7 30, i32 0.107288, i7 31, i32 0.00896361, i7 32, i32 0.0723585, i7 33, i32 0.117327, i7 34, i32 -0.0448665, i7 35, i32 0.0213924, i7 36, i32 -0.0113521, i7 37, i32 -0.0973713, i7 38, i32 0.00815293, i7 39, i32 0.0227012, i7 40, i32 0.0236498, i7 41, i32 0.1363, i7 42, i32 -0.00230368, i7 43, i32 0.0487048, i7 44, i32 0.00107932, i7 45, i32 -0.00775549, i7 46, i32 -0.00116691, i7 47, i32 0.0904309, i7 48, i32 -0.0090863, i7 49, i32 -0.0028347, i7 50, i32 0.0299133, i7 51, i32 0.00126072, i7 52, i32 -0.0839051, i7 53, i32 0.0008769, i7 54, i32 -0.0025951, i7 55, i32 -0.0580974, i7 56, i32 0.0359506, i7 57, i32 0.0194447, i7 58, i32 0.104835, i7 59, i32 0.00629196, i7 60, i32 0.0202577, i7 61, i32 0.00783447, i7 62, i32 0.0277386, i7 63, i32 0.00882049, i7 64, i32 0.00501813, i7 65, i32 0.0115198, i7 66, i32 0.0256976, i7 67, i32 0.0718733, i7 68, i32 -0.0398877, i7 69, i32 -0.117834, i7 70, i32 0.0718835, i7 71, i32 0.00864005, i7 72, i32 -0.0493656, i7 73, i32 0.0281626, i7 74, i32 -0.0427014, i7 75, i32 0.0605441, i7 76, i32 0.0297197, i7 77, i32 -0.0918858, i7 78, i32 -0.0145704, i7 79, i32 0.025967, i7 80, i32 -0.0162404, i7 81, i32 0.0780484, i7 82, i32 0.0586861, i7 83, i32 -0.0122526, i7 84, i32 -0.0205978, i7 85, i32 -0.0377875, i7 86, i32 -0.130624, i7 87, i32 -0.032159, i7 88, i32 0.00110095, i7 89, i32 -0.0114728, i7 90, i32 -0.00177912, i7 91, i32 -0.000675993, i7 92, i32 0.0118244, i7 93, i32 -0.0198932, i7 94, i32 0.0808382, i7 95, i32 -0.0204671, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 513 'sparsemux' 'tmp_75' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (1.18ns)   --->   "%tmp_76 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0186872, i7 1, i32 -0.0112524, i7 2, i32 0.0457878, i7 3, i32 -0.0784069, i7 4, i32 0.0758027, i7 5, i32 -0.0544792, i7 6, i32 -0.0444215, i7 7, i32 0.00514524, i7 8, i32 -0.0560981, i7 9, i32 -0.00386436, i7 10, i32 -0.00930264, i7 11, i32 0.00351596, i7 12, i32 0.00680925, i7 13, i32 -0.00229134, i7 14, i32 -0.0103275, i7 15, i32 -0.0519362, i7 16, i32 -0.0592858, i7 17, i32 -0.030828, i7 18, i32 0.00415047, i7 19, i32 0.0261598, i7 20, i32 0.0184142, i7 21, i32 0.0190362, i7 22, i32 0.0514539, i7 23, i32 -0.00391041, i7 24, i32 -0.00586519, i7 25, i32 0.00848773, i7 26, i32 -0.00591938, i7 27, i32 -0.0786155, i7 28, i32 0.0733571, i7 29, i32 0.0212074, i7 30, i32 0.0506432, i7 31, i32 -0.0602413, i7 32, i32 0.0515705, i7 33, i32 0.115034, i7 34, i32 -0.0309938, i7 35, i32 0.00196392, i7 36, i32 0.0150589, i7 37, i32 0.0231461, i7 38, i32 0.00201797, i7 39, i32 0.0116952, i7 40, i32 -0.00401102, i7 41, i32 -0.00543047, i7 42, i32 -0.00272609, i7 43, i32 0.0664548, i7 44, i32 0.00204735, i7 45, i32 0.0205518, i7 46, i32 0.00391979, i7 47, i32 -0.0185389, i7 48, i32 -0.011312, i7 49, i32 -0.00560381, i7 50, i32 0.00731757, i7 51, i32 0.00749746, i7 52, i32 0.0125424, i7 53, i32 -0.0866714, i7 54, i32 0.000638495, i7 55, i32 -0.00917055, i7 56, i32 0.0211537, i7 57, i32 0.0164798, i7 58, i32 0.104844, i7 59, i32 0.00804721, i7 60, i32 0.019518, i7 61, i32 -0.00749192, i7 62, i32 0.0493089, i7 63, i32 -0.00122714, i7 64, i32 -0.000356005, i7 65, i32 0.00758001, i7 66, i32 0.0298315, i7 67, i32 0.0344709, i7 68, i32 -0.0478113, i7 69, i32 -0.111585, i7 70, i32 0.0649592, i7 71, i32 0.00634716, i7 72, i32 -0.0612599, i7 73, i32 0.0232092, i7 74, i32 -0.0399669, i7 75, i32 0.0642308, i7 76, i32 0.0403776, i7 77, i32 -0.0819436, i7 78, i32 0.00563604, i7 79, i32 -0.00556932, i7 80, i32 -0.00857996, i7 81, i32 0.0761046, i7 82, i32 0.0383697, i7 83, i32 0.0133999, i7 84, i32 -0.028078, i7 85, i32 -0.0452452, i7 86, i32 -0.10764, i7 87, i32 -0.0325811, i7 88, i32 -0.0225528, i7 89, i32 -0.00548738, i7 90, i32 0.00299579, i7 91, i32 0.0020378, i7 92, i32 -0.00974915, i7 93, i32 -0.0318396, i7 94, i32 0.0793718, i7 95, i32 -0.0244331, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 514 'sparsemux' 'tmp_76' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (1.18ns)   --->   "%tmp_77 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00232668, i7 1, i32 -0.00839199, i7 2, i32 -0.00088362, i7 3, i32 0.0984881, i7 4, i32 0.0244296, i7 5, i32 0.060096, i7 6, i32 0.00293069, i7 7, i32 -0.0596833, i7 8, i32 -0.0269557, i7 9, i32 -0.00960488, i7 10, i32 -0.00728986, i7 11, i32 0.0362515, i7 12, i32 -0.0124171, i7 13, i32 -0.0932612, i7 14, i32 -0.0269502, i7 15, i32 0.00569412, i7 16, i32 0.00512782, i7 17, i32 0.0178472, i7 18, i32 -0.047437, i7 19, i32 -0.0127261, i7 20, i32 0.0448728, i7 21, i32 0.0160812, i7 22, i32 0.0104916, i7 23, i32 0.0216189, i7 24, i32 0.0317619, i7 25, i32 0.0119889, i7 26, i32 -0.0754446, i7 27, i32 0.00474308, i7 28, i32 0.0162255, i7 29, i32 -0.0626517, i7 30, i32 0.0110149, i7 31, i32 -0.0729301, i7 32, i32 0.0105385, i7 33, i32 -0.0488505, i7 34, i32 0.111173, i7 35, i32 -0.0496554, i7 36, i32 2.8133e-05, i7 37, i32 0.0250439, i7 38, i32 0.0234743, i7 39, i32 0.00243732, i7 40, i32 -0.00568031, i7 41, i32 -0.0117635, i7 42, i32 0.00227647, i7 43, i32 -0.00507665, i7 44, i32 0.0398366, i7 45, i32 -0.0198445, i7 46, i32 0.0181399, i7 47, i32 0.0105069, i7 48, i32 0.00366196, i7 49, i32 -0.010639, i7 50, i32 0.0819483, i7 51, i32 0.00263, i7 52, i32 0.000467288, i7 53, i32 0.00210948, i7 54, i32 0.068174, i7 55, i32 0.0317727, i7 56, i32 -0.00567644, i7 57, i32 0.0501723, i7 58, i32 -0.0574716, i7 59, i32 -0.00225305, i7 60, i32 -0.0323274, i7 61, i32 -0.000455567, i7 62, i32 0.0262883, i7 63, i32 -0.00343436, i7 64, i32 0.00164553, i7 65, i32 0.0207641, i7 66, i32 -0.0825356, i7 67, i32 -0.00108922, i7 68, i32 0.0935418, i7 69, i32 0.0865816, i7 70, i32 -0.0479394, i7 71, i32 0.00635808, i7 72, i32 0.0486736, i7 73, i32 -0.0115942, i7 74, i32 0.0475406, i7 75, i32 -0.0480977, i7 76, i32 0.0239147, i7 77, i32 0.0493438, i7 78, i32 -0.0121318, i7 79, i32 0.0190409, i7 80, i32 -0.0124828, i7 81, i32 -0.0126829, i7 82, i32 -0.0224349, i7 83, i32 0.0164824, i7 84, i32 -0.0747742, i7 85, i32 -0.0298529, i7 86, i32 0.00613161, i7 87, i32 0.0199557, i7 88, i32 0.00343165, i7 89, i32 -0.0116986, i7 90, i32 -0.023926, i7 91, i32 0.027109, i7 92, i32 0.00385357, i7 93, i32 0.00302146, i7 94, i32 -0.0119415, i7 95, i32 0.0356979, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 515 'sparsemux' 'tmp_77' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (1.18ns)   --->   "%tmp_78 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0233351, i7 1, i32 -0.0614789, i7 2, i32 0.0161935, i7 3, i32 0.0811373, i7 4, i32 0.0265975, i7 5, i32 0.0617892, i7 6, i32 -0.00870686, i7 7, i32 -0.047555, i7 8, i32 -0.0308325, i7 9, i32 0.0132341, i7 10, i32 -0.00964123, i7 11, i32 -0.105487, i7 12, i32 0.014304, i7 13, i32 0.092467, i7 14, i32 -0.03753, i7 15, i32 0.00397398, i7 16, i32 0.00231609, i7 17, i32 0.0241106, i7 18, i32 -0.0463446, i7 19, i32 0.0142025, i7 20, i32 0.07815, i7 21, i32 -0.0489323, i7 22, i32 0.0240754, i7 23, i32 0.0175604, i7 24, i32 0.00578178, i7 25, i32 0.0230063, i7 26, i32 -0.0398887, i7 27, i32 0.0145154, i7 28, i32 0.0532691, i7 29, i32 -0.0719439, i7 30, i32 -0.0451435, i7 31, i32 0.0261678, i7 32, i32 0.0197729, i7 33, i32 -0.0732071, i7 34, i32 0.113307, i7 35, i32 -0.064458, i7 36, i32 0.0665682, i7 37, i32 0.0385202, i7 38, i32 -0.00303337, i7 39, i32 -0.00819176, i7 40, i32 -0.0693219, i7 41, i32 0.0403781, i7 42, i32 0.00569917, i7 43, i32 -0.0621889, i7 44, i32 0.0600264, i7 45, i32 -0.012123, i7 46, i32 0.0071399, i7 47, i32 -0.0255047, i7 48, i32 0.00260599, i7 49, i32 0.0112854, i7 50, i32 0.0547918, i7 51, i32 -0.00734357, i7 52, i32 0.00162986, i7 53, i32 0.0460082, i7 54, i32 0.0509531, i7 55, i32 0.0296384, i7 56, i32 -0.00461279, i7 57, i32 0.0395109, i7 58, i32 -0.0667665, i7 59, i32 -0.00489142, i7 60, i32 -0.0405735, i7 61, i32 0.0184877, i7 62, i32 0.0173178, i7 63, i32 -0.00452092, i7 64, i32 0.00759561, i7 65, i32 0.0134972, i7 66, i32 -0.0935016, i7 67, i32 -0.00770281, i7 68, i32 0.105295, i7 69, i32 0.0786081, i7 70, i32 -0.0406444, i7 71, i32 0.01287, i7 72, i32 0.0209039, i7 73, i32 0.00513609, i7 74, i32 0.0792724, i7 75, i32 -0.0372146, i7 76, i32 0.0143079, i7 77, i32 0.0495309, i7 78, i32 -0.0167733, i7 79, i32 -0.0471502, i7 80, i32 -0.000682372, i7 81, i32 -0.0145512, i7 82, i32 -0.0214157, i7 83, i32 -0.0159329, i7 84, i32 -0.0513825, i7 85, i32 -0.0364147, i7 86, i32 0.011623, i7 87, i32 0.0357381, i7 88, i32 -0.00629742, i7 89, i32 -0.0111967, i7 90, i32 0.0103393, i7 91, i32 0.0291581, i7 92, i32 0.00978663, i7 93, i32 0.00213821, i7 94, i32 -0.00668581, i7 95, i32 0.0298144, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 516 'sparsemux' 'tmp_78' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (1.18ns)   --->   "%tmp_79 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0231668, i7 1, i32 -0.0919601, i7 2, i32 -0.00557019, i7 3, i32 0.0752423, i7 4, i32 0.0469873, i7 5, i32 0.0633114, i7 6, i32 -0.0137658, i7 7, i32 0.0347023, i7 8, i32 -0.0320904, i7 9, i32 0.0123758, i7 10, i32 -0.00842067, i7 11, i32 0.0253447, i7 12, i32 0.0383976, i7 13, i32 0.237878, i7 14, i32 -0.0274492, i7 15, i32 0.013222, i7 16, i32 -0.0174731, i7 17, i32 0.0305309, i7 18, i32 0.171471, i7 19, i32 0.0400656, i7 20, i32 0.0502795, i7 21, i32 0.105594, i7 22, i32 0.0379816, i7 23, i32 -0.140123, i7 24, i32 0.0011454, i7 25, i32 0.0219922, i7 26, i32 -0.0318047, i7 27, i32 -0.00562175, i7 28, i32 0.0461703, i7 29, i32 -0.069086, i7 30, i32 -0.0907595, i7 31, i32 0.120657, i7 32, i32 0.0514034, i7 33, i32 -0.0888831, i7 34, i32 0.0991699, i7 35, i32 -0.110025, i7 36, i32 -0.0220701, i7 37, i32 -0.0715146, i7 38, i32 -0.0563366, i7 39, i32 -0.00642305, i7 40, i32 -0.0514415, i7 41, i32 0.0445423, i7 42, i32 0.000661549, i7 43, i32 -0.0384445, i7 44, i32 0.0861129, i7 45, i32 -0.00570418, i7 46, i32 0.00931335, i7 47, i32 0.0437165, i7 48, i32 -0.000259956, i7 49, i32 0.0141927, i7 50, i32 -0.0517725, i7 51, i32 -0.00979061, i7 52, i32 -0.00611439, i7 53, i32 0.0160552, i7 54, i32 0.0298282, i7 55, i32 0.0254417, i7 56, i32 0.00425293, i7 57, i32 0.042562, i7 58, i32 -0.0829978, i7 59, i32 -0.00354621, i7 60, i32 -0.0378945, i7 61, i32 0.0241303, i7 62, i32 0.00457572, i7 63, i32 -0.0107518, i7 64, i32 0.00422626, i7 65, i32 0.00990061, i7 66, i32 -0.10083, i7 67, i32 -0.0148356, i7 68, i32 0.11915, i7 69, i32 0.0676836, i7 70, i32 -0.0312246, i7 71, i32 0.00809074, i7 72, i32 0.00869706, i7 73, i32 0.0203931, i7 74, i32 0.102365, i7 75, i32 -0.0291747, i7 76, i32 0.0129604, i7 77, i32 0.0592439, i7 78, i32 -0.0239541, i7 79, i32 0.0458068, i7 80, i32 0.00558526, i7 81, i32 -0.0274495, i7 82, i32 -0.0183242, i7 83, i32 -0.0421243, i7 84, i32 -0.0379698, i7 85, i32 -0.0287094, i7 86, i32 0.00676998, i7 87, i32 0.0481137, i7 88, i32 -0.0257625, i7 89, i32 -0.0118736, i7 90, i32 0.00547834, i7 91, i32 0.0384743, i7 92, i32 0.00183441, i7 93, i32 -0.00239739, i7 94, i32 0.00849762, i7 95, i32 0.0213392, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 517 'sparsemux' 'tmp_79' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (1.18ns)   --->   "%tmp_80 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00296991, i7 1, i32 -0.0731097, i7 2, i32 0.01115, i7 3, i32 0.0641422, i7 4, i32 0.0378299, i7 5, i32 0.0533403, i7 6, i32 -0.0219339, i7 7, i32 0.0860295, i7 8, i32 -0.00998176, i7 9, i32 -0.0180406, i7 10, i32 -0.0118983, i7 11, i32 0.151196, i7 12, i32 0.0598843, i7 13, i32 0.0415485, i7 14, i32 -0.00524089, i7 15, i32 0.0300942, i7 16, i32 -0.0107762, i7 17, i32 0.028987, i7 18, i32 0.00403276, i7 19, i32 0.0109173, i7 20, i32 -0.00558376, i7 21, i32 -0.097444, i7 22, i32 0.0475017, i7 23, i32 0.0752349, i7 24, i32 0.00152555, i7 25, i32 0.0135319, i7 26, i32 -0.0111196, i7 27, i32 -0.082989, i7 28, i32 0.0313197, i7 29, i32 -0.0627672, i7 30, i32 -0.114649, i7 31, i32 0.0827862, i7 32, i32 0.0967692, i7 33, i32 -0.086752, i7 34, i32 0.0610162, i7 35, i32 -0.137191, i7 36, i32 -0.0778614, i7 37, i32 -0.1657, i7 38, i32 -0.0988297, i7 39, i32 0.00310393, i7 40, i32 0.0303544, i7 41, i32 -0.000799001, i7 42, i32 0.00419066, i7 43, i32 0.087564, i7 44, i32 0.0840958, i7 45, i32 0.00209899, i7 46, i32 0.0068377, i7 47, i32 -0.0656696, i7 48, i32 -0.00112031, i7 49, i32 0.00836352, i7 50, i32 -0.197268, i7 51, i32 0.00258148, i7 52, i32 -0.0159387, i7 53, i32 -0.0741513, i7 54, i32 0.0125495, i7 55, i32 5.10153e-05, i7 56, i32 0.0141066, i7 57, i32 0.0458204, i7 58, i32 -0.0798746, i7 59, i32 -0.0149668, i7 60, i32 -0.0298008, i7 61, i32 -0.0396853, i7 62, i32 -0.0473518, i7 63, i32 -0.011468, i7 64, i32 0.00918969, i7 65, i32 -0.00419695, i7 66, i32 -0.0873747, i7 67, i32 -0.00623739, i7 68, i32 0.114764, i7 69, i32 0.0419864, i7 70, i32 -0.00546088, i7 71, i32 0.0107937, i7 72, i32 -0.00522897, i7 73, i32 0.0259933, i7 74, i32 0.0958202, i7 75, i32 -0.0316169, i7 76, i32 0.0150123, i7 77, i32 0.064434, i7 78, i32 -0.0390371, i7 79, i32 0.0354322, i7 80, i32 0.0077687, i7 81, i32 -0.0361566, i7 82, i32 -0.00120777, i7 83, i32 -0.0740859, i7 84, i32 -0.0314881, i7 85, i32 -0.0252811, i7 86, i32 0.0173814, i7 87, i32 0.0508662, i7 88, i32 -0.0364926, i7 89, i32 -0.0105247, i7 90, i32 0.00362351, i7 91, i32 0.0541344, i7 92, i32 -0.0260557, i7 93, i32 0.000138703, i7 94, i32 0.0263429, i7 95, i32 0.0258263, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 518 'sparsemux' 'tmp_80' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (1.18ns)   --->   "%tmp_81 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0438148, i7 1, i32 -0.00425889, i7 2, i32 0.0232127, i7 3, i32 0.0361334, i7 4, i32 -0.0296753, i7 5, i32 0.0291551, i7 6, i32 -0.0240686, i7 7, i32 0.0666213, i7 8, i32 0.0129977, i7 9, i32 -0.027136, i7 10, i32 -0.00690819, i7 11, i32 -0.131566, i7 12, i32 0.0748398, i7 13, i32 -0.110681, i7 14, i32 0.0142964, i7 15, i32 0.0190441, i7 16, i32 0.0482152, i7 17, i32 0.0182599, i7 18, i32 -0.143303, i7 19, i32 -0.0450545, i7 20, i32 -0.0664939, i7 21, i32 -0.000726154, i7 22, i32 0.0501595, i7 23, i32 0.114064, i7 24, i32 -0.000174994, i7 25, i32 0.0130498, i7 26, i32 0.0118647, i7 27, i32 -0.124213, i7 28, i32 -0.0194252, i7 29, i32 -0.0466018, i7 30, i32 -0.0708692, i7 31, i32 -0.0989968, i7 32, i32 0.149468, i7 33, i32 -0.0735922, i7 34, i32 0.00693036, i7 35, i32 -0.167826, i7 36, i32 -0.0336468, i7 37, i32 -0.0240223, i7 38, i32 -0.121084, i7 39, i32 -0.00514854, i7 40, i32 0.100627, i7 41, i32 -0.129918, i7 42, i32 0.00423805, i7 43, i32 0.124633, i7 44, i32 0.0877051, i7 45, i32 0.0215841, i7 46, i32 0.0159763, i7 47, i32 0.061433, i7 48, i32 0.00104792, i7 49, i32 0.0142893, i7 50, i32 -0.239767, i7 51, i32 0.00723619, i7 52, i32 -0.00125101, i7 53, i32 -0.0612637, i7 54, i32 -0.0143498, i7 55, i32 -0.0265172, i7 56, i32 0.0226746, i7 57, i32 0.0446201, i7 58, i32 -0.0533032, i7 59, i32 -0.0227001, i7 60, i32 -0.0277603, i7 61, i32 -0.0588856, i7 62, i32 -0.135288, i7 63, i32 -0.00710404, i7 64, i32 0.011022, i7 65, i32 -0.0237163, i7 66, i32 -0.0652544, i7 67, i32 0.00340613, i7 68, i32 0.0809987, i7 69, i32 -0.0032083, i7 70, i32 0.0272594, i7 71, i32 0.0160148, i7 72, i32 -0.0103196, i7 73, i32 0.0294405, i7 74, i32 0.06323, i7 75, i32 -0.0371668, i7 76, i32 0.0139213, i7 77, i32 0.0559229, i7 78, i32 -0.0544244, i7 79, i32 -0.0590814, i7 80, i32 0.0100093, i7 81, i32 -0.0344222, i7 82, i32 0.0256456, i7 83, i32 -0.0827526, i7 84, i32 -0.0269559, i7 85, i32 -0.0306566, i7 86, i32 0.050538, i7 87, i32 0.0251957, i7 88, i32 -0.0369387, i7 89, i32 -0.00258443, i7 90, i32 0.0164114, i7 91, i32 0.0760566, i7 92, i32 0.0295758, i7 93, i32 0.00380839, i7 94, i32 0.0508887, i7 95, i32 0.0228233, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 519 'sparsemux' 'tmp_81' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (1.18ns)   --->   "%tmp_82 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0791808, i7 1, i32 0.0378342, i7 2, i32 0.0305536, i7 3, i32 -0.00929724, i7 4, i32 -0.143275, i7 5, i32 0.00559959, i7 6, i32 -0.0366737, i7 7, i32 -0.0131676, i7 8, i32 0.0378849, i7 9, i32 0.0410095, i7 10, i32 -0.00738751, i7 11, i32 -0.0164744, i7 12, i32 0.0832908, i7 13, i32 -0.126052, i7 14, i32 0.0276534, i7 15, i32 0.0111168, i7 16, i32 0.00410202, i7 17, i32 0.00771749, i7 18, i32 0.0292748, i7 19, i32 -0.0987758, i7 20, i32 -0.154176, i7 21, i32 0.107391, i7 22, i32 0.0101586, i7 23, i32 -0.0889016, i7 24, i32 -0.00609695, i7 25, i32 0.0288196, i7 26, i32 0.0276902, i7 27, i32 -0.0651169, i7 28, i32 -0.0998545, i7 29, i32 -0.0251028, i7 30, i32 0.00945846, i7 31, i32 -0.160299, i7 32, i32 0.178757, i7 33, i32 -0.0466457, i7 34, i32 -0.0544848, i7 35, i32 -0.16663, i7 36, i32 -0.016335, i7 37, i32 0.198496, i7 38, i32 -0.119787, i7 39, i32 -0.00704771, i7 40, i32 0.0852435, i7 41, i32 -0.203231, i7 42, i32 -0.00634028, i7 43, i32 0.0421665, i7 44, i32 0.0810725, i7 45, i32 0.0132213, i7 46, i32 0.00276857, i7 47, i32 -0.0197564, i7 48, i32 -0.00152201, i7 49, i32 -0.00354323, i7 50, i32 -0.132101, i7 51, i32 -0.000709394, i7 52, i32 0.00293084, i7 53, i32 0.0574512, i7 54, i32 -0.0210204, i7 55, i32 -0.0613717, i7 56, i32 0.0370133, i7 57, i32 0.0415604, i7 58, i32 -0.0173409, i7 59, i32 -0.0223744, i7 60, i32 -0.0148023, i7 61, i32 0.00731665, i7 62, i32 -0.197245, i7 63, i32 0.00430394, i7 64, i32 0.0103732, i7 65, i32 -0.0446697, i7 66, i32 -0.0367441, i7 67, i32 -0.0113769, i7 68, i32 0.04728, i7 69, i32 -0.0524781, i7 70, i32 0.0574591, i7 71, i32 0.0217441, i7 72, i32 -0.00495353, i7 73, i32 0.026813, i7 74, i32 0.0163874, i7 75, i32 -0.0389687, i7 76, i32 0.0200563, i7 77, i32 0.0419717, i7 78, i32 -0.0603378, i7 79, i32 0.0102938, i7 80, i32 0.00321252, i7 81, i32 -0.0205419, i7 82, i32 0.0572714, i7 83, i32 -0.0773048, i7 84, i32 -0.0256686, i7 85, i32 -0.0306907, i7 86, i32 0.07732, i7 87, i32 -0.000373108, i7 88, i32 -0.00044384, i7 89, i32 -0.0132277, i7 90, i32 0.00819844, i7 91, i32 0.0754498, i7 92, i32 -0.0120386, i7 93, i32 -0.000319938, i7 94, i32 0.062316, i7 95, i32 0.0112755, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 520 'sparsemux' 'tmp_82' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (1.18ns)   --->   "%tmp_83 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0687387, i7 1, i32 0.0403314, i7 2, i32 0.0408959, i7 3, i32 -0.0432601, i7 4, i32 -0.190139, i7 5, i32 -0.0304883, i7 6, i32 -0.0466284, i7 7, i32 -0.0655679, i7 8, i32 0.0537795, i7 9, i32 0.0284942, i7 10, i32 -0.00898426, i7 11, i32 0.0989477, i7 12, i32 0.0733242, i7 13, i32 -0.0945453, i7 14, i32 0.0261089, i7 15, i32 0.00342215, i7 16, i32 -0.0946624, i7 17, i32 0.00536831, i7 18, i32 0.0516062, i7 19, i32 -0.0649656, i7 20, i32 -0.229176, i7 21, i32 -0.128321, i7 22, i32 -0.0450278, i7 23, i32 0.00566071, i7 24, i32 -0.00259227, i7 25, i32 0.0373199, i7 26, i32 0.0462997, i7 27, i32 0.100511, i7 28, i32 -0.104635, i7 29, i32 0.0152617, i7 30, i32 0.0802289, i7 31, i32 0.022317, i7 32, i32 0.192029, i7 33, i32 0.00205634, i7 34, i32 -0.0969867, i7 35, i32 -0.139098, i7 36, i32 0.0907745, i7 37, i32 0.193157, i7 38, i32 -0.103932, i7 39, i32 -0.000427309, i7 40, i32 -0.0565579, i7 41, i32 0.0135172, i7 42, i32 -0.00697008, i7 43, i32 -0.0090469, i7 44, i32 0.0642684, i7 45, i32 0.00804092, i7 46, i32 -0.00443731, i7 47, i32 -0.0678993, i7 48, i32 -0.00231656, i7 49, i32 -0.0182058, i7 50, i32 0.00171639, i7 51, i32 0.00126204, i7 52, i32 -0.0259429, i7 53, i32 0.198447, i7 54, i32 -0.02332, i7 55, i32 -0.0823043, i7 56, i32 0.0450196, i7 57, i32 0.0407629, i7 58, i32 0.0219232, i7 59, i32 -0.0311213, i7 60, i32 -0.00494707, i7 61, i32 0.0627186, i7 62, i32 -0.189703, i7 63, i32 0.0130527, i7 64, i32 0.0100914, i7 65, i32 -0.0263366, i7 66, i32 -0.00993221, i7 67, i32 0.0247172, i7 68, i32 0.014152, i7 69, i32 -0.100413, i7 70, i32 0.0682803, i7 71, i32 0.0208585, i7 72, i32 -0.00393265, i7 73, i32 0.0320064, i7 74, i32 -0.036688, i7 75, i32 -0.0233868, i7 76, i32 0.0271568, i7 77, i32 -0.00439893, i7 78, i32 -0.0582607, i7 79, i32 0.0585274, i7 80, i32 -0.0019835, i7 81, i32 0.00400788, i7 82, i32 0.0861024, i7 83, i32 -0.0529552, i7 84, i32 -0.022661, i7 85, i32 -0.0281657, i7 86, i32 0.0626366, i7 87, i32 -0.0172252, i7 88, i32 0.0408933, i7 89, i32 -0.0195273, i7 90, i32 -0.00711748, i7 91, i32 0.0687053, i7 92, i32 0.000323277, i7 93, i32 -0.0122743, i7 94, i32 0.0793959, i7 95, i32 -0.00303701, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 521 'sparsemux' 'tmp_83' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (1.18ns)   --->   "%tmp_84 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0337531, i7 1, i32 0.0233925, i7 2, i32 0.0395542, i7 3, i32 -0.0642111, i7 4, i32 -0.121338, i7 5, i32 -0.0658639, i7 6, i32 -0.0443027, i7 7, i32 -0.039922, i7 8, i32 0.0526511, i7 9, i32 -0.0744919, i7 10, i32 -0.00318121, i7 11, i32 -0.0636663, i7 12, i32 0.0302898, i7 13, i32 0.012067, i7 14, i32 0.0230249, i7 15, i32 0.000349453, i7 16, i32 0.00250603, i7 17, i32 -0.000157489, i7 18, i32 -0.03993, i7 19, i32 0.00765994, i7 20, i32 -0.118257, i7 21, i32 0.0476954, i7 22, i32 -0.0658646, i7 23, i32 0.00111579, i7 24, i32 -0.000280822, i7 25, i32 0.0227317, i7 26, i32 0.0507999, i7 27, i32 0.18684, i7 28, i32 -0.0641313, i7 29, i32 0.022679, i7 30, i32 0.126669, i7 31, i32 0.0458455, i7 32, i32 0.18304, i7 33, i32 0.0613435, i7 34, i32 -0.0918707, i7 35, i32 -0.110281, i7 36, i32 0.0388583, i7 37, i32 -0.0778436, i7 38, i32 -0.0717729, i7 39, i32 0.0103254, i7 40, i32 -0.107064, i7 41, i32 0.236891, i7 42, i32 -0.00239353, i7 43, i32 -0.118077, i7 44, i32 0.040932, i7 45, i32 0.00452649, i7 46, i32 0.0033842, i7 47, i32 0.136449, i7 48, i32 0.00196925, i7 49, i32 -0.00877603, i7 50, i32 0.064212, i7 51, i32 -0.000804474, i7 52, i32 0.0750215, i7 53, i32 0.203542, i7 54, i32 -0.0150471, i7 55, i32 -0.101003, i7 56, i32 0.0452621, i7 57, i32 0.0350037, i7 58, i32 0.050662, i7 59, i32 -0.025284, i7 60, i32 0.00430871, i7 61, i32 -0.00837462, i7 62, i32 -0.107446, i7 63, i32 0.0211515, i7 64, i32 0.00298967, i7 65, i32 -0.00356494, i7 66, i32 0.00588803, i7 67, i32 -0.048017, i7 68, i32 -0.0108939, i7 69, i32 -0.133839, i7 70, i32 0.0801322, i7 71, i32 0.0209765, i7 72, i32 -0.0262442, i7 73, i32 0.0326361, i7 74, i32 -0.079692, i7 75, i32 0.0444492, i7 76, i32 0.0312318, i7 77, i32 -0.0478482, i7 78, i32 -0.0477759, i7 79, i32 -0.0641537, i7 80, i32 0.00301492, i7 81, i32 0.0349752, i7 82, i32 0.0944922, i7 83, i32 -0.0313638, i7 84, i32 -0.0175231, i7 85, i32 -0.0368329, i7 86, i32 -0.0306648, i7 87, i32 -0.0309143, i7 88, i32 0.0528462, i7 89, i32 -0.0225356, i7 90, i32 0.00173941, i7 91, i32 0.0608677, i7 92, i32 0.00942873, i7 93, i32 -0.020305, i7 94, i32 0.083951, i7 95, i32 -0.0124301, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 522 'sparsemux' 'tmp_84' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (1.18ns)   --->   "%tmp_85 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00533042, i7 1, i32 0.00746517, i7 2, i32 0.0480455, i7 3, i32 -0.0738446, i7 4, i32 -0.000900709, i7 5, i32 -0.0703263, i7 6, i32 -0.0525805, i7 7, i32 -0.0163976, i7 8, i32 0.0164877, i7 9, i32 0.0549242, i7 10, i32 -0.011578, i7 11, i32 -0.0010759, i7 12, i32 0.00318839, i7 13, i32 0.0867294, i7 14, i32 0.0102072, i7 15, i32 -0.0225364, i7 16, i32 0.112132, i7 17, i32 -0.00817826, i7 18, i32 0.0164959, i7 19, i32 0.0244874, i7 20, i32 0.0945057, i7 21, i32 0.0289597, i7 22, i32 -0.0556339, i7 23, i32 -0.00127858, i7 24, i32 -0.00323797, i7 25, i32 0.00245405, i7 26, i32 0.0329716, i7 27, i32 0.129343, i7 28, i32 0.0159418, i7 29, i32 0.00344063, i7 30, i32 0.0893267, i7 31, i32 0.0948286, i7 32, i32 0.161854, i7 33, i32 0.103977, i7 34, i32 -0.0790354, i7 35, i32 -0.0857181, i7 36, i32 -0.05866, i7 37, i32 -0.182539, i7 38, i32 -0.0362661, i7 39, i32 0.00393048, i7 40, i32 0.00374121, i7 41, i32 0.164664, i7 42, i32 -0.0155383, i7 43, i32 -0.108231, i7 44, i32 0.0154941, i7 45, i32 -0.0199962, i7 46, i32 -0.0104146, i7 47, i32 -0.129436, i7 48, i32 -0.00878617, i7 49, i32 -0.00553937, i7 50, i32 0.0572138, i7 51, i32 0.00658363, i7 52, i32 -0.0102108, i7 53, i32 0.0685381, i7 54, i32 -0.00301927, i7 55, i32 -0.0918064, i7 56, i32 0.0375499, i7 57, i32 0.0267289, i7 58, i32 0.0825982, i7 59, i32 -0.0136338, i7 60, i32 0.00638026, i7 61, i32 -0.00948935, i7 62, i32 -0.0304111, i7 63, i32 0.0155916, i7 64, i32 0.00546925, i7 65, i32 0.0115207, i7 66, i32 0.0111456, i7 67, i32 0.0584657, i7 68, i32 -0.0161907, i7 69, i32 -0.142582, i7 70, i32 0.0849603, i7 71, i32 0.0178862, i7 72, i32 -0.0349774, i7 73, i32 0.0367727, i7 74, i32 -0.100551, i7 75, i32 0.123682, i7 76, i32 0.031338, i7 77, i32 -0.0889715, i7 78, i32 -0.0335732, i7 79, i32 0.0125487, i7 80, i32 -0.00984016, i7 81, i32 0.0593204, i7 82, i32 0.0838922, i7 83, i32 -0.0156161, i7 84, i32 -0.0175306, i7 85, i32 -0.037783, i7 86, i32 -0.105851, i7 87, i32 -0.0296935, i7 88, i32 0.0338171, i7 89, i32 -0.021061, i7 90, i32 0.00694075, i7 91, i32 0.0374535, i7 92, i32 -0.0295841, i7 93, i32 -0.0243786, i7 94, i32 0.0844401, i7 95, i32 -0.0179146, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 523 'sparsemux' 'tmp_85' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (1.18ns)   --->   "%tmp_86 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00993315, i7 1, i32 0.00325038, i7 2, i32 0.0397213, i7 3, i32 -0.0684494, i7 4, i32 0.052102, i7 5, i32 -0.0412573, i7 6, i32 -0.0361803, i7 7, i32 0.00213628, i7 8, i32 -0.0260812, i7 9, i32 0.000404835, i7 10, i32 -0.0121111, i7 11, i32 0.00945114, i7 12, i32 -0.0046879, i7 13, i32 0.0273251, i7 14, i32 -0.00246714, i7 15, i32 -0.0344168, i7 16, i32 -0.0267184, i7 17, i32 -0.00307879, i7 18, i32 -0.00424069, i7 19, i32 0.048661, i7 20, i32 0.155381, i7 21, i32 -0.0365505, i7 22, i32 -0.0284857, i7 23, i32 -0.000968902, i7 24, i32 -0.00300312, i7 25, i32 -0.00136402, i7 26, i32 0.011054, i7 27, i32 -0.00478434, i7 28, i32 0.0646819, i7 29, i32 0.00543202, i7 30, i32 0.0449278, i7 31, i32 0.0118491, i7 32, i32 0.128722, i7 33, i32 0.106257, i7 34, i32 -0.0504882, i7 35, i32 -0.0516795, i7 36, i32 -0.0234079, i7 37, i32 -3.38142e-05, i7 38, i32 -0.0152677, i7 39, i32 0.00698134, i7 40, i32 0.0162601, i7 41, i32 -0.0475723, i7 42, i32 -0.0131698, i7 43, i32 0.0564612, i7 44, i32 0.0107933, i7 45, i32 0.000630277, i7 46, i32 -0.00829756, i7 47, i32 0.061221, i7 48, i32 -0.00276369, i7 49, i32 -0.0031664, i7 50, i32 0.0225092, i7 51, i32 0.00779435, i7 52, i32 -0.068758, i7 53, i32 -0.0532988, i7 54, i32 -0.00102471, i7 55, i32 -0.0609633, i7 56, i32 0.0247919, i7 57, i32 0.0239488, i7 58, i32 0.0935101, i7 59, i32 -0.0032981, i7 60, i32 0.0114348, i7 61, i32 -0.00233102, i7 62, i32 0.0230051, i7 63, i32 0.00284111, i7 64, i32 0.00289309, i7 65, i32 0.0110636, i7 66, i32 0.01001, i7 67, i32 0.081701, i7 68, i32 -0.0229255, i7 69, i32 -0.130636, i7 70, i32 0.0744264, i7 71, i32 0.00848254, i7 72, i32 -0.0445511, i7 73, i32 0.0246845, i7 74, i32 -0.0874139, i7 75, i32 0.156084, i7 76, i32 0.0363139, i7 77, i32 -0.100143, i7 78, i32 -0.0220085, i7 79, i32 0.0115462, i7 80, i32 -0.0115242, i7 81, i32 0.0653759, i7 82, i32 0.0695134, i7 83, i32 0.00267912, i7 84, i32 -0.0155971, i7 85, i32 -0.0326421, i7 86, i32 -0.113302, i7 87, i32 -0.0272209, i7 88, i32 0.00162305, i7 89, i32 -0.0184909, i7 90, i32 0.00149214, i7 91, i32 0.0228288, i7 92, i32 0.0166694, i7 93, i32 -0.0247919, i7 94, i32 0.085365, i7 95, i32 -0.0147053, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 524 'sparsemux' 'tmp_86' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (1.18ns)   --->   "%tmp_87 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00751548, i7 1, i32 0.00333545, i7 2, i32 0.0612241, i7 3, i32 -0.0651217, i7 4, i32 0.0595733, i7 5, i32 -0.020987, i7 6, i32 -0.0578235, i7 7, i32 0.00443547, i7 8, i32 -0.0574525, i7 9, i32 -0.0155249, i7 10, i32 -0.0100823, i7 11, i32 0.00110134, i7 12, i32 0.00229606, i7 13, i32 -0.024229, i7 14, i32 -0.00400364, i7 15, i32 -0.0521604, i7 16, i32 -0.0408338, i7 17, i32 -0.0167613, i7 18, i32 -0.0120834, i7 19, i32 0.0106364, i7 20, i32 0.0663736, i7 21, i32 0.0184423, i7 22, i32 0.0096431, i7 23, i32 0.00285569, i7 24, i32 -0.00140238, i7 25, i32 -0.00799023, i7 26, i32 -0.00574731, i7 27, i32 -0.0841589, i7 28, i32 0.0679887, i7 29, i32 0.0199664, i7 30, i32 -0.00830687, i7 31, i32 -0.0537237, i7 32, i32 0.119998, i7 33, i32 0.118286, i7 34, i32 -0.0170635, i7 35, i32 -0.0407863, i7 36, i32 0.00902195, i7 37, i32 0.0332367, i7 38, i32 -0.0037791, i7 39, i32 0.00222745, i7 40, i32 -0.00548291, i7 41, i32 -0.0876887, i7 42, i32 -0.00943593, i7 43, i32 0.0630453, i7 44, i32 0.00954824, i7 45, i32 0.0369203, i7 46, i32 0.0043191, i7 47, i32 -0.0143297, i7 48, i32 -0.00739379, i7 49, i32 -0.00254566, i7 50, i32 -0.00689623, i7 51, i32 0.0142355, i7 52, i32 0.027015, i7 53, i32 -0.084962, i7 54, i32 -0.00250822, i7 55, i32 -0.0228928, i7 56, i32 0.0105872, i7 57, i32 0.0192887, i7 58, i32 0.0921611, i7 59, i32 0.007907, i7 60, i32 0.0138863, i7 61, i32 -0.0116784, i7 62, i32 0.0426575, i7 63, i32 -0.00518322, i7 64, i32 -0.00218033, i7 65, i32 0.0055326, i7 66, i32 0.0138196, i7 67, i32 0.0133138, i7 68, i32 -0.0335493, i7 69, i32 -0.118997, i7 70, i32 0.0630761, i7 71, i32 0.0084707, i7 72, i32 -0.0586829, i7 73, i32 0.0162593, i7 74, i32 -0.0659409, i7 75, i32 0.133347, i7 76, i32 0.0491625, i7 77, i32 -0.0879884, i7 78, i32 -0.0100083, i7 79, i32 -0.00501173, i7 80, i32 -0.0138191, i7 81, i32 0.0612641, i7 82, i32 0.0514624, i7 83, i32 0.0223813, i7 84, i32 -0.0317798, i7 85, i32 -0.0383936, i7 86, i32 -0.0793703, i7 87, i32 -0.0363706, i7 88, i32 -0.0178991, i7 89, i32 -0.0085718, i7 90, i32 0.00271984, i7 91, i32 0.0106599, i7 92, i32 -0.0026277, i7 93, i32 -0.0293018, i7 94, i32 0.086579, i7 95, i32 -0.022774, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 525 'sparsemux' 'tmp_87' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (1.18ns)   --->   "%tmp_88 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00330794, i7 1, i32 -0.0226478, i7 2, i32 0.00710507, i7 3, i32 0.0775199, i7 4, i32 0.0234098, i7 5, i32 -0.0196314, i7 6, i32 -0.0118362, i7 7, i32 -0.0685012, i7 8, i32 -0.0242446, i7 9, i32 0.00272802, i7 10, i32 -0.00896215, i7 11, i32 0.00819116, i7 12, i32 0.0219129, i7 13, i32 -0.0245704, i7 14, i32 -0.00525905, i7 15, i32 0.00459924, i7 16, i32 0.00214155, i7 17, i32 0.025966, i7 18, i32 -0.00987886, i7 19, i32 -0.00506661, i7 20, i32 0.00178436, i7 21, i32 0.00359676, i7 22, i32 -0.0087969, i7 23, i32 -0.0141315, i7 24, i32 0.0514361, i7 25, i32 0.0180692, i7 26, i32 -0.0679371, i7 27, i32 -0.00890329, i7 28, i32 0.0174636, i7 29, i32 -0.0432837, i7 30, i32 -0.00939111, i7 31, i32 -0.0607283, i7 32, i32 -0.0550748, i7 33, i32 -0.0165246, i7 34, i32 0.0991427, i7 35, i32 -0.0286265, i7 36, i32 0.000949993, i7 37, i32 0.0166632, i7 38, i32 0.0311649, i7 39, i32 0.00863335, i7 40, i32 0.0254083, i7 41, i32 0.039612, i7 42, i32 -0.00162862, i7 43, i32 0.00107569, i7 44, i32 0.05554, i7 45, i32 -0.0363552, i7 46, i32 0.0191679, i7 47, i32 0.00101014, i7 48, i32 0.00581865, i7 49, i32 0.00124511, i7 50, i32 0.0982936, i7 51, i32 -0.00419122, i7 52, i32 0.000914975, i7 53, i32 0.0103013, i7 54, i32 0.0633449, i7 55, i32 0.0323697, i7 56, i32 -0.013576, i7 57, i32 0.0497822, i7 58, i32 -0.041281, i7 59, i32 0.0037604, i7 60, i32 -0.0297595, i7 61, i32 -0.00141497, i7 62, i32 0.0145999, i7 63, i32 -0.00142475, i7 64, i32 0.00933515, i7 65, i32 0.0230262, i7 66, i32 -0.0838619, i7 67, i32 -0.00915554, i7 68, i32 0.100583, i7 69, i32 0.075201, i7 70, i32 -0.0255301, i7 71, i32 0.00455215, i7 72, i32 0.0405894, i7 73, i32 -0.0306919, i7 74, i32 0.0614593, i7 75, i32 -0.0398126, i7 76, i32 0.0263893, i7 77, i32 0.0525746, i7 78, i32 -0.0282812, i7 79, i32 -0.00769195, i7 80, i32 -0.00592201, i7 81, i32 -0.0101664, i7 82, i32 -0.0196916, i7 83, i32 0.0257878, i7 84, i32 -0.0438629, i7 85, i32 -0.0399252, i7 86, i32 0.0161862, i7 87, i32 0.0190793, i7 88, i32 0.00841664, i7 89, i32 -0.0196705, i7 90, i32 -0.0172052, i7 91, i32 0.0476682, i7 92, i32 0.00168973, i7 93, i32 0.00614734, i7 94, i32 -0.0102955, i7 95, i32 0.0275329, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 526 'sparsemux' 'tmp_88' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (1.18ns)   --->   "%tmp_89 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00173901, i7 1, i32 -0.0408702, i7 2, i32 0.00891988, i7 3, i32 0.0741807, i7 4, i32 0.0388267, i7 5, i32 -0.0514566, i7 6, i32 -0.0190534, i7 7, i32 -0.0178412, i7 8, i32 -0.0326238, i7 9, i32 -0.00613028, i7 10, i32 -0.0104479, i7 11, i32 -0.0881056, i7 12, i32 0.0259825, i7 13, i32 -0.205601, i7 14, i32 -0.0183766, i7 15, i32 -0.00923116, i7 16, i32 -0.000608966, i7 17, i32 0.0282372, i7 18, i32 -0.0740989, i7 19, i32 0.0197069, i7 20, i32 -0.0477303, i7 21, i32 -0.0383031, i7 22, i32 -0.0140056, i7 23, i32 0.0473974, i7 24, i32 0.0151279, i7 25, i32 0.0189401, i7 26, i32 -0.0389186, i7 27, i32 0.00698866, i7 28, i32 0.0446353, i7 29, i32 -0.0586497, i7 30, i32 -0.0459236, i7 31, i32 0.0291598, i7 32, i32 -0.07002, i7 33, i32 -0.0600772, i7 34, i32 0.0981266, i7 35, i32 -0.0133801, i7 36, i32 0.0510166, i7 37, i32 -0.0183781, i7 38, i32 0.0692386, i7 39, i32 0.00366431, i7 40, i32 -0.0321357, i7 41, i32 0.00653895, i7 42, i32 0.000911322, i7 43, i32 -0.0556713, i7 44, i32 0.0860768, i7 45, i32 -0.0211873, i7 46, i32 0.0206327, i7 47, i32 -0.0107825, i7 48, i32 -0.0024251, i7 49, i32 0.0122524, i7 50, i32 0.11927, i7 51, i32 -0.00622149, i7 52, i32 -0.00659195, i7 53, i32 0.0329647, i7 54, i32 0.0489895, i7 55, i32 0.0301598, i7 56, i32 -0.00510681, i7 57, i32 0.0374584, i7 58, i32 -0.0517413, i7 59, i32 0.000515808, i7 60, i32 -0.0383974, i7 61, i32 0.0204752, i7 62, i32 0.0108822, i7 63, i32 -0.00295797, i7 64, i32 0.0125297, i7 65, i32 0.0156666, i7 66, i32 -0.0892678, i7 67, i32 -0.00809082, i7 68, i32 0.10836, i7 69, i32 0.0594431, i7 70, i32 -0.018234, i7 71, i32 0.00989212, i7 72, i32 0.02131, i7 73, i32 -0.0140459, i7 74, i32 0.0972614, i7 75, i32 -0.0292291, i7 76, i32 0.0191759, i7 77, i32 0.0498463, i7 78, i32 -0.0260157, i7 79, i32 0.0100338, i7 80, i32 0.00127399, i7 81, i32 -0.00907827, i7 82, i32 -0.0206398, i7 83, i32 0.00460572, i7 84, i32 -0.0262389, i7 85, i32 -0.0425782, i7 86, i32 0.00369161, i7 87, i32 0.0305069, i7 88, i32 0.000594763, i7 89, i32 -0.0289582, i7 90, i32 0.00478367, i7 91, i32 0.0444961, i7 92, i32 -0.00121148, i7 93, i32 0.00222023, i7 94, i32 0.000880439, i7 95, i32 0.0157537, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 527 'sparsemux' 'tmp_89' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (1.18ns)   --->   "%tmp_90 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0138697, i7 1, i32 -0.0266163, i7 2, i32 0.000467438, i7 3, i32 0.0698895, i7 4, i32 0.0525981, i7 5, i32 -0.0834858, i7 6, i32 -0.0280957, i7 7, i32 0.0611512, i7 8, i32 -0.0366367, i7 9, i32 0.00259031, i7 10, i32 -0.00742014, i7 11, i32 0.0860662, i7 12, i32 0.0426962, i7 13, i32 -0.0318611, i7 14, i32 -0.0243267, i7 15, i32 0.00446123, i7 16, i32 -0.018469, i7 17, i32 0.0322588, i7 18, i32 0.0849848, i7 19, i32 0.0281738, i7 20, i32 -0.0773634, i7 21, i32 0.0868208, i7 22, i32 -0.0154887, i7 23, i32 -0.0455202, i7 24, i32 0.00282401, i7 25, i32 0.0253263, i7 26, i32 -0.0234952, i7 27, i32 0.0329659, i7 28, i32 0.0312022, i7 29, i32 -0.0789506, i7 30, i32 -0.0594388, i7 31, i32 0.0874982, i7 32, i32 -0.0789936, i7 33, i32 -0.08494, i7 34, i32 0.0874493, i7 35, i32 -0.0193061, i7 36, i32 -0.013849, i7 37, i32 -0.0815226, i7 38, i32 0.109554, i7 39, i32 0.000784538, i7 40, i32 -0.0662633, i7 41, i32 -0.0433166, i7 42, i32 -0.0066364, i7 43, i32 -0.0351838, i7 44, i32 0.114808, i7 45, i32 -0.0132326, i7 46, i32 0.0213795, i7 47, i32 0.0204102, i7 48, i32 0.00183185, i7 49, i32 0.00972747, i7 50, i32 0.0491791, i7 51, i32 -0.00279254, i7 52, i32 -0.00783575, i7 53, i32 -0.0283625, i7 54, i32 0.0387313, i7 55, i32 0.0261642, i7 56, i32 -0.00301653, i7 57, i32 0.0348584, i7 58, i32 -0.0660637, i7 59, i32 -0.00419855, i7 60, i32 -0.0340259, i7 61, i32 0.000415766, i7 62, i32 0.000360279, i7 63, i32 -0.00764437, i7 64, i32 0.00896388, i7 65, i32 0.0160123, i7 66, i32 -0.103708, i7 67, i32 -0.00874993, i7 68, i32 0.125756, i7 69, i32 0.0397672, i7 70, i32 -0.00466694, i7 71, i32 0.00989293, i7 72, i32 0.00985249, i7 73, i32 0.00366897, i7 74, i32 0.116529, i7 75, i32 -0.021384, i7 76, i32 0.0130782, i7 77, i32 0.048969, i7 78, i32 -0.0403385, i7 79, i32 0.0323339, i7 80, i32 0.00538054, i7 81, i32 -0.0202302, i7 82, i32 -0.0182277, i7 83, i32 -0.0123995, i7 84, i32 -0.0174772, i7 85, i32 -0.0324328, i7 86, i32 0.00106369, i7 87, i32 0.0379122, i7 88, i32 -0.0122424, i7 89, i32 -0.0248771, i7 90, i32 0.0010783, i7 91, i32 0.0613521, i7 92, i32 0.000136941, i7 93, i32 -0.00411139, i7 94, i32 0.0148233, i7 95, i32 0.0171929, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 528 'sparsemux' 'tmp_90' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (1.18ns)   --->   "%tmp_91 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0367126, i7 1, i32 0.0244765, i7 2, i32 0.0218795, i7 3, i32 0.0499562, i7 4, i32 0.0562705, i7 5, i32 -0.11787, i7 6, i32 -0.0357343, i7 7, i32 0.077404, i7 8, i32 -0.0249315, i7 9, i32 0.0271228, i7 10, i32 -0.00998073, i7 11, i32 0.060765, i7 12, i32 0.0431726, i7 13, i32 0.18297, i7 14, i32 -0.0328883, i7 15, i32 0.0166994, i7 16, i32 0.00910227, i7 17, i32 0.0274631, i7 18, i32 0.0840418, i7 19, i32 -0.0168708, i7 20, i32 -0.0904915, i7 21, i32 -0.088524, i7 22, i32 -0.00905764, i7 23, i32 -0.0593876, i7 24, i32 0.00148879, i7 25, i32 0.0300345, i7 26, i32 -0.00599022, i7 27, i32 0.0251543, i7 28, i32 0.0265123, i7 29, i32 -0.0909923, i7 30, i32 -0.0364329, i7 31, i32 0.0602296, i7 32, i32 -0.0820077, i7 33, i32 -0.0968373, i7 34, i32 0.0450057, i7 35, i32 -0.0268971, i7 36, i32 -0.0681563, i7 37, i32 -0.047376, i7 38, i32 0.13395, i7 39, i32 0.00305087, i7 40, i32 -0.0243891, i7 41, i32 -0.0912158, i7 42, i32 -0.00491443, i7 43, i32 0.0810627, i7 44, i32 0.124762, i7 45, i32 -0.0211688, i7 46, i32 0.00702533, i7 47, i32 -0.0321439, i7 48, i32 -0.00280404, i7 49, i32 0.0125537, i7 50, i32 -0.0616109, i7 51, i32 -0.00511714, i7 52, i32 -0.000246238, i7 53, i32 -0.105305, i7 54, i32 0.0122493, i7 55, i32 0.00717244, i7 56, i32 0.00104339, i7 57, i32 0.0402114, i7 58, i32 -0.0671002, i7 59, i32 -0.0166395, i7 60, i32 -0.030094, i7 61, i32 -0.0284253, i7 62, i32 -0.0242141, i7 63, i32 -0.0133823, i7 64, i32 0.00544157, i7 65, i32 0.0070686, i7 66, i32 -0.0980026, i7 67, i32 -0.00161564, i7 68, i32 0.125433, i7 69, i32 0.00801774, i7 70, i32 0.0182706, i7 71, i32 0.0215953, i7 72, i32 -0.00329465, i7 73, i32 0.0137261, i7 74, i32 0.106173, i7 75, i32 -0.0231838, i7 76, i32 0.0189593, i7 77, i32 0.054479, i7 78, i32 -0.0558193, i7 79, i32 -0.045229, i7 80, i32 0.00645587, i7 81, i32 -0.0279081, i7 82, i32 0.00144753, i7 83, i32 -0.0337232, i7 84, i32 -0.0134856, i7 85, i32 -0.0278618, i7 86, i32 0.00618414, i7 87, i32 0.0403149, i7 88, i32 -0.0308827, i7 89, i32 -0.0155851, i7 90, i32 0.00498552, i7 91, i32 0.0744729, i7 92, i32 -0.00589199, i7 93, i32 -0.000813645, i7 94, i32 0.0333583, i7 95, i32 0.0189611, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 529 'sparsemux' 'tmp_91' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (1.18ns)   --->   "%tmp_92 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0212565, i7 1, i32 0.0486609, i7 2, i32 0.0366675, i7 3, i32 0.0232671, i7 4, i32 0.0285479, i7 5, i32 -0.134637, i7 6, i32 -0.0370496, i7 7, i32 0.0314934, i7 8, i32 0.00562012, i7 9, i32 -0.0325147, i7 10, i32 -0.00827603, i7 11, i32 -0.139412, i7 12, i32 0.0348906, i7 13, i32 0.158539, i7 14, i32 -0.0204953, i7 15, i32 0.0125035, i7 16, i32 0.031952, i7 17, i32 0.0231816, i7 18, i32 -0.0892234, i7 19, i32 -0.058822, i7 20, i32 -0.0658648, i7 21, i32 0.001699, i7 22, i32 0.015392, i7 23, i32 0.0903125, i7 24, i32 0.00076024, i7 25, i32 0.029716, i7 26, i32 0.0112367, i7 27, i32 -0.0535209, i7 28, i32 -0.00399441, i7 29, i32 -0.0807499, i7 30, i32 0.00406963, i7 31, i32 -0.069121, i7 32, i32 -0.0551137, i7 33, i32 -0.0901321, i7 34, i32 -0.0187863, i7 35, i32 -0.0442441, i7 36, i32 -0.0207076, i7 37, i32 0.117889, i7 38, i32 0.153815, i7 39, i32 0.00650092, i7 40, i32 0.0531742, i7 41, i32 -0.0868363, i7 42, i32 -5.82058e-05, i7 43, i32 0.112745, i7 44, i32 0.135781, i7 45, i32 -0.00552181, i7 46, i32 0.00593749, i7 47, i32 0.0279056, i7 48, i32 0.00312429, i7 49, i32 0.00523065, i7 50, i32 -0.12124, i7 51, i32 0.00110275, i7 52, i32 0.0006439, i7 53, i32 -0.0693483, i7 54, i32 -0.00756601, i7 55, i32 -0.0222497, i7 56, i32 0.0129426, i7 57, i32 0.0419195, i7 58, i32 -0.0460984, i7 59, i32 -0.0274793, i7 60, i32 -0.0336224, i7 61, i32 -0.0235684, i7 62, i32 -0.0710279, i7 63, i32 -0.0189014, i7 64, i32 0.0104146, i7 65, i32 0.00290106, i7 66, i32 -0.0803333, i7 67, i32 -0.0148698, i7 68, i32 0.104438, i7 69, i32 -0.042354, i7 70, i32 0.0463825, i7 71, i32 0.0184726, i7 72, i32 -0.00595042, i7 73, i32 0.0165445, i7 74, i32 0.06998, i7 75, i32 -0.0335833, i7 76, i32 0.0209783, i7 77, i32 0.0487866, i7 78, i32 -0.0603023, i7 79, i32 0.0193038, i7 80, i32 0.00577621, i7 81, i32 -0.0254328, i7 82, i32 0.0262004, i7 83, i32 -0.0413172, i7 84, i32 -0.015824, i7 85, i32 -0.0289724, i7 86, i32 0.0278819, i7 87, i32 0.0223215, i7 88, i32 -0.036315, i7 89, i32 -0.0164961, i7 90, i32 0.0120476, i7 91, i32 0.0892586, i7 92, i32 0.00590687, i7 93, i32 -0.000123323, i7 94, i32 0.048283, i7 95, i32 0.0114602, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 530 'sparsemux' 'tmp_92' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (1.18ns)   --->   "%tmp_93 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0157651, i7 1, i32 0.0281296, i7 2, i32 0.0388277, i7 3, i32 -0.0133324, i7 4, i32 -0.058083, i7 5, i32 -0.143757, i7 6, i32 -0.0471808, i7 7, i32 -0.0418902, i7 8, i32 0.0430795, i7 9, i32 -0.0362193, i7 10, i32 -0.0104874, i7 11, i32 0.065144, i7 12, i32 0.00619161, i7 13, i32 0.0637813, i7 14, i32 0.00810734, i7 15, i32 0.00102138, i7 16, i32 -0.0269306, i7 17, i32 0.0299926, i7 18, i32 -0.0321977, i7 19, i32 -0.0640119, i7 20, i32 -0.00786181, i7 21, i32 0.0814307, i7 22, i32 0.0401911, i7 23, i32 -0.0132178, i7 24, i32 0.00298733, i7 25, i32 0.0145357, i7 26, i32 0.0198846, i7 27, i32 -0.139415, i7 28, i32 -0.0759998, i7 29, i32 -0.0575541, i7 30, i32 0.0462803, i7 31, i32 -0.126532, i7 32, i32 -0.0109817, i7 33, i32 -0.0601479, i7 34, i32 -0.0808048, i7 35, i32 -0.0522983, i7 36, i32 -0.00779322, i7 37, i32 0.182685, i7 38, i32 0.150636, i7 39, i32 0.0109157, i7 40, i32 0.113058, i7 41, i32 0.0994184, i7 42, i32 -0.00603625, i7 43, i32 0.0363577, i7 44, i32 0.124769, i7 45, i32 -0.0020716, i7 46, i32 0.000604419, i7 47, i32 -0.00259299, i7 48, i32 -0.00049076, i7 49, i32 -0.00936523, i7 50, i32 -0.0682278, i7 51, i32 -0.00478379, i7 52, i32 -0.00725552, i7 53, i32 0.0671055, i7 54, i32 -0.0128504, i7 55, i32 -0.0479887, i7 56, i32 0.0231908, i7 57, i32 0.0425075, i7 58, i32 -0.0188734, i7 59, i32 -0.0381711, i7 60, i32 -0.0209947, i7 61, i32 0.0369831, i7 62, i32 -0.108533, i7 63, i32 -0.0137571, i7 64, i32 0.00967305, i7 65, i32 -0.00521444, i7 66, i32 -0.0597267, i7 67, i32 0.00623471, i7 68, i32 0.0686458, i7 69, i32 -0.0823172, i7 70, i32 0.0629683, i7 71, i32 0.0267194, i7 72, i32 0.00263095, i7 73, i32 0.0178024, i7 74, i32 0.0150087, i7 75, i32 -0.0288196, i7 76, i32 0.0308734, i7 77, i32 0.0250676, i7 78, i32 -0.0701787, i7 79, i32 0.0382225, i7 80, i32 0.00308336, i7 81, i32 -0.0172463, i7 82, i32 0.0584636, i7 83, i32 -0.0338544, i7 84, i32 -0.00760858, i7 85, i32 -0.0294742, i7 86, i32 0.0384757, i7 87, i32 0.00599197, i7 88, i32 -0.0227134, i7 89, i32 -0.0247729, i7 90, i32 0.00678752, i7 91, i32 0.094993, i7 92, i32 -0.00374519, i7 93, i32 -0.00500239, i7 94, i32 0.0543877, i7 95, i32 0.00200507, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 531 'sparsemux' 'tmp_93' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (1.18ns)   --->   "%tmp_94 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0433863, i7 1, i32 -0.00450786, i7 2, i32 0.0360396, i7 3, i32 -0.0343687, i7 4, i32 -0.123382, i7 5, i32 -0.150389, i7 6, i32 -0.0520945, i7 7, i32 -0.0642552, i7 8, i32 0.0543501, i7 9, i32 0.0723452, i7 10, i32 -0.00913035, i7 11, i32 0.0495476, i7 12, i32 -0.0298591, i7 13, i32 -0.0402895, i7 14, i32 0.0186108, i7 15, i32 -0.0157856, i7 16, i32 -0.0445156, i7 17, i32 0.025939, i7 18, i32 0.0471834, i7 19, i32 -0.0210783, i7 20, i32 0.127363, i7 21, i32 -0.0965699, i7 22, i32 0.0352806, i7 23, i32 -0.018788, i7 24, i32 0.00604304, i7 25, i32 -0.00566482, i7 26, i32 0.0324032, i7 27, i32 -0.110407, i7 28, i32 -0.0888621, i7 29, i32 -0.0154773, i7 30, i32 0.0857515, i7 31, i32 0.0213793, i7 32, i32 0.03127, i7 33, i32 -0.0100464, i7 34, i32 -0.110448, i7 35, i32 -0.0732849, i7 36, i32 0.0818448, i7 37, i32 -0.0125166, i7 38, i32 0.120426, i7 39, i32 0.0266194, i7 40, i32 0.0309982, i7 41, i32 0.241564, i7 42, i32 -0.000843026, i7 43, i32 -0.00708961, i7 44, i32 0.0958516, i7 45, i32 -0.0105927, i7 46, i32 -0.00448752, i7 47, i32 -0.0622084, i7 48, i32 -0.00102955, i7 49, i32 -0.0130865, i7 50, i32 0.0164121, i7 51, i32 -0.00161901, i7 52, i32 -0.00262424, i7 53, i32 0.152702, i7 54, i32 -0.019692, i7 55, i32 -0.0695606, i7 56, i32 0.0271058, i7 57, i32 0.0403646, i7 58, i32 0.0141756, i7 59, i32 -0.050072, i7 60, i32 -0.0109776, i7 61, i32 0.0449453, i7 62, i32 -0.103663, i7 63, i32 -0.00494784, i7 64, i32 0.00847059, i7 65, i32 0.00249097, i7 66, i32 -0.0373388, i7 67, i32 0.00375829, i7 68, i32 0.0406955, i7 69, i32 -0.126235, i7 70, i32 0.0759651, i7 71, i32 0.027754, i7 72, i32 -0.00018919, i7 73, i32 0.024148, i7 74, i32 -0.0542182, i7 75, i32 0.018565, i7 76, i32 0.0342318, i7 77, i32 -0.0131141, i7 78, i32 -0.0691623, i7 79, i32 -0.0374442, i7 80, i32 0.00238085, i7 81, i32 -0.00260413, i7 82, i32 0.08114, i7 83, i32 -0.0292367, i7 84, i32 -0.0110176, i7 85, i32 -0.0307505, i7 86, i32 0.0048627, i7 87, i32 -0.0118429, i7 88, i32 0.00459703, i7 89, i32 -0.0254682, i7 90, i32 -0.000730135, i7 91, i32 0.0903725, i7 92, i32 0.00685957, i7 93, i32 -0.0176182, i7 94, i32 0.0720664, i7 95, i32 -0.00376259, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 532 'sparsemux' 'tmp_94' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (1.18ns)   --->   "%tmp_95 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0393656, i7 1, i32 -0.00844472, i7 2, i32 0.0311428, i7 3, i32 -0.0497947, i7 4, i32 -0.127052, i7 5, i32 -0.130988, i7 6, i32 -0.0492476, i7 7, i32 -0.0225389, i7 8, i32 0.0556924, i7 9, i32 -0.0268058, i7 10, i32 -0.00433959, i7 11, i32 -0.0778073, i7 12, i32 -0.048754, i7 13, i32 -0.115759, i7 14, i32 0.0263224, i7 15, i32 -0.0225059, i7 16, i32 0.0347477, i7 17, i32 0.0193584, i7 18, i32 -0.0128745, i7 19, i32 0.0395614, i7 20, i32 0.220015, i7 21, i32 0.0387808, i7 22, i32 0.00982421, i7 23, i32 0.0136438, i7 24, i32 0.00875998, i7 25, i32 -0.0276135, i7 26, i32 0.0338607, i7 27, i32 0.0207567, i7 28, i32 -0.0626884, i7 29, i32 -0.000193249, i7 30, i32 0.0953968, i7 31, i32 0.0429623, i7 32, i32 0.053703, i7 33, i32 0.045175, i7 34, i32 -0.0908597, i7 35, i32 -0.0889696, i7 36, i32 0.0482715, i7 37, i32 -0.191638, i7 38, i32 0.0668129, i7 39, i32 0.0165035, i7 40, i32 -0.0781372, i7 41, i32 0.0933144, i7 42, i32 0.00475336, i7 43, i32 -0.102684, i7 44, i32 0.0664272, i7 45, i32 -0.00761593, i7 46, i32 -0.00297878, i7 47, i32 0.106849, i7 48, i32 0.00283305, i7 49, i32 -0.00392079, i7 50, i32 0.0428846, i7 51, i32 -0.00373513, i7 52, i32 0.0565136, i7 53, i32 0.0895918, i7 54, i32 -0.0140447, i7 55, i32 -0.0876817, i7 56, i32 0.0292569, i7 57, i32 0.032222, i7 58, i32 0.0390191, i7 59, i32 -0.0482985, i7 60, i32 -0.00103829, i7 61, i32 -0.0219044, i7 62, i32 -0.0597107, i7 63, i32 0.00610824, i7 64, i32 -0.000117968, i7 65, i32 0.016631, i7 66, i32 -0.0197348, i7 67, i32 -0.0126579, i7 68, i32 0.0150878, i7 69, i32 -0.145637, i7 70, i32 0.0804143, i7 71, i32 0.026852, i7 72, i32 -0.0131329, i7 73, i32 0.0231001, i7 74, i32 -0.108818, i7 75, i32 0.110562, i7 76, i32 0.0374786, i7 77, i32 -0.0525433, i7 78, i32 -0.0640174, i7 79, i32 -0.00595378, i7 80, i32 0.00501944, i7 81, i32 0.0273937, i7 82, i32 0.0840978, i7 83, i32 -0.0114434, i7 84, i32 -0.00899849, i7 85, i32 -0.0346163, i7 86, i32 -0.0720389, i7 87, i32 -0.0191888, i7 88, i32 0.03096, i7 89, i32 -0.0235676, i7 90, i32 -0.00201339, i7 91, i32 0.0784356, i7 92, i32 -0.0203906, i7 93, i32 -0.0197064, i7 94, i32 0.0675211, i7 95, i32 -0.00808894, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 533 'sparsemux' 'tmp_95' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (1.18ns)   --->   "%tmp_96 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0115032, i7 1, i32 -4.59839e-05, i7 2, i32 0.0384554, i7 3, i32 -0.0640168, i7 4, i32 -0.0564073, i7 5, i32 -0.0804688, i7 6, i32 -0.05621, i7 7, i32 -0.00417646, i7 8, i32 0.0318619, i7 9, i32 -0.0180525, i7 10, i32 -0.0109499, i7 11, i32 0.0259111, i7 12, i32 -0.0348454, i7 13, i32 -0.0608232, i7 14, i32 0.0119691, i7 15, i32 -0.0252056, i7 16, i32 0.0692074, i7 17, i32 0.0130711, i7 18, i32 -0.00348246, i7 19, i32 0.0445074, i7 20, i32 0.102656, i7 21, i32 0.0215286, i7 22, i32 -0.0218102, i7 23, i32 -0.00517823, i7 24, i32 0.00131585, i7 25, i32 -0.0231081, i7 26, i32 0.0145178, i7 27, i32 0.111565, i7 28, i32 0.00537728, i7 29, i32 -0.00615929, i7 30, i32 0.0450886, i7 31, i32 0.0807548, i7 32, i32 0.0636228, i7 33, i32 0.0800577, i7 34, i32 -0.0660644, i7 35, i32 -0.0800335, i7 36, i32 -0.0432978, i7 37, i32 -0.0390695, i7 38, i32 0.0444186, i7 39, i32 0.00252616, i7 40, i32 -0.0272477, i7 41, i32 -0.140859, i7 42, i32 -0.0166849, i7 43, i32 -0.0888305, i7 44, i32 0.0332214, i7 45, i32 0.000568815, i7 46, i32 -0.00750776, i7 47, i32 -0.0887305, i7 48, i32 -0.00320275, i7 49, i32 0.00164735, i7 50, i32 0.037538, i7 51, i32 -0.00307624, i7 52, i32 -0.0549062, i7 53, i32 -0.0218821, i7 54, i32 -0.00680377, i7 55, i32 -0.0756176, i7 56, i32 0.0230748, i7 57, i32 0.0314984, i7 58, i32 0.0660077, i7 59, i32 -0.0360033, i7 60, i32 0.0047587, i7 61, i32 -0.00420556, i7 62, i32 -0.0134821, i7 63, i32 0.0024832, i7 64, i32 -0.000401184, i7 65, i32 0.0214382, i7 66, i32 -0.00825587, i7 67, i32 0.106037, i7 68, i32 0.00501591, i7 69, i32 -0.150499, i7 70, i32 0.0821101, i7 71, i32 0.0193264, i7 72, i32 -0.0259987, i7 73, i32 0.0241915, i7 74, i32 -0.125361, i7 75, i32 0.211357, i7 76, i32 0.0350513, i7 77, i32 -0.0813446, i7 78, i32 -0.0479266, i7 79, i32 0.0162196, i7 80, i32 -0.00394046, i7 81, i32 0.0465302, i7 82, i32 0.0782679, i7 83, i32 -0.00282733, i7 84, i32 -0.0114253, i7 85, i32 -0.0396921, i7 86, i32 -0.104476, i7 87, i32 -0.0248917, i7 88, i32 0.0263009, i7 89, i32 -0.0242972, i7 90, i32 0.00340873, i7 91, i32 0.0631367, i7 92, i32 -0.000282132, i7 93, i32 -0.0226412, i7 94, i32 0.0728486, i7 95, i32 -0.0117344, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 534 'sparsemux' 'tmp_96' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (1.18ns)   --->   "%tmp_97 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00262028, i7 1, i32 0.00471984, i7 2, i32 0.0326914, i7 3, i32 -0.0502315, i7 4, i32 0.0161242, i7 5, i32 -0.0463709, i7 6, i32 -0.0421864, i7 7, i32 -0.000790177, i7 8, i32 -0.00749454, i7 9, i32 0.0308113, i7 10, i32 -0.0119171, i7 11, i32 -0.0104162, i7 12, i32 -0.0158079, i7 13, i32 0.0361769, i7 14, i32 0.0057216, i7 15, i32 -0.0306059, i7 16, i32 -0.0448587, i7 17, i32 0.0094401, i7 18, i32 0.0108274, i7 19, i32 0.0285878, i7 20, i32 -0.0355687, i7 21, i32 -0.0409268, i7 22, i32 -0.0228083, i7 23, i32 0.00493654, i7 24, i32 0.000380563, i7 25, i32 -0.0232275, i7 26, i32 -0.00407843, i7 27, i32 0.0859384, i7 28, i32 0.0541673, i7 29, i32 -0.00725048, i7 30, i32 -0.0023303, i7 31, i32 0.0114814, i7 32, i32 0.0535398, i7 33, i32 0.0890691, i7 34, i32 -0.027327, i7 35, i32 -0.0594365, i7 36, i32 -0.029048, i7 37, i32 0.0691232, i7 38, i32 0.0255813, i7 39, i32 0.00776376, i7 40, i32 0.0157629, i7 41, i32 -0.132717, i7 42, i32 -0.0191394, i7 43, i32 0.0430886, i7 44, i32 0.0187241, i7 45, i32 0.0228047, i7 46, i32 -0.0056747, i7 47, i32 0.0279111, i7 48, i32 -0.00143781, i7 49, i32 0.0050004, i7 50, i32 0.00162064, i7 51, i32 0.00189051, i7 52, i32 -0.0200973, i7 53, i32 -0.112404, i7 54, i32 -0.00121769, i7 55, i32 -0.0526339, i7 56, i32 0.0160114, i7 57, i32 0.0233286, i7 58, i32 0.0718572, i7 59, i32 -0.0131131, i7 60, i32 0.00616977, i7 61, i32 -0.00564183, i7 62, i32 0.0184197, i7 63, i32 -0.00222173, i7 64, i32 0.00321974, i7 65, i32 0.0147898, i7 66, i32 -0.00232198, i7 67, i32 0.0050996, i7 68, i32 -0.000942523, i7 69, i32 -0.13579, i7 70, i32 0.0645344, i7 71, i32 0.0104614, i7 72, i32 -0.0315742, i7 73, i32 0.014706, i7 74, i32 -0.111882, i7 75, i32 0.251637, i7 76, i32 0.0499133, i7 77, i32 -0.0893171, i7 78, i32 -0.0340434, i7 79, i32 -0.013421, i7 80, i32 -0.0135848, i7 81, i32 0.043204, i7 82, i32 0.0664982, i7 83, i32 0.0112771, i7 84, i32 -0.00707931, i7 85, i32 -0.0420535, i7 86, i32 -0.0785255, i7 87, i32 -0.022144, i7 88, i32 0.00119312, i7 89, i32 -0.0255874, i7 90, i32 0.00211641, i7 91, i32 0.0427536, i7 92, i32 0.0166954, i7 93, i32 -0.0171494, i7 94, i32 0.0722619, i7 95, i32 -0.0175375, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 535 'sparsemux' 'tmp_97' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (1.18ns)   --->   "%tmp_98 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00035813, i7 1, i32 0.00391583, i7 2, i32 0.0528887, i7 3, i32 -0.0383211, i7 4, i32 0.0410662, i7 5, i32 -0.0497417, i7 6, i32 -0.0508043, i7 7, i32 0.00296829, i7 8, i32 -0.0518198, i7 9, i32 -0.0079212, i7 10, i32 -0.0105703, i7 11, i32 0.00915977, i7 12, i32 -0.0151241, i7 13, i32 0.0105759, i7 14, i32 0.00561075, i7 15, i32 -0.0480417, i7 16, i32 -0.0203125, i7 17, i32 -0.00211143, i7 18, i32 -0.00116342, i7 19, i32 -0.0073571, i7 20, i32 -0.0659624, i7 21, i32 0.0181936, i7 22, i32 -0.0266086, i7 23, i32 -0.00756207, i7 24, i32 0.00218306, i7 25, i32 -0.0216163, i7 26, i32 -0.00807492, i7 27, i32 -0.0079905, i7 28, i32 0.0646124, i7 29, i32 0.00841796, i7 30, i32 -0.0331442, i7 31, i32 -0.04805, i7 32, i32 0.0708942, i7 33, i32 0.111614, i7 34, i32 0.00471435, i7 35, i32 -0.0488008, i7 36, i32 0.0148682, i7 37, i32 0.00710641, i7 38, i32 0.0120162, i7 39, i32 0.00751898, i7 40, i32 0.00824186, i7 41, i32 0.0304896, i7 42, i32 -0.0136539, i7 43, i32 0.0635993, i7 44, i32 0.0157775, i7 45, i32 0.0435839, i7 46, i32 0.00585148, i7 47, i32 -0.00242561, i7 48, i32 -0.00489258, i7 49, i32 0.00699035, i7 50, i32 -0.0119152, i7 51, i32 0.00709916, i7 52, i32 0.0247949, i7 53, i32 -0.075381, i7 54, i32 -0.00475953, i7 55, i32 -0.0211348, i7 56, i32 0.0115698, i7 57, i32 0.0187081, i7 58, i32 0.0834452, i7 59, i32 -8.84177e-05, i7 60, i32 0.0158354, i7 61, i32 -0.000480905, i7 62, i32 0.0352079, i7 63, i32 -0.0108732, i7 64, i32 -0.000789404, i7 65, i32 0.0155369, i7 66, i32 0.00345385, i7 67, i32 0.0385652, i7 68, i32 -0.0163412, i7 69, i32 -0.119303, i7 70, i32 0.0627061, i7 71, i32 0.0128031, i7 72, i32 -0.0475037, i7 73, i32 0.00498818, i7 74, i32 -0.0780346, i7 75, i32 0.203615, i7 76, i32 0.061448, i7 77, i32 -0.080166, i7 78, i32 -0.0207057, i7 79, i32 0.00293347, i7 80, i32 -0.0121466, i7 81, i32 0.0338532, i7 82, i32 0.0541487, i7 83, i32 0.0251344, i7 84, i32 -0.0168859, i7 85, i32 -0.0442858, i7 86, i32 -0.0291591, i7 87, i32 -0.0299392, i7 88, i32 -0.0196541, i7 89, i32 -0.0188172, i7 90, i32 0.00580528, i7 91, i32 0.0293171, i7 92, i32 -0.0119608, i7 93, i32 -0.0197084, i7 94, i32 0.0740115, i7 95, i32 -0.0212394, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 536 'sparsemux' 'tmp_98' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (1.18ns)   --->   "%tmp_99 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0016336, i7 1, i32 -0.0127953, i7 2, i32 0.0118776, i7 3, i32 0.065729, i7 4, i32 0.0127574, i7 5, i32 -0.0553526, i7 6, i32 -0.0228588, i7 7, i32 -0.0491187, i7 8, i32 -0.0136333, i7 9, i32 -0.00290379, i7 10, i32 -0.00885928, i7 11, i32 -0.0161432, i7 12, i32 0.00359848, i7 13, i32 0.119048, i7 14, i32 0.00616633, i7 15, i32 0.0144971, i7 16, i32 0.000245297, i7 17, i32 0.0229526, i7 18, i32 0.00414872, i7 19, i32 -0.00249295, i7 20, i32 -0.0225987, i7 21, i32 0.00600586, i7 22, i32 0.00493679, i7 23, i32 -0.00225802, i7 24, i32 0.0687103, i7 25, i32 0.0142931, i7 26, i32 -0.0564094, i7 27, i32 -0.00399624, i7 28, i32 0.016061, i7 29, i32 -0.010231, i7 30, i32 -0.0129002, i7 31, i32 -0.04183, i7 32, i32 -0.0468555, i7 33, i32 -0.00263406, i7 34, i32 0.0606488, i7 35, i32 0.0152715, i7 36, i32 0.00114833, i7 37, i32 -0.00219519, i7 38, i32 -0.0285098, i7 39, i32 0.00464539, i7 40, i32 0.0247201, i7 41, i32 -0.00803078, i7 42, i32 -0.00211382, i7 43, i32 -0.00400595, i7 44, i32 0.0478562, i7 45, i32 -0.0637219, i7 46, i32 0.0257171, i7 47, i32 0.00485606, i7 48, i32 0.00732933, i7 49, i32 0.00840182, i7 50, i32 0.0711603, i7 51, i32 -0.0130899, i7 52, i32 -0.002559, i7 53, i32 0.0217324, i7 54, i32 0.0438929, i7 55, i32 0.0272627, i7 56, i32 -0.0140898, i7 57, i32 0.044357, i7 58, i32 -0.0294334, i7 59, i32 0.00334485, i7 60, i32 -0.0328103, i7 61, i32 0.00271077, i7 62, i32 0.0160728, i7 63, i32 -0.00293074, i7 64, i32 0.0158667, i7 65, i32 0.0235539, i7 66, i32 -0.0662925, i7 67, i32 -0.0122628, i7 68, i32 0.0868224, i7 69, i32 0.0585589, i7 70, i32 -0.0130846, i7 71, i32 0.00242941, i7 72, i32 0.0413927, i7 73, i32 -0.046433, i7 74, i32 0.0585783, i7 75, i32 -0.0314089, i7 76, i32 0.0387311, i7 77, i32 0.0493932, i7 78, i32 -0.0417587, i7 79, i32 0.00594444, i7 80, i32 -0.000872391, i7 81, i32 -0.00796484, i7 82, i32 -0.018302, i7 83, i32 0.0329203, i7 84, i32 -0.042458, i7 85, i32 -0.0359892, i7 86, i32 0.0129501, i7 87, i32 0.0157044, i7 88, i32 0.00475771, i7 89, i32 -0.0212785, i7 90, i32 -0.0149915, i7 91, i32 0.0631296, i7 92, i32 0.00133506, i7 93, i32 -0.00162696, i7 94, i32 -0.0108665, i7 95, i32 0.0166779, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 537 'sparsemux' 'tmp_99' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (1.18ns)   --->   "%tmp_100 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00397288, i7 1, i32 -0.00782944, i7 2, i32 0.00177609, i7 3, i32 0.0528968, i7 4, i32 0.0212661, i7 5, i32 -0.0578475, i7 6, i32 -0.0196442, i7 7, i32 0.00900877, i7 8, i32 -0.0338107, i7 9, i32 0.00503249, i7 10, i32 -0.0133855, i7 11, i32 -0.0400103, i7 12, i32 -0.00667433, i7 13, i32 0.0578725, i7 14, i32 -0.000874195, i7 15, i32 0.00212468, i7 16, i32 -0.00585069, i7 17, i32 0.0245545, i7 18, i32 -0.0546706, i7 19, i32 0.0216966, i7 20, i32 -0.00533078, i7 21, i32 -0.0254647, i7 22, i32 0.00625564, i7 23, i32 -0.00225117, i7 24, i32 0.0191792, i7 25, i32 0.0145807, i7 26, i32 -0.0259172, i7 27, i32 -0.0038742, i7 28, i32 0.036903, i7 29, i32 -0.0268218, i7 30, i32 -0.0255523, i7 31, i32 0.0288494, i7 32, i32 -0.0604913, i7 33, i32 -0.0419624, i7 34, i32 0.0600618, i7 35, i32 0.041636, i7 36, i32 0.0356046, i7 37, i32 -0.0270073, i7 38, i32 -0.0518366, i7 39, i32 -0.011972, i7 40, i32 -0.00519886, i7 41, i32 -0.0480626, i7 42, i32 0.00423774, i7 43, i32 -0.0461064, i7 44, i32 0.076011, i7 45, i32 -0.053916, i7 46, i32 0.0202555, i7 47, i32 -0.00142999, i7 48, i32 -4.28284e-06, i7 49, i32 0.0111575, i7 50, i32 0.123844, i7 51, i32 -0.0142883, i7 52, i32 -0.00632848, i7 53, i32 0.0337331, i7 54, i32 0.0377389, i7 55, i32 0.0288869, i7 56, i32 -0.0092524, i7 57, i32 0.0351123, i7 58, i32 -0.0342974, i7 59, i32 0.00206053, i7 60, i32 -0.0408961, i7 61, i32 0.0118066, i7 62, i32 0.00759616, i7 63, i32 0.00238419, i7 64, i32 0.0172473, i7 65, i32 0.0173172, i7 66, i32 -0.0780861, i7 67, i32 9.19577e-05, i7 68, i32 0.10336, i7 69, i32 0.0377157, i7 70, i32 -0.00380365, i7 71, i32 0.00177815, i7 72, i32 0.0205024, i7 73, i32 -0.0288786, i7 74, i32 0.0825502, i7 75, i32 -0.0187834, i7 76, i32 0.018533, i7 77, i32 0.0408866, i7 78, i32 -0.0423696, i7 79, i32 0.00672015, i7 80, i32 -0.00220236, i7 81, i32 -0.00784332, i7 82, i32 -0.0207194, i7 83, i32 0.0190109, i7 84, i32 -0.0261131, i7 85, i32 -0.0409172, i7 86, i32 0.00053106, i7 87, i32 0.0198721, i7 88, i32 0.00442328, i7 89, i32 -0.0287368, i7 90, i32 0.00614551, i7 91, i32 0.055666, i7 92, i32 -0.0014604, i7 93, i32 -0.00647091, i7 94, i32 -0.000380004, i7 95, i32 0.000478186, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 538 'sparsemux' 'tmp_100' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (1.18ns)   --->   "%tmp_101 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0054814, i7 1, i32 0.0155348, i7 2, i32 -0.00986759, i7 3, i32 0.0516377, i7 4, i32 0.0424426, i7 5, i32 -0.0679427, i7 6, i32 -0.041453, i7 7, i32 0.0598299, i7 8, i32 -0.0406962, i7 9, i32 -0.0128295, i7 10, i32 -0.0106977, i7 11, i32 0.0997312, i7 12, i32 -0.00688113, i7 13, i32 -0.177666, i7 14, i32 -0.00356952, i7 15, i32 0.000720289, i7 16, i32 -0.0120823, i7 17, i32 0.0266486, i7 18, i32 0.016173, i7 19, i32 0.0139808, i7 20, i32 0.0240834, i7 21, i32 0.0550245, i7 22, i32 0.0139987, i7 23, i32 0.0289128, i7 24, i32 -0.000194669, i7 25, i32 0.0018973, i7 26, i32 -0.00638579, i7 27, i32 0.00548904, i7 28, i32 0.0195443, i7 29, i32 -0.0487813, i7 30, i32 -0.0221133, i7 31, i32 0.0497527, i7 32, i32 -0.0881542, i7 33, i32 -0.0670947, i7 34, i32 0.0579438, i7 35, i32 0.0714115, i7 36, i32 -0.0132755, i7 37, i32 -0.0454648, i7 38, i32 -0.0790053, i7 39, i32 -0.0116769, i7 40, i32 -0.0549493, i7 41, i32 -0.0242741, i7 42, i32 -0.00376887, i7 43, i32 -0.0305789, i7 44, i32 0.121589, i7 45, i32 -0.0539323, i7 46, i32 0.0236879, i7 47, i32 0.00790041, i7 48, i32 0.00417103, i7 49, i32 0.0114048, i7 50, i32 0.112758, i7 51, i32 -0.0093988, i7 52, i32 -0.000826986, i7 53, i32 -0.0418147, i7 54, i32 0.0316439, i7 55, i32 0.025702, i7 56, i32 -0.00414607, i7 57, i32 0.0413213, i7 58, i32 -0.0495646, i7 59, i32 -0.00078726, i7 60, i32 -0.0369569, i7 61, i32 -0.00951539, i7 62, i32 0.00479694, i7 63, i32 -0.0030441, i7 64, i32 0.0154948, i7 65, i32 0.0157401, i7 66, i32 -0.0922827, i7 67, i32 -0.0159638, i7 68, i32 0.127738, i7 69, i32 0.0116481, i7 70, i32 0.013263, i7 71, i32 0.00954345, i7 72, i32 0.0104338, i7 73, i32 -0.0116273, i7 74, i32 0.0960121, i7 75, i32 -0.0147559, i7 76, i32 0.0210646, i7 77, i32 0.0426252, i7 78, i32 -0.0473181, i7 79, i32 -0.00782807, i7 80, i32 -0.00175625, i7 81, i32 -0.015703, i7 82, i32 -0.0182086, i7 83, i32 0.00265378, i7 84, i32 -0.0166547, i7 85, i32 -0.0288631, i7 86, i32 -0.00584315, i7 87, i32 0.0308986, i7 88, i32 -0.000485903, i7 89, i32 -0.0312476, i7 90, i32 0.00252449, i7 91, i32 0.0748059, i7 92, i32 0.00454628, i7 93, i32 -0.0108638, i7 94, i32 0.00887422, i7 95, i32 0.00421314, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 539 'sparsemux' 'tmp_101' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (1.18ns)   --->   "%tmp_102 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0123831, i7 1, i32 0.0275905, i7 2, i32 0.00361467, i7 3, i32 0.0348834, i7 4, i32 0.0534269, i7 5, i32 -0.0617262, i7 6, i32 -0.0467904, i7 7, i32 0.0465395, i7 8, i32 -0.0293903, i7 9, i32 0.00845568, i7 10, i32 -0.00807346, i7 11, i32 -0.0195011, i7 12, i32 -0.0125104, i7 13, i32 -0.155035, i7 14, i32 -0.0229576, i7 15, i32 0.0118348, i7 16, i32 0.0149225, i7 17, i32 0.0250724, i7 18, i32 0.068633, i7 19, i32 -0.0294359, i7 20, i32 0.0616992, i7 21, i32 -0.0533737, i7 22, i32 -0.00674695, i7 23, i32 -0.0489838, i7 24, i32 -0.00184536, i7 25, i32 -0.00416972, i7 26, i32 0.00317248, i7 27, i32 0.0324567, i7 28, i32 0.0193914, i7 29, i32 -0.0799722, i7 30, i32 -0.00717466, i7 31, i32 0.0312298, i7 32, i32 -0.112794, i7 33, i32 -0.0915327, i7 34, i32 0.0100966, i7 35, i32 0.105157, i7 36, i32 -0.0504157, i7 37, i32 0.0453584, i7 38, i32 -0.0845665, i7 39, i32 -0.00146702, i7 40, i32 -0.0562801, i7 41, i32 0.0139394, i7 42, i32 -0.00296525, i7 43, i32 0.0487156, i7 44, i32 0.135459, i7 45, i32 -0.0621934, i7 46, i32 0.0107421, i7 47, i32 -0.00878145, i7 48, i32 0.00180051, i7 49, i32 -0.000772351, i7 50, i32 0.0469518, i7 51, i32 -0.0056851, i7 52, i32 0.00160306, i7 53, i32 -0.106324, i7 54, i32 0.0201663, i7 55, i32 0.00602671, i7 56, i32 -0.00377819, i7 57, i32 0.0404166, i7 58, i32 -0.0531305, i7 59, i32 -0.00484555, i7 60, i32 -0.0316699, i7 61, i32 -0.0191447, i7 62, i32 -0.000367042, i7 63, i32 -0.0066918, i7 64, i32 0.013804, i7 65, i32 0.0133649, i7 66, i32 -0.0953297, i7 67, i32 -0.0109589, i7 68, i32 0.128048, i7 69, i32 -0.01797, i7 70, i32 0.0328143, i7 71, i32 0.0187931, i7 72, i32 -0.00394784, i7 73, i32 -0.00222598, i7 74, i32 0.0881731, i7 75, i32 -0.018957, i7 76, i32 0.0206959, i7 77, i32 0.0393067, i7 78, i32 -0.0600173, i7 79, i32 0.0015686, i7 80, i32 0.00630494, i7 81, i32 -0.0221098, i7 82, i32 -0.00363901, i7 83, i32 -0.0115458, i7 84, i32 -0.0144648, i7 85, i32 -0.0249976, i7 86, i32 -0.00279994, i7 87, i32 0.0301073, i7 88, i32 -0.00738959, i7 89, i32 -0.0209426, i7 90, i32 0.0014458, i7 91, i32 0.0915735, i7 92, i32 -0.0158148, i7 93, i32 -0.0117495, i7 94, i32 0.0295759, i7 95, i32 0.0144722, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 540 'sparsemux' 'tmp_102' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (1.18ns)   --->   "%tmp_103 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0198356, i7 1, i32 0.0107867, i7 2, i32 0.0232308, i7 3, i32 0.00943381, i7 4, i32 0.0550159, i7 5, i32 -0.055349, i7 6, i32 -0.0409805, i7 7, i32 -0.00126758, i7 8, i32 -0.00364515, i7 9, i32 0.0226378, i7 10, i32 -0.00733858, i7 11, i32 -0.0940216, i7 12, i32 -0.0295259, i7 13, i32 -0.0148613, i7 14, i32 -0.0230427, i7 15, i32 0.0100451, i7 16, i32 0.0138759, i7 17, i32 0.0209819, i7 18, i32 -0.0162113, i7 19, i32 -0.0333499, i7 20, i32 0.0950513, i7 21, i32 0.00545923, i7 22, i32 -0.0150419, i7 23, i32 0.00536682, i7 24, i32 -0.0040243, i7 25, i32 -0.0175693, i7 26, i32 0.0135125, i7 27, i32 0.0376443, i7 28, i32 0.0128351, i7 29, i32 -0.0816982, i7 30, i32 0.0240062, i7 31, i32 -0.0425019, i7 32, i32 -0.129858, i7 33, i32 -0.0874733, i7 34, i32 -0.0399423, i7 35, i32 0.121779, i7 36, i32 -0.0116741, i7 37, i32 0.126015, i7 38, i32 -0.0906833, i7 39, i32 0.00826734, i7 40, i32 0.00661545, i7 41, i32 0.0923332, i7 42, i32 0.00211852, i7 43, i32 0.0765046, i7 44, i32 0.147294, i7 45, i32 -0.0442116, i7 46, i32 0.00804809, i7 47, i32 0.015072, i7 48, i32 0.00209145, i7 49, i32 -0.00384483, i7 50, i32 -0.00178329, i7 51, i32 -0.00920238, i7 52, i32 -0.00229517, i7 53, i32 -0.0531537, i7 54, i32 -0.00339383, i7 55, i32 -0.0108618, i7 56, i32 -0.00128109, i7 57, i32 0.0457246, i7 58, i32 -0.037783, i7 59, i32 -0.0202822, i7 60, i32 -0.0285196, i7 61, i32 -0.0112565, i7 62, i32 -0.00736008, i7 63, i32 -0.0119075, i7 64, i32 0.0158988, i7 65, i32 0.0185776, i7 66, i32 -0.0840626, i7 67, i32 -0.00598768, i7 68, i32 0.116862, i7 69, i32 -0.0612146, i7 70, i32 0.0529027, i7 71, i32 0.0178805, i7 72, i32 -0.00574368, i7 73, i32 0.0107108, i7 74, i32 0.061453, i7 75, i32 -0.0258907, i7 76, i32 0.0250601, i7 77, i32 0.0350398, i7 78, i32 -0.0628588, i7 79, i32 0.02822, i7 80, i32 0.00635156, i7 81, i32 -0.0195185, i7 82, i32 0.016525, i7 83, i32 -0.0149368, i7 84, i32 -0.0181883, i7 85, i32 -0.0314921, i7 86, i32 0.0146051, i7 87, i32 0.0184044, i7 88, i32 -0.0272469, i7 89, i32 -0.0257951, i7 90, i32 0.00776652, i7 91, i32 0.0996282, i7 92, i32 0.0197752, i7 93, i32 -0.00534066, i7 94, i32 0.0386353, i7 95, i32 0.00240006, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 541 'sparsemux' 'tmp_103' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (1.18ns)   --->   "%tmp_104 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0134905, i7 1, i32 -0.00603112, i7 2, i32 0.0284812, i7 3, i32 -0.0150676, i7 4, i32 0.00773653, i7 5, i32 -0.0557113, i7 6, i32 -0.0535693, i7 7, i32 -0.0419163, i7 8, i32 0.0309606, i7 9, i32 -0.0455256, i7 10, i32 -0.00847218, i7 11, i32 0.0959213, i7 12, i32 -0.037589, i7 13, i32 0.0653837, i7 14, i32 -0.00970314, i7 15, i32 0.00369707, i7 16, i32 -0.022601, i7 17, i32 0.0249347, i7 18, i32 -0.0385412, i7 19, i32 -0.0197307, i7 20, i32 0.104468, i7 21, i32 0.0576067, i7 22, i32 -0.00432664, i7 23, i32 0.0211178, i7 24, i32 -0.00180693, i7 25, i32 -0.026142, i7 26, i32 0.0201884, i7 27, i32 -0.0206439, i7 28, i32 -0.038769, i7 29, i32 -0.0667712, i7 30, i32 0.0515768, i7 31, i32 -0.0850022, i7 32, i32 -0.141016, i7 33, i32 -0.0639258, i7 34, i32 -0.0794822, i7 35, i32 0.119281, i7 36, i32 -0.00505242, i7 37, i32 0.0273894, i7 38, i32 -0.0963972, i7 39, i32 0.0108497, i7 40, i32 0.081885, i7 41, i32 0.127727, i7 42, i32 -0.00025277, i7 43, i32 0.0162959, i7 44, i32 0.12622, i7 45, i32 -0.0403857, i7 46, i32 0.00260008, i7 47, i32 -7.66748e-05, i7 48, i32 0.0018566, i7 49, i32 -0.0168703, i7 50, i32 -0.00495629, i7 51, i32 -0.0072145, i7 52, i32 -0.00686469, i7 53, i32 0.054233, i7 54, i32 -0.00994969, i7 55, i32 -0.0277267, i7 56, i32 0.00609247, i7 57, i32 0.0422702, i7 58, i32 -0.0224771, i7 59, i32 -0.0400296, i7 60, i32 -0.0251998, i7 61, i32 0.0418058, i7 62, i32 -0.0253603, i7 63, i32 -0.00877045, i7 64, i32 0.0114304, i7 65, i32 0.013333, i7 66, i32 -0.0700997, i7 67, i32 0.0217586, i7 68, i32 0.0854867, i7 69, i32 -0.102116, i7 70, i32 0.0616013, i7 71, i32 0.0218279, i7 72, i32 8.16376e-05, i7 73, i32 0.0129699, i7 74, i32 0.0122395, i7 75, i32 -0.0120888, i7 76, i32 0.0306528, i7 77, i32 0.0140642, i7 78, i32 -0.0709238, i7 79, i32 -0.0364081, i7 80, i32 0.00499388, i7 81, i32 -0.0120578, i7 82, i32 0.0430902, i7 83, i32 -0.00210705, i7 84, i32 -0.0190955, i7 85, i32 -0.033633, i7 86, i32 0.00670589, i7 87, i32 0.00956707, i7 88, i32 -0.0333006, i7 89, i32 -0.031711, i7 90, i32 0.00692368, i7 91, i32 0.101209, i7 92, i32 -0.00311068, i7 93, i32 -0.0155092, i7 94, i32 0.0440755, i7 95, i32 -0.00386513, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 542 'sparsemux' 'tmp_104' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (1.18ns)   --->   "%tmp_105 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00571248, i7 1, i32 -0.00582621, i7 2, i32 0.0275705, i7 3, i32 -0.0256681, i7 4, i32 -0.0627394, i7 5, i32 -0.0445741, i7 6, i32 -0.0485017, i7 7, i32 -0.0364926, i7 8, i32 0.037681, i7 9, i32 -0.00761882, i7 10, i32 -0.00591951, i7 11, i32 -0.00420715, i7 12, i32 -0.0415185, i7 13, i32 0.0979034, i7 14, i32 -0.00223395, i7 15, i32 -0.00370965, i7 16, i32 -0.00876898, i7 17, i32 0.0209581, i7 18, i32 0.0201873, i7 19, i32 0.00771391, i7 20, i32 0.0374321, i7 21, i32 -0.05931, i7 22, i32 0.00376157, i7 23, i32 -0.0230299, i7 24, i32 0.000439655, i7 25, i32 -0.0358595, i7 26, i32 0.0254992, i7 27, i32 -0.0778331, i7 28, i32 -0.0620441, i7 29, i32 -0.042015, i7 30, i32 0.0693398, i7 31, i32 0.0143938, i7 32, i32 -0.123187, i7 33, i32 -0.0209162, i7 34, i32 -0.0822364, i7 35, i32 0.104321, i7 36, i32 0.0532191, i7 37, i32 -0.149473, i7 38, i32 -0.074612, i7 39, i32 0.00878341, i7 40, i32 0.0669224, i7 41, i32 0.00585672, i7 42, i32 0.00487422, i7 43, i32 -0.016589, i7 44, i32 0.0943775, i7 45, i32 -0.0305829, i7 46, i32 -0.00442832, i7 47, i32 -0.0403921, i7 48, i32 0.00350892, i7 49, i32 -0.00718918, i7 50, i32 0.0183681, i7 51, i32 -0.00160457, i7 52, i32 0.00274403, i7 53, i32 0.0808053, i7 54, i32 -0.0119734, i7 55, i32 -0.0494871, i7 56, i32 0.00695165, i7 57, i32 0.0416774, i7 58, i32 0.00244517, i7 59, i32 -0.0525392, i7 60, i32 -0.0161811, i7 61, i32 0.0155701, i7 62, i32 -0.0262811, i7 63, i32 0.00153851, i7 64, i32 0.00805853, i7 65, i32 0.020293, i7 66, i32 -0.0485952, i7 67, i32 0.0051407, i7 68, i32 0.0527407, i7 69, i32 -0.12966, i7 70, i32 0.0683182, i7 71, i32 0.0297441, i7 72, i32 -0.00779297, i7 73, i32 0.0158914, i7 74, i32 -0.0477098, i7 75, i32 0.0321305, i7 76, i32 0.0382765, i7 77, i32 -0.00781529, i7 78, i32 -0.0634318, i7 79, i32 -0.00294417, i7 80, i32 0.00254333, i7 81, i32 -0.00385276, i7 82, i32 0.0651291, i7 83, i32 0.00210717, i7 84, i32 -0.0196957, i7 85, i32 -0.0326138, i7 86, i32 -0.0346235, i7 87, i32 -0.00146171, i7 88, i32 -0.016453, i7 89, i32 -0.0322942, i7 90, i32 0.00243527, i7 91, i32 0.0932619, i7 92, i32 -0.0109813, i7 93, i32 -0.0224733, i7 94, i32 0.0518565, i7 95, i32 -0.00177252, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 543 'sparsemux' 'tmp_105' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (1.18ns)   --->   "%tmp_106 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.019143, i7 1, i32 0.00329847, i7 2, i32 0.0243855, i7 3, i32 -0.0359798, i7 4, i32 -0.101678, i7 5, i32 -0.0292217, i7 6, i32 -0.0438298, i7 7, i32 -0.00681079, i7 8, i32 0.0371475, i7 9, i32 0.0364325, i7 10, i32 -0.00739254, i7 11, i32 -0.0460447, i7 12, i32 -0.0182275, i7 13, i32 0.0667071, i7 14, i32 0.0115538, i7 15, i32 -0.00858347, i7 16, i32 0.0243757, i7 17, i32 0.00967284, i7 18, i32 0.00314251, i7 19, i32 0.0465413, i7 20, i32 -0.083621, i7 21, i32 0.0181221, i7 22, i32 0.0171789, i7 23, i32 0.0161207, i7 24, i32 -0.00296689, i7 25, i32 -0.0427258, i7 26, i32 0.0193769, i7 27, i32 -0.0784164, i7 28, i32 -0.0522984, i7 29, i32 -0.0181809, i7 30, i32 0.0480528, i7 31, i32 0.0139112, i7 32, i32 -0.0885419, i7 33, i32 0.0194881, i7 34, i32 -0.0639245, i7 35, i32 0.0778518, i7 36, i32 0.0232702, i7 37, i32 -0.0715099, i7 38, i32 -0.0540148, i7 39, i32 -0.00121649, i7 40, i32 -0.0399555, i7 41, i32 -0.160809, i7 42, i32 0.00367391, i7 43, i32 -0.0947564, i7 44, i32 0.0700489, i7 45, i32 -0.00187396, i7 46, i32 -0.00530542, i7 47, i32 0.0738038, i7 48, i32 0.00845948, i7 49, i32 -0.000111219, i7 50, i32 0.0175188, i7 51, i32 0.00324614, i7 52, i32 0.0266164, i7 53, i32 -0.00568731, i7 54, i32 -0.00979075, i7 55, i32 -0.0635819, i7 56, i32 0.00971241, i7 57, i32 0.035585, i7 58, i32 0.0238792, i7 59, i32 -0.0545352, i7 60, i32 -0.00994047, i7 61, i32 -0.019529, i7 62, i32 -0.0102231, i7 63, i32 0.00293694, i7 64, i32 0.00442518, i7 65, i32 0.0199386, i7 66, i32 -0.0316232, i7 67, i32 0.0381251, i7 68, i32 0.0273122, i7 69, i32 -0.146711, i7 70, i32 0.0763694, i7 71, i32 0.0271013, i7 72, i32 -0.0172074, i7 73, i32 0.0190164, i7 74, i32 -0.0959382, i7 75, i32 0.122096, i7 76, i32 0.0370824, i7 77, i32 -0.0429509, i7 78, i32 -0.0540647, i7 79, i32 0.0192211, i7 80, i32 0.00429183, i7 81, i32 0.0159369, i7 82, i32 0.0704884, i7 83, i32 0.0129578, i7 84, i32 -0.017397, i7 85, i32 -0.0372092, i7 86, i32 -0.0772918, i7 87, i32 -0.0167928, i7 88, i32 0.0157263, i7 89, i32 -0.0274259, i7 90, i32 -0.00552518, i7 91, i32 0.0951757, i7 92, i32 0.00102556, i7 93, i32 -0.0202074, i7 94, i32 0.049972, i7 95, i32 -0.00697036, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 544 'sparsemux' 'tmp_106' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (1.18ns)   --->   "%tmp_107 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0121502, i7 1, i32 0.0125975, i7 2, i32 0.0309084, i7 3, i32 -0.0380428, i7 4, i32 -0.0791276, i7 5, i32 -0.0146672, i7 6, i32 -0.0505349, i7 7, i32 -0.00498936, i7 8, i32 0.0354105, i7 9, i32 -0.00928592, i7 10, i32 -0.0120576, i7 11, i32 0.0292049, i7 12, i32 0.00432467, i7 13, i32 -0.0284159, i7 14, i32 0.00838081, i7 15, i32 -0.0191544, i7 16, i32 0.031833, i7 17, i32 0.00791181, i7 18, i32 -0.00471254, i7 19, i32 0.0254441, i7 20, i32 -0.128883, i7 21, i32 0.0158219, i7 22, i32 0.0117366, i7 23, i32 -0.00471203, i7 24, i32 -0.00645186, i7 25, i32 -0.0272808, i7 26, i32 0.00462535, i7 27, i32 -0.025344, i7 28, i32 -0.0036735, i7 29, i32 -0.0121521, i7 30, i32 -0.00961745, i7 31, i32 0.054253, i7 32, i32 -0.0479197, i7 33, i32 0.0500777, i7 34, i32 -0.0454869, i7 35, i32 0.0635828, i7 36, i32 -0.0326136, i7 37, i32 0.070451, i7 38, i32 -0.0325367, i7 39, i32 -0.00499018, i7 40, i32 -0.0395956, i7 41, i32 -0.120255, i7 42, i32 -0.0203391, i7 43, i32 -0.0728022, i7 44, i32 0.0385712, i7 45, i32 0.0213303, i7 46, i32 -0.0120316, i7 47, i32 -0.0474931, i7 48, i32 -0.00336909, i7 49, i32 -0.00414742, i7 50, i32 -0.000965331, i7 51, i32 -0.00188261, i7 52, i32 -0.0485869, i7 53, i32 -0.105543, i7 54, i32 -0.00165682, i7 55, i32 -0.0579649, i7 56, i32 0.00502065, i7 57, i32 0.0287097, i7 58, i32 0.0479055, i7 59, i32 -0.0440317, i7 60, i32 0.00117114, i7 61, i32 -0.000793463, i7 62, i32 0.00124042, i7 63, i32 0.00250658, i7 64, i32 0.00279393, i7 65, i32 0.0171173, i7 66, i32 -0.0171727, i7 67, i32 0.0584905, i7 68, i32 0.0140646, i7 69, i32 -0.139913, i7 70, i32 0.0760722, i7 71, i32 0.0207563, i7 72, i32 -0.0257412, i7 73, i32 0.0224262, i7 74, i32 -0.121, i7 75, i32 0.222787, i7 76, i32 0.043885, i7 77, i32 -0.0648493, i7 78, i32 -0.0456468, i7 79, i32 -0.0178695, i7 80, i32 0.000441602, i7 81, i32 0.0261086, i7 82, i32 0.0672269, i7 83, i32 0.0172256, i7 84, i32 -0.01205, i7 85, i32 -0.0389266, i7 86, i32 -0.0790934, i7 87, i32 -0.0165875, i7 88, i32 0.0190909, i7 89, i32 -0.0264374, i7 90, i32 0.0014068, i7 91, i32 0.0741914, i7 92, i32 -0.00112646, i7 93, i32 -0.0200914, i7 94, i32 0.0540765, i7 95, i32 -0.0125547, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 545 'sparsemux' 'tmp_107' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (1.18ns)   --->   "%tmp_108 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.000195711, i7 1, i32 0.0081536, i7 2, i32 0.0230795, i7 3, i32 -0.0284636, i7 4, i32 -0.010708, i7 5, i32 -0.0118267, i7 6, i32 -0.0336333, i7 7, i32 -0.00125617, i7 8, i32 0.00742537, i7 9, i32 -0.00869584, i7 10, i32 -0.0118416, i7 11, i32 -0.0106823, i7 12, i32 -0.00179252, i7 13, i32 -0.0451623, i7 14, i32 9.58477e-05, i7 15, i32 -0.0162994, i7 16, i32 -0.034989, i7 17, i32 0.0102231, i7 18, i32 0.00375712, i7 19, i32 0.000623146, i7 20, i32 -0.0527872, i7 21, i32 -0.0248561, i7 22, i32 0.00973986, i7 23, i32 0.00311886, i7 24, i32 -0.00286976, i7 25, i32 -0.0227896, i7 26, i32 -0.00974592, i7 27, i32 0.0524206, i7 28, i32 0.035583, i7 29, i32 -0.00281749, i7 30, i32 -0.0304794, i7 31, i32 0.00691478, i7 32, i32 -0.0160234, i7 33, i32 0.0627555, i7 34, i32 -0.00409905, i7 35, i32 0.0389092, i7 36, i32 -0.0186057, i7 37, i32 0.0284733, i7 38, i32 -0.0174988, i7 39, i32 0.00663554, i7 40, i32 -0.00143524, i7 41, i32 0.0572522, i7 42, i32 -0.0153263, i7 43, i32 0.0314974, i7 44, i32 0.0204526, i7 45, i32 0.0409316, i7 46, i32 -0.0001868, i7 47, i32 0.00823556, i7 48, i32 -0.00323313, i7 49, i32 -0.000442865, i7 50, i32 -0.0224246, i7 51, i32 -0.00423372, i7 52, i32 0.0140855, i7 53, i32 -0.124904, i7 54, i32 0.00384839, i7 55, i32 -0.0438842, i7 56, i32 0.00175922, i7 57, i32 0.0197192, i7 58, i32 0.0522166, i7 59, i32 -0.0239237, i7 60, i32 0.00163963, i7 61, i32 0.0028722, i7 62, i32 0.0239496, i7 63, i32 0.000852006, i7 64, i32 -0.0009805, i7 65, i32 0.0213375, i7 66, i32 -0.00973213, i7 67, i32 -0.0314418, i7 68, i32 0.000361259, i7 69, i32 -0.120932, i7 70, i32 0.0600683, i7 71, i32 0.0149996, i7 72, i32 -0.0350965, i7 73, i32 0.015546, i7 74, i32 -0.108912, i7 75, i32 0.265061, i7 76, i32 0.0536931, i7 77, i32 -0.0683457, i7 78, i32 -0.0312091, i7 79, i32 0.000899014, i7 80, i32 -0.0104325, i7 81, i32 0.0185388, i7 82, i32 0.0564493, i7 83, i32 0.0226393, i7 84, i32 -0.0138218, i7 85, i32 -0.0404728, i7 86, i32 -0.0460648, i7 87, i32 -0.0173784, i7 88, i32 0.00431913, i7 89, i32 -0.0288044, i7 90, i32 -0.000188154, i7 91, i32 0.0562418, i7 92, i32 0.000616668, i7 93, i32 -0.0196298, i7 94, i32 0.0589367, i7 95, i32 -0.0147606, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 546 'sparsemux' 'tmp_108' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (1.18ns)   --->   "%tmp_109 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0142724, i7 1, i32 0.00758829, i7 2, i32 0.0321672, i7 3, i32 -0.0198079, i7 4, i32 0.0343159, i7 5, i32 -0.0164856, i7 6, i32 -0.0333328, i7 7, i32 0.00359102, i7 8, i32 -0.0433236, i7 9, i32 0.00496639, i7 10, i32 -0.0118483, i7 11, i32 0.00899543, i7 12, i32 -0.00308379, i7 13, i32 0.00632318, i7 14, i32 0.00672988, i7 15, i32 -0.0364315, i7 16, i32 -0.00626342, i7 17, i32 0.00817255, i7 18, i32 -0.000245633, i7 19, i32 -0.0183323, i7 20, i32 0.0157401, i7 21, i32 0.0170366, i7 22, i32 -0.00175093, i7 23, i32 -0.000171381, i7 24, i32 -0.00603663, i7 25, i32 -0.0206489, i7 26, i32 -0.00868896, i7 27, i32 0.0356827, i7 28, i32 0.0413707, i7 29, i32 0.00161617, i7 30, i32 -0.0288895, i7 31, i32 -0.0483916, i7 32, i32 0.0140438, i7 33, i32 0.0860726, i7 34, i32 0.0138496, i7 35, i32 0.0123565, i7 36, i32 0.0182874, i7 37, i32 -0.0127399, i7 38, i32 -0.00650113, i7 39, i32 -9.06342e-05, i7 40, i32 0.0106706, i7 41, i32 0.0525951, i7 42, i32 -0.0162249, i7 43, i32 0.0390186, i7 44, i32 0.017575, i7 45, i32 0.0514236, i7 46, i32 0.0192539, i7 47, i32 0.00354143, i7 48, i32 -0.00462565, i7 49, i32 0.00129276, i7 50, i32 -0.027356, i7 51, i32 0.00864738, i7 52, i32 0.0170111, i7 53, i32 -0.0352181, i7 54, i32 -0.00210098, i7 55, i32 -0.019646, i7 56, i32 0.00454759, i7 57, i32 0.013457, i7 58, i32 0.0627485, i7 59, i32 -0.000687851, i7 60, i32 0.00380908, i7 61, i32 0.00527168, i7 62, i32 0.0352522, i7 63, i32 -0.00807254, i7 64, i32 0.000579599, i7 65, i32 0.0227341, i7 66, i32 0.00208583, i7 67, i32 0.067211, i7 68, i32 -0.00522481, i7 69, i32 -0.100645, i7 70, i32 0.0579855, i7 71, i32 0.00942554, i7 72, i32 -0.0467932, i7 73, i32 0.00237792, i7 74, i32 -0.0763207, i7 75, i32 0.21341, i7 76, i32 0.0657804, i7 77, i32 -0.062895, i7 78, i32 -0.0249275, i7 79, i32 0.00837054, i7 80, i32 -0.00669302, i7 81, i32 0.0123707, i7 82, i32 0.0486219, i7 83, i32 0.0284685, i7 84, i32 -0.0149383, i7 85, i32 -0.0481007, i7 86, i32 0.0028499, i7 87, i32 -0.0212765, i7 88, i32 -0.010584, i7 89, i32 -0.0241175, i7 90, i32 0.00850903, i7 91, i32 0.0456976, i7 92, i32 -0.00118107, i7 93, i32 -0.0149596, i7 94, i32 0.0585346, i7 95, i32 -0.0168432, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 547 'sparsemux' 'tmp_109' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (1.18ns)   --->   "%tmp_110 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.000825323, i7 1, i32 -0.0197171, i7 2, i32 0.0265664, i7 3, i32 0.0615047, i7 4, i32 0.00337424, i7 5, i32 0.0204499, i7 6, i32 -0.032219, i7 7, i32 -0.029513, i7 8, i32 -0.0200729, i7 9, i32 -0.00013372, i7 10, i32 -0.00138049, i7 11, i32 -0.0208234, i7 12, i32 -0.0018658, i7 13, i32 -0.0733695, i7 14, i32 0.0155059, i7 15, i32 0.000524961, i7 16, i32 -0.000570505, i7 17, i32 0.00909268, i7 18, i32 0.00746106, i7 19, i32 0.00255776, i7 20, i32 0.0102987, i7 21, i32 -0.00395261, i7 22, i32 -0.00211916, i7 23, i32 0.00536818, i7 24, i32 0.0771356, i7 25, i32 -0.0319829, i7 26, i32 -0.0642638, i7 27, i32 -0.00166365, i7 28, i32 0.0135272, i7 29, i32 0.0282671, i7 30, i32 -0.00538714, i7 31, i32 -0.0272583, i7 32, i32 -0.0125307, i7 33, i32 0.0146416, i7 34, i32 0.0404816, i7 35, i32 0.0192738, i7 36, i32 0.00660779, i7 37, i32 -0.00283025, i7 38, i32 -0.00166924, i7 39, i32 0.0193586, i7 40, i32 0.0223744, i7 41, i32 -0.0180353, i7 42, i32 0.00215959, i7 43, i32 -0.0076872, i7 44, i32 0.0382464, i7 45, i32 -0.0775639, i7 46, i32 0.0341321, i7 47, i32 -0.00499943, i7 48, i32 0.00545085, i7 49, i32 0.0166721, i7 50, i32 0.0271326, i7 51, i32 -0.0143486, i7 52, i32 -0.0025287, i7 53, i32 0.0382144, i7 54, i32 0.030866, i7 55, i32 0.0311537, i7 56, i32 -0.01955, i7 57, i32 0.0492668, i7 58, i32 -0.027201, i7 59, i32 0.00148764, i7 60, i32 -0.0314612, i7 61, i32 -0.000621619, i7 62, i32 0.0316205, i7 63, i32 -0.0068028, i7 64, i32 0.00382661, i7 65, i32 0.0324173, i7 66, i32 -0.0718699, i7 67, i32 -0.00623597, i7 68, i32 0.0950616, i7 69, i32 0.0416762, i7 70, i32 -0.000609338, i7 71, i32 0.0017424, i7 72, i32 0.0504095, i7 73, i32 -0.069893, i7 74, i32 0.0402257, i7 75, i32 -0.0253909, i7 76, i32 0.0543776, i7 77, i32 0.0535506, i7 78, i32 -0.0705864, i7 79, i32 0.00858956, i7 80, i32 -0.00205642, i7 81, i32 -0.0162654, i7 82, i32 -0.0218548, i7 83, i32 0.0456099, i7 84, i32 -0.0422642, i7 85, i32 -0.0282743, i7 86, i32 0.00596927, i7 87, i32 0.011446, i7 88, i32 0.00446632, i7 89, i32 -0.0181805, i7 90, i32 -0.0159664, i7 91, i32 0.0839957, i7 92, i32 0.00425985, i7 93, i32 -0.00215817, i7 94, i32 -0.0120636, i7 95, i32 0.00769104, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 548 'sparsemux' 'tmp_110' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (1.18ns)   --->   "%tmp_111 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00514898, i7 1, i32 -0.000176094, i7 2, i32 0.0143589, i7 3, i32 0.0475897, i7 4, i32 0.0122499, i7 5, i32 0.0373643, i7 6, i32 -0.027244, i7 7, i32 0.0542549, i7 8, i32 -0.036874, i7 9, i32 0.00279508, i7 10, i32 -0.00605139, i7 11, i32 0.00888243, i7 12, i32 0.00315353, i7 13, i32 0.0467454, i7 14, i32 0.0049477, i7 15, i32 -0.000439357, i7 16, i32 -0.00715941, i7 17, i32 0.00945388, i7 18, i32 -0.0373708, i7 19, i32 0.0166309, i7 20, i32 0.0121667, i7 21, i32 -0.00305038, i7 22, i32 -0.00688649, i7 23, i32 -0.0146175, i7 24, i32 0.0266818, i7 25, i32 -0.0323632, i7 26, i32 -0.0248959, i7 27, i32 -0.00149586, i7 28, i32 0.0334404, i7 29, i32 0.0121795, i7 30, i32 -0.006886, i7 31, i32 0.0326408, i7 32, i32 -0.00932672, i7 33, i32 -0.015353, i7 34, i32 0.0300119, i7 35, i32 0.0117428, i7 36, i32 0.0240834, i7 37, i32 -0.0183987, i7 38, i32 0.00762786, i7 39, i32 0.00370205, i7 40, i32 0.01743, i7 41, i32 0.0137272, i7 42, i32 0.0124105, i7 43, i32 -0.022153, i7 44, i32 0.0671713, i7 45, i32 -0.0774104, i7 46, i32 0.0267766, i7 47, i32 -0.0011934, i7 48, i32 0.00707575, i7 49, i32 0.00834417, i7 50, i32 0.0762403, i7 51, i32 -0.00400938, i7 52, i32 -0.00522977, i7 53, i32 0.0484529, i7 54, i32 0.0250178, i7 55, i32 0.033554, i7 56, i32 -0.0145001, i7 57, i32 0.0474312, i7 58, i32 -0.0254477, i7 59, i32 0.0053647, i7 60, i32 -0.0326921, i7 61, i32 0.00298638, i7 62, i32 0.0194679, i7 63, i32 -0.00747395, i7 64, i32 0.00759428, i7 65, i32 0.0308228, i7 66, i32 -0.0743199, i7 67, i32 -0.0169627, i7 68, i32 0.115732, i7 69, i32 0.0174097, i7 70, i32 0.0168518, i7 71, i32 0.0093885, i7 72, i32 0.0266148, i7 73, i32 -0.0548575, i7 74, i32 0.0565374, i7 75, i32 -0.0137746, i7 76, i32 0.0261884, i7 77, i32 0.0449847, i7 78, i32 -0.071523, i7 79, i32 0.00402268, i7 80, i32 0.00344638, i7 81, i32 -0.0104987, i7 82, i32 -0.0171989, i7 83, i32 0.0343021, i7 84, i32 -0.026379, i7 85, i32 -0.039109, i7 86, i32 -0.00301317, i7 87, i32 0.0125404, i7 88, i32 0.0043381, i7 89, i32 -0.0246898, i7 90, i32 0.00464388, i7 91, i32 0.0796755, i7 92, i32 0.000107811, i7 93, i32 -0.0122772, i7 94, i32 0.00263522, i7 95, i32 0.0005138, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 549 'sparsemux' 'tmp_111' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 550 [1/1] (1.18ns)   --->   "%tmp_112 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00521102, i7 1, i32 0.0137719, i7 2, i32 0.00398309, i7 3, i32 0.0496406, i7 4, i32 0.0353776, i7 5, i32 0.0506448, i7 6, i32 -0.0537312, i7 7, i32 0.0777666, i7 8, i32 -0.0518962, i7 9, i32 -0.000770184, i7 10, i32 -0.0009916, i7 11, i32 0.0623506, i7 12, i32 -0.000746098, i7 13, i32 0.118371, i7 14, i32 0.00308768, i7 15, i32 -0.00762056, i7 16, i32 -0.00857691, i7 17, i32 0.0135983, i7 18, i32 -0.0039024, i7 19, i32 0.00438143, i7 20, i32 0.0110361, i7 21, i32 0.0309878, i7 22, i32 0.000274174, i7 23, i32 -0.00471113, i7 24, i32 0.0135779, i7 25, i32 -0.0551159, i7 26, i32 -0.00770878, i7 27, i32 0.00180901, i7 28, i32 0.0168422, i7 29, i32 -0.00060817, i7 30, i32 -0.00484129, i7 31, i32 0.0402474, i7 32, i32 -0.0185259, i7 33, i32 -0.0530404, i7 34, i32 0.0297375, i7 35, i32 0.00291999, i7 36, i32 -0.0184437, i7 37, i32 0.0191176, i7 38, i32 0.0129053, i7 39, i32 -0.00269473, i7 40, i32 -0.0262378, i7 41, i32 0.0350771, i7 42, i32 0.00886308, i7 43, i32 -0.00203454, i7 44, i32 0.107606, i7 45, i32 -0.0865977, i7 46, i32 0.0302441, i7 47, i32 -0.00141434, i7 48, i32 0.00292025, i7 49, i32 0.0033494, i7 50, i32 0.0932345, i7 51, i32 -0.011779, i7 52, i32 -0.00266544, i7 53, i32 -0.00224267, i7 54, i32 0.0240775, i7 55, i32 0.0314871, i7 56, i32 -0.0109487, i7 57, i32 0.0583526, i7 58, i32 -0.0395487, i7 59, i32 0.0124915, i7 60, i32 -0.0327354, i7 61, i32 -0.0112104, i7 62, i32 0.0171362, i7 63, i32 -0.00703977, i7 64, i32 0.00247711, i7 65, i32 0.0268633, i7 66, i32 -0.0934875, i7 67, i32 -0.00751346, i7 68, i32 0.127109, i7 69, i32 -0.011908, i7 70, i32 0.0265339, i7 71, i32 0.00988802, i7 72, i32 0.0115592, i7 73, i32 -0.0375534, i7 74, i32 0.0648963, i7 75, i32 -0.0143864, i7 76, i32 0.0351516, i7 77, i32 0.0370778, i7 78, i32 -0.0751671, i7 79, i32 0.015932, i7 80, i32 0.00134606, i7 81, i32 -0.0198392, i7 82, i32 -0.0174944, i7 83, i32 0.0324946, i7 84, i32 -0.0224569, i7 85, i32 -0.024807, i7 86, i32 -0.00748985, i7 87, i32 0.0189101, i7 88, i32 0.00701752, i7 89, i32 -0.03249, i7 90, i32 0.00075242, i7 91, i32 0.0900042, i7 92, i32 -0.00575495, i7 93, i32 -0.0153552, i7 94, i32 0.00781662, i7 95, i32 -0.00403822, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 550 'sparsemux' 'tmp_112' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (1.18ns)   --->   "%tmp_113 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00825015, i7 1, i32 0.000955407, i7 2, i32 0.0205399, i7 3, i32 0.0403662, i7 4, i32 0.0597042, i7 5, i32 0.070739, i7 6, i32 -0.0649316, i7 7, i32 0.0440372, i7 8, i32 -0.0476265, i7 9, i32 -0.0110254, i7 10, i32 0.0089381, i7 11, i32 -0.0636626, i7 12, i32 -0.00932215, i7 13, i32 0.0194699, i7 14, i32 -0.0121068, i7 15, i32 -0.00319827, i7 16, i32 0.0103998, i7 17, i32 0.0111584, i7 18, i32 0.0468904, i7 19, i32 -0.023214, i7 20, i32 -0.0120053, i7 21, i32 -0.0361055, i7 22, i32 0.00498189, i7 23, i32 0.0131186, i7 24, i32 0.0101443, i7 25, i32 -0.0626146, i7 26, i32 0.00730149, i7 27, i32 -0.000864026, i7 28, i32 0.00803331, i7 29, i32 -0.039837, i7 30, i32 0.000558755, i7 31, i32 0.015135, i7 32, i32 -0.0198037, i7 33, i32 -0.0804725, i7 34, i32 -0.00997731, i7 35, i32 0.00279692, i7 36, i32 -0.0357956, i7 37, i32 0.0700231, i7 38, i32 0.0218963, i7 39, i32 0.0128499, i7 40, i32 -0.0566615, i7 41, i32 0.0246404, i7 42, i32 0.0135637, i7 43, i32 0.0674584, i7 44, i32 0.122213, i7 45, i32 -0.0990631, i7 46, i32 0.0192048, i7 47, i32 -0.00956229, i7 48, i32 0.00265554, i7 49, i32 -0.0031253, i7 50, i32 0.067847, i7 51, i32 0.00151471, i7 52, i32 -0.00866059, i7 53, i32 -0.0436745, i7 54, i32 0.0209221, i7 55, i32 0.0232942, i7 56, i32 -0.012097, i7 57, i32 0.0560344, i7 58, i32 -0.045621, i7 59, i32 0.0112682, i7 60, i32 -0.026839, i7 61, i32 -0.0125581, i7 62, i32 0.0283204, i7 63, i32 -0.0089852, i7 64, i32 -0.00212822, i7 65, i32 0.0227931, i7 66, i32 -0.0923513, i7 67, i32 0.00528358, i7 68, i32 0.128558, i7 69, i32 -0.0400366, i7 70, i32 0.0414303, i7 71, i32 0.0130133, i7 72, i32 -0.0130235, i7 73, i32 -0.0247888, i7 74, i32 0.0605704, i7 75, i32 -0.0123682, i7 76, i32 0.0386621, i7 77, i32 0.0316739, i7 78, i32 -0.0869161, i7 79, i32 0.00296184, i7 80, i32 0.000548433, i7 81, i32 -0.0191843, i7 82, i32 -0.00533607, i7 83, i32 0.0145836, i7 84, i32 -0.0179701, i7 85, i32 -0.0217957, i7 86, i32 -0.0101269, i7 87, i32 0.0196107, i7 88, i32 -0.00413009, i7 89, i32 -0.0278406, i7 90, i32 0.00127968, i7 91, i32 0.103392, i7 92, i32 -0.0034839, i7 93, i32 -0.0157143, i7 94, i32 0.0196507, i7 95, i32 0.00633985, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 551 'sparsemux' 'tmp_113' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (1.18ns)   --->   "%tmp_114 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00037099, i7 1, i32 -0.00564808, i7 2, i32 0.0294081, i7 3, i32 0.0281399, i7 4, i32 0.0675203, i7 5, i32 0.0780141, i7 6, i32 -0.0624457, i7 7, i32 0.00390848, i7 8, i32 -0.0255491, i7 9, i32 0.00851398, i7 10, i32 0.00823076, i7 11, i32 -0.0160376, i7 12, i32 -0.0140037, i7 13, i32 -0.0484215, i7 14, i32 -0.015897, i7 15, i32 -0.0109827, i7 16, i32 0.000323374, i7 17, i32 0.0102558, i7 18, i32 0.00737708, i7 19, i32 -0.00879607, i7 20, i32 -0.0361354, i7 21, i32 0.00271978, i7 22, i32 0.00340784, i7 23, i32 -0.000188686, i7 24, i32 0.00345847, i7 25, i32 -0.0639602, i7 26, i32 0.0188503, i7 27, i32 0.0271921, i7 28, i32 -0.00527507, i7 29, i32 -0.0679516, i7 30, i32 0.0391136, i7 31, i32 -0.0415179, i7 32, i32 -0.0350454, i7 33, i32 -0.0780003, i7 34, i32 -0.0390407, i7 35, i32 -0.00129086, i7 36, i32 -0.0151396, i7 37, i32 0.021219, i7 38, i32 0.0212199, i7 39, i32 0.0138053, i7 40, i32 -0.0358576, i7 41, i32 0.0227248, i7 42, i32 0.013689, i7 43, i32 0.0858735, i7 44, i32 0.135875, i7 45, i32 -0.0830732, i7 46, i32 0.0169792, i7 47, i32 0.00867802, i7 48, i32 0.00465148, i7 49, i32 -0.00940232, i7 50, i32 0.0427965, i7 51, i32 -0.00203151, i7 52, i32 0.00249157, i7 53, i32 -0.00147115, i7 54, i32 0.0042328, i7 55, i32 0.0105698, i7 56, i32 -0.0115231, i7 57, i32 0.0572705, i7 58, i32 -0.0323971, i7 59, i32 -0.00338881, i7 60, i32 -0.0246637, i7 61, i32 0.00160375, i7 62, i32 0.0306312, i7 63, i32 -0.00798637, i7 64, i32 -0.00365254, i7 65, i32 0.0225619, i7 66, i32 -0.0920597, i7 67, i32 0.013583, i7 68, i32 0.129495, i7 69, i32 -0.0792903, i7 70, i32 0.0578153, i7 71, i32 0.0175424, i7 72, i32 -0.0142592, i7 73, i32 -0.0121059, i7 74, i32 0.0349299, i7 75, i32 -0.00714947, i7 76, i32 0.0430832, i7 77, i32 0.0245513, i7 78, i32 -0.0937712, i7 79, i32 -0.00254523, i7 80, i32 0.00227907, i7 81, i32 -0.0219678, i7 82, i32 0.0170194, i7 83, i32 0.0128605, i7 84, i32 -0.0170289, i7 85, i32 -0.029008, i7 86, i32 -8.56527e-05, i7 87, i32 0.0134221, i7 88, i32 -0.019563, i7 89, i32 -0.0225239, i7 90, i32 0.0109261, i7 91, i32 0.112976, i7 92, i32 0.0119098, i7 93, i32 -0.0185867, i7 94, i32 0.0282932, i7 95, i32 -0.00290332, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 552 'sparsemux' 'tmp_114' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (1.18ns)   --->   "%tmp_115 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0162116, i7 1, i32 0.00651655, i7 2, i32 0.0311062, i7 3, i32 0.00775584, i7 4, i32 0.0519486, i7 5, i32 0.0780393, i7 6, i32 -0.0709553, i7 7, i32 -0.0383024, i7 8, i32 0.0165877, i7 9, i32 0.0084203, i7 10, i32 0.00664454, i7 11, i32 0.0632782, i7 12, i32 -0.00831151, i7 13, i32 -0.0480959, i7 14, i32 -0.0188502, i7 15, i32 -0.00665847, i7 16, i32 -0.0158719, i7 17, i32 0.0101991, i7 18, i32 -0.0203332, i7 19, i32 -0.00350852, i7 20, i32 -0.0550891, i7 21, i32 0.0392413, i7 22, i32 0.00335526, i7 23, i32 0.00629206, i7 24, i32 -0.000302421, i7 25, i32 -0.0628079, i7 26, i32 0.0214118, i7 27, i32 0.0581583, i7 28, i32 -0.048967, i7 29, i32 -0.0795406, i7 30, i32 0.0560592, i7 31, i32 -0.0754643, i7 32, i32 -0.0642415, i7 33, i32 -0.0623978, i7 34, i32 -0.0513929, i7 35, i32 0.00168804, i7 36, i32 -0.011173, i7 37, i32 -0.0820382, i7 38, i32 0.0296608, i7 39, i32 0.00334794, i7 40, i32 0.036237, i7 41, i32 -0.0324117, i7 42, i32 0.00667343, i7 43, i32 0.00731285, i7 44, i32 0.128482, i7 45, i32 -0.0601229, i7 46, i32 0.00525685, i7 47, i32 -0.00351473, i7 48, i32 0.00475277, i7 49, i32 -0.0098751, i7 50, i32 0.0292936, i7 51, i32 -0.000381041, i7 52, i32 -0.0111194, i7 53, i32 0.0507978, i7 54, i32 -0.00823004, i7 55, i32 -0.00402046, i7 56, i32 -0.00398149, i7 57, i32 0.0492524, i7 58, i32 -0.0161999, i7 59, i32 -0.0241762, i7 60, i32 -0.0242528, i7 61, i32 0.0392759, i7 62, i32 0.0343041, i7 63, i32 -0.00875636, i7 64, i32 -0.00348595, i7 65, i32 0.0285939, i7 66, i32 -0.082346, i7 67, i32 0.0103743, i7 68, i32 0.109287, i7 69, i32 -0.107406, i7 70, i32 0.0643362, i7 71, i32 0.0201093, i7 72, i32 -0.0184095, i7 73, i32 -0.0051835, i7 74, i32 -0.00524978, i7 75, i32 0.00840297, i7 76, i32 0.0528592, i7 77, i32 0.0107728, i7 78, i32 -0.0962685, i7 79, i32 0.00327278, i7 80, i32 0.00200054, i7 81, i32 -0.023828, i7 82, i32 0.0352913, i7 83, i32 0.0195134, i7 84, i32 -0.0257879, i7 85, i32 -0.0335197, i7 86, i32 -0.015989, i7 87, i32 0.00543914, i7 88, i32 -0.0278388, i7 89, i32 -0.0278944, i7 90, i32 0.0114279, i7 91, i32 0.115038, i7 92, i32 -0.0180769, i7 93, i32 -0.022951, i7 94, i32 0.0357589, i7 95, i32 -0.00813845, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 553 'sparsemux' 'tmp_115' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (1.18ns)   --->   "%tmp_116 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0197895, i7 1, i32 0.0141634, i7 2, i32 0.042263, i7 3, i32 -0.00749182, i7 4, i32 -0.0122686, i7 5, i32 0.0779401, i7 6, i32 -0.0658041, i7 7, i32 -0.0238741, i7 8, i32 0.0463774, i7 9, i32 -0.0166968, i7 10, i32 0.00445444, i7 11, i32 -0.0448381, i7 12, i32 0.008952, i7 13, i32 -0.0375582, i7 14, i32 -0.0205128, i7 15, i32 -0.0124093, i7 16, i32 0.00725529, i7 17, i32 0.01323, i7 18, i32 -0.00051423, i7 19, i32 0.0316856, i7 20, i32 -0.0579385, i7 21, i32 -0.0457418, i7 22, i32 -0.00815821, i7 23, i32 -0.00900034, i7 24, i32 0.00713943, i7 25, i32 -0.0373343, i7 26, i32 0.0253336, i7 27, i32 0.0166438, i7 28, i32 -0.0679033, i7 29, i32 -0.0741575, i7 30, i32 0.0388113, i7 31, i32 0.00324797, i7 32, i32 -0.0847187, i7 33, i32 -0.0418363, i7 34, i32 -0.0506896, i7 35, i32 0.0226357, i7 36, i32 0.048168, i7 37, i32 -0.0675899, i7 38, i32 0.0213015, i7 39, i32 0.00339169, i7 40, i32 0.0711828, i7 41, i32 -0.0854596, i7 42, i32 0.00840733, i7 43, i32 -0.0286568, i7 44, i32 0.0956775, i7 45, i32 -0.0269535, i7 46, i32 -0.00629408, i7 47, i32 -0.0246368, i7 48, i32 0.00533178, i7 49, i32 -0.00937587, i7 50, i32 0.0143531, i7 51, i32 0.00763989, i7 52, i32 0.0130281, i7 53, i32 0.0397294, i7 54, i32 -0.0182168, i7 55, i32 -0.0172843, i7 56, i32 -0.00491437, i7 57, i32 0.0477357, i7 58, i32 0.00155669, i7 59, i32 -0.0428933, i7 60, i32 -0.0119856, i7 61, i32 0.00849532, i7 62, i32 0.025842, i7 63, i32 -0.00220315, i7 64, i32 -0.00952725, i7 65, i32 0.0231495, i7 66, i32 -0.0668742, i7 67, i32 -0.00073821, i7 68, i32 0.0817316, i7 69, i32 -0.131138, i7 70, i32 0.0660084, i7 71, i32 0.0219953, i7 72, i32 -0.0245593, i7 73, i32 -0.0045181, i7 74, i32 -0.0364474, i7 75, i32 0.0368913, i7 76, i32 0.0534948, i7 77, i32 -0.000910853, i7 78, i32 -0.0895153, i7 79, i32 0.013455, i7 80, i32 -0.00326268, i7 81, i32 -0.00510993, i7 82, i32 0.0547668, i7 83, i32 0.0188955, i7 84, i32 -0.0195365, i7 85, i32 -0.0305412, i7 86, i32 -0.0458548, i7 87, i32 0.00285037, i7 88, i32 -0.0165915, i7 89, i32 -0.0314564, i7 90, i32 0.00541086, i7 91, i32 0.11207, i7 92, i32 0.0023369, i7 93, i32 -0.0270984, i7 94, i32 0.0466339, i7 95, i32 -0.0128919, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 554 'sparsemux' 'tmp_116' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 555 [1/1] (1.18ns)   --->   "%tmp_117 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.000189764, i7 1, i32 0.00905744, i7 2, i32 0.0440783, i7 3, i32 -0.00624283, i7 4, i32 -0.0588162, i7 5, i32 0.0609015, i7 6, i32 -0.0570474, i7 7, i32 -0.00488376, i7 8, i32 0.0565256, i7 9, i32 -0.0184482, i7 10, i32 0.00287046, i7 11, i32 -0.0217838, i7 12, i32 0.00999906, i7 13, i32 0.00487195, i7 14, i32 -0.00222033, i7 15, i32 -0.0195237, i7 16, i32 0.0176568, i7 17, i32 0.0161122, i7 18, i32 -0.00685855, i7 19, i32 0.0445904, i7 20, i32 -0.00366758, i7 21, i32 0.00675283, i7 22, i32 -6.12187e-05, i7 23, i32 0.000756679, i7 24, i32 0.000291071, i7 25, i32 -0.0332373, i7 26, i32 0.0259909, i7 27, i32 -0.0210608, i7 28, i32 -0.0591646, i7 29, i32 -0.0478555, i7 30, i32 -0.00798094, i7 31, i32 0.0149644, i7 32, i32 -0.0951088, i7 33, i32 -0.00145606, i7 34, i32 -0.0281376, i7 35, i32 0.0333755, i7 36, i32 0.0401014, i7 37, i32 0.057688, i7 38, i32 0.0176657, i7 39, i32 0.00228609, i7 40, i32 0.0120563, i7 41, i32 -0.0247778, i7 42, i32 0.0137953, i7 43, i32 -0.0821545, i7 44, i32 0.067471, i7 45, i32 0.0154146, i7 46, i32 -0.0100897, i7 47, i32 0.0348144, i7 48, i32 0.00512795, i7 49, i32 -0.00541387, i7 50, i32 -0.003322, i7 51, i32 0.0142158, i7 52, i32 0.00917805, i7 53, i32 -0.0317574, i7 54, i32 -0.0131418, i7 55, i32 -0.0247821, i7 56, i32 -0.00138715, i7 57, i32 0.0443011, i7 58, i32 0.0226713, i7 59, i32 -0.0464309, i7 60, i32 -0.00266076, i7 61, i32 -0.0089739, i7 62, i32 0.0183897, i7 63, i32 -0.0017876, i7 64, i32 -0.00980461, i7 65, i32 0.0187745, i7 66, i32 -0.0511965, i7 67, i32 0.0208474, i7 68, i32 0.0523617, i7 69, i32 -0.143796, i7 70, i32 0.0684049, i7 71, i32 0.0214367, i7 72, i32 -0.0299527, i7 73, i32 3.21924e-05, i7 74, i32 -0.0642555, i7 75, i32 0.0949793, i7 76, i32 0.0604253, i7 77, i32 -0.0280039, i7 78, i32 -0.0789906, i7 79, i32 -0.0148239, i7 80, i32 -0.000621924, i7 81, i32 0.00576719, i7 82, i32 0.0693757, i7 83, i32 0.0224785, i7 84, i32 -0.0167738, i7 85, i32 -0.0372207, i7 86, i32 -0.0594259, i7 87, i32 -0.00995301, i7 88, i32 0.00786197, i7 89, i32 -0.0319729, i7 90, i32 0.00203527, i7 91, i32 0.114063, i7 92, i32 -0.00760255, i7 93, i32 -0.0225349, i7 94, i32 0.0539436, i7 95, i32 -0.0125289, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 555 'sparsemux' 'tmp_117' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (1.18ns)   --->   "%tmp_118 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0121951, i7 1, i32 0.00018099, i7 2, i32 0.0392321, i7 3, i32 -0.00655024, i7 4, i32 -0.0650419, i7 5, i32 0.0580666, i7 6, i32 -0.0476867, i7 7, i32 -0.00537539, i7 8, i32 0.0558226, i7 9, i32 0.0180021, i7 10, i32 0.00177877, i7 11, i32 0.00678154, i7 12, i32 0.00466604, i7 13, i32 0.0398176, i7 14, i32 0.00967894, i7 15, i32 -0.03276, i7 16, i32 0.0190067, i7 17, i32 0.0144866, i7 18, i32 0.00960534, i7 19, i32 0.00606467, i7 20, i32 0.0374754, i7 21, i32 0.0263397, i7 22, i32 -0.000730906, i7 23, i32 0.00437282, i7 24, i32 -0.00717028, i7 25, i32 -0.0204625, i7 26, i32 0.00915198, i7 27, i32 -0.0446386, i7 28, i32 -0.0138643, i7 29, i32 -0.0438584, i7 30, i32 -0.0400436, i7 31, i32 0.0646298, i7 32, i32 -0.0880634, i7 33, i32 0.0316711, i7 34, i32 -0.0133821, i7 35, i32 0.045283, i7 36, i32 -0.00973752, i7 37, i32 0.0233622, i7 38, i32 0.0020949, i7 39, i32 0.010398, i7 40, i32 -0.0110356, i7 41, i32 0.0764793, i7 42, i32 -0.00427457, i7 43, i32 -0.0612136, i7 44, i32 0.0413793, i7 45, i32 0.0405278, i7 46, i32 -0.0120343, i7 47, i32 -0.0183412, i7 48, i32 -0.00239447, i7 49, i32 -0.00584057, i7 50, i32 -0.00845133, i7 51, i32 0.0119989, i7 52, i32 -0.0277144, i7 53, i32 -0.0760166, i7 54, i32 -0.00564744, i7 55, i32 -0.0252521, i7 56, i32 0.000189039, i7 57, i32 0.0314559, i7 58, i32 0.0451257, i7 59, i32 -0.0349983, i7 60, i32 0.000734666, i7 61, i32 0.00910957, i7 62, i32 0.0234271, i7 63, i32 0.000811417, i7 64, i32 -0.00557973, i7 65, i32 0.026218, i7 66, i32 -0.0355957, i7 67, i32 -0.000102461, i7 68, i32 0.0405546, i7 69, i32 -0.135361, i7 70, i32 0.0705265, i7 71, i32 0.0180503, i7 72, i32 -0.043919, i7 73, i32 0.00528823, i7 74, i32 -0.0914239, i7 75, i32 0.161185, i7 76, i32 0.062275, i7 77, i32 -0.0434407, i7 78, i32 -0.0615871, i7 79, i32 -0.00189704, i7 80, i32 0.00440188, i7 81, i32 0.00661722, i7 82, i32 0.0680659, i7 83, i32 0.034052, i7 84, i32 -0.0142971, i7 85, i32 -0.0423792, i7 86, i32 -0.045768, i7 87, i32 -0.0121569, i7 88, i32 0.0228744, i7 89, i32 -0.0275456, i7 90, i32 0.0155182, i7 91, i32 0.098677, i7 92, i32 -0.00538876, i7 93, i32 -0.0114291, i7 94, i32 0.0516867, i7 95, i32 -0.014134, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 556 'sparsemux' 'tmp_118' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (1.18ns)   --->   "%tmp_119 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00827158, i7 1, i32 0.00536855, i7 2, i32 0.028967, i7 3, i32 -0.00230281, i7 4, i32 -0.030388, i7 5, i32 0.0465359, i7 6, i32 -0.0327295, i7 7, i32 0.00272686, i7 8, i32 0.0290551, i7 9, i32 0.0027009, i7 10, i32 0.0018857, i7 11, i32 -0.0097676, i7 12, i32 -0.00247417, i7 13, i32 0.0083515, i7 14, i32 0.00262842, i7 15, i32 -0.021353, i7 16, i32 -0.0301639, i7 17, i32 0.014696, i7 18, i32 -0.00375136, i7 19, i32 -0.00107657, i7 20, i32 0.0335507, i7 21, i32 -0.029498, i7 22, i32 0.003728, i7 23, i32 -0.00447347, i7 24, i32 -0.00651507, i7 25, i32 -0.00862352, i7 26, i32 -0.00381931, i7 27, i32 -0.0188899, i7 28, i32 0.0129185, i7 29, i32 -0.0286392, i7 30, i32 -0.0278587, i7 31, i32 0.0208183, i7 32, i32 -0.0705854, i7 33, i32 0.0476975, i7 34, i32 0.00276577, i7 35, i32 0.0390516, i7 36, i32 -0.0197392, i7 37, i32 -0.0273567, i7 38, i32 -0.00474142, i7 39, i32 0.0132032, i7 40, i32 -0.0123066, i7 41, i32 0.0374848, i7 42, i32 -0.005548, i7 43, i32 0.0154531, i7 44, i32 0.0252675, i7 45, i32 0.0672738, i7 46, i32 0.0100163, i7 47, i32 -0.00135144, i7 48, i32 -0.00525174, i7 49, i32 -0.000994495, i7 50, i32 -0.0248039, i7 51, i32 0.0109154, i7 52, i32 0.0310431, i7 53, i32 -0.0482303, i7 54, i32 -0.00474895, i7 55, i32 -0.0179736, i7 56, i32 -2.23452e-05, i7 57, i32 0.0224349, i7 58, i32 0.0526163, i7 59, i32 -0.0224736, i7 60, i32 -0.00105357, i7 61, i32 0.00341183, i7 62, i32 0.0371045, i7 63, i32 -0.00142806, i7 64, i32 0.00371248, i7 65, i32 0.0255549, i7 66, i32 -0.0217637, i7 67, i32 0.00441202, i7 68, i32 0.0256471, i7 69, i32 -0.111604, i7 70, i32 0.063514, i7 71, i32 0.0202094, i7 72, i32 -0.0502026, i7 73, i32 -1.33718e-05, i7 74, i32 -0.0801311, i7 75, i32 0.190729, i7 76, i32 0.0653005, i7 77, i32 -0.0444513, i7 78, i32 -0.0502309, i7 79, i32 0.00466454, i7 80, i32 -0.00321256, i7 81, i32 0.00206034, i7 82, i32 0.0510413, i7 83, i32 0.0333417, i7 84, i32 -0.0158191, i7 85, i32 -0.0455145, i7 86, i32 -0.0184065, i7 87, i32 -0.0119418, i7 88, i32 0.0226287, i7 89, i32 -0.0332172, i7 90, i32 0.0116499, i7 91, i32 0.0821864, i7 92, i32 -0.000137506, i7 93, i32 -0.0107542, i7 94, i32 0.0480506, i7 95, i32 -0.015397, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 557 'sparsemux' 'tmp_119' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (1.18ns)   --->   "%tmp_120 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00990396, i7 1, i32 0.0103214, i7 2, i32 0.0195103, i7 3, i32 -0.00754485, i7 4, i32 0.0167334, i7 5, i32 0.0314629, i7 6, i32 -0.0238164, i7 7, i32 0.000414987, i7 8, i32 -0.0347393, i7 9, i32 -0.00497225, i7 10, i32 -0.00111601, i7 11, i32 0.0115627, i7 12, i32 0.00050471, i7 13, i32 -0.00922244, i7 14, i32 0.0028692, i7 15, i32 -0.0358244, i7 16, i32 -0.0060787, i7 17, i32 0.0102968, i7 18, i32 -5.78895e-05, i7 19, i32 -0.0128135, i7 20, i32 0.00645425, i7 21, i32 0.014431, i7 22, i32 -0.00749753, i7 23, i32 0.00558883, i7 24, i32 -0.00211843, i7 25, i32 -0.0107928, i7 26, i32 -0.0055548, i7 27, i32 0.027623, i7 28, i32 0.025248, i7 29, i32 -0.0172351, i7 30, i32 -0.0101173, i7 31, i32 -0.0368876, i7 32, i32 -0.0435542, i7 33, i32 0.0706542, i7 34, i32 0.00990492, i7 35, i32 0.0351168, i7 36, i32 0.0128119, i7 37, i32 0.00468743, i7 38, i32 -0.00613209, i7 39, i32 0.0156743, i7 40, i32 -0.00640787, i7 41, i32 -0.038696, i7 42, i32 -0.00745469, i7 43, i32 0.0225805, i7 44, i32 0.0215166, i7 45, i32 0.0760806, i7 46, i32 0.0312955, i7 47, i32 0.00384675, i7 48, i32 -0.0123597, i7 49, i32 -0.000597163, i7 50, i32 -0.0270612, i7 51, i32 0.0214751, i7 52, i32 -0.00750673, i7 53, i32 0.045282, i7 54, i32 -0.0118233, i7 55, i32 -0.00564407, i7 56, i32 0.00533985, i7 57, i32 0.00900443, i7 58, i32 0.0613845, i7 59, i32 -0.00361761, i7 60, i32 0.00457122, i7 61, i32 0.00408424, i7 62, i32 0.0401818, i7 63, i32 -0.0100872, i7 64, i32 -0.00621326, i7 65, i32 0.0306917, i7 66, i32 -0.00534003, i7 67, i32 0.102173, i7 68, i32 0.0223526, i7 69, i32 -0.0989393, i7 70, i32 0.062322, i7 71, i32 0.0130892, i7 72, i32 -0.0639484, i7 73, i32 -0.0124819, i7 74, i32 -0.0604054, i7 75, i32 0.165436, i7 76, i32 0.0817715, i7 77, i32 -0.0389649, i7 78, i32 -0.0503699, i7 79, i32 -0.00594902, i7 80, i32 -0.0129212, i7 81, i32 -0.00361874, i7 82, i32 0.0460801, i7 83, i32 0.0384358, i7 84, i32 -0.0210605, i7 85, i32 -0.0521719, i7 86, i32 0.00658095, i7 87, i32 -0.0153149, i7 88, i32 0.0105859, i7 89, i32 -0.0261422, i7 90, i32 0.0145485, i7 91, i32 0.0770304, i7 92, i32 -0.00392035, i7 93, i32 -0.0165821, i7 94, i32 0.0489764, i7 95, i32 -0.0202987, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 558 'sparsemux' 'tmp_120' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (1.18ns)   --->   "%tmp_121 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00671558, i7 1, i32 0.00972609, i7 2, i32 -0.0484441, i7 3, i32 0.0274057, i7 4, i32 -0.00914071, i7 5, i32 0.0138614, i7 6, i32 0.0462215, i7 7, i32 0.0489618, i7 8, i32 -0.0151102, i7 9, i32 -0.00288233, i7 10, i32 0.0168055, i7 11, i32 -0.00410406, i7 12, i32 -0.0182743, i7 13, i32 0.010791, i7 14, i32 0.0173436, i7 15, i32 -0.00292207, i7 16, i32 -0.00502315, i7 17, i32 0.0195851, i7 18, i32 -0.0104858, i7 19, i32 -0.00638587, i7 20, i32 -0.0128164, i7 21, i32 0.00284409, i7 22, i32 -0.00713966, i7 23, i32 -0.00502788, i7 24, i32 -0.0063894, i7 25, i32 -0.0273457, i7 26, i32 -0.0413931, i7 27, i32 -0.00103329, i7 28, i32 0.0531629, i7 29, i32 0.00796864, i7 30, i32 -0.0294029, i7 31, i32 -0.04243, i7 32, i32 -0.0127924, i7 33, i32 -0.00692504, i7 34, i32 -0.0652569, i7 35, i32 -0.00490125, i7 36, i32 0.0542933, i7 37, i32 -0.0117458, i7 38, i32 -0.00232051, i7 39, i32 -0.00258413, i7 40, i32 0.00246736, i7 41, i32 0.0186012, i7 42, i32 -0.0196234, i7 43, i32 -0.0133868, i7 44, i32 -0.0728537, i7 45, i32 0.00915717, i7 46, i32 0.00784975, i7 47, i32 -0.00926281, i7 48, i32 -0.00451251, i7 49, i32 0.0148712, i7 50, i32 -0.00436977, i7 51, i32 0.0164741, i7 52, i32 -0.0035085, i7 53, i32 -0.0230005, i7 54, i32 -0.00756412, i7 55, i32 -0.0772518, i7 56, i32 0.0110593, i7 57, i32 0.00886603, i7 58, i32 -0.00881851, i7 59, i32 0.0536192, i7 60, i32 0.0475184, i7 61, i32 0.00737429, i7 62, i32 -0.0302649, i7 63, i32 0.0112974, i7 64, i32 0.0190386, i7 65, i32 0.0616773, i7 66, i32 -0.00602596, i7 67, i32 0.0392599, i7 68, i32 -0.00649371, i7 69, i32 -0.0609959, i7 70, i32 -0.069232, i7 71, i32 0.0437412, i7 72, i32 0.0574438, i7 73, i32 0.0431214, i7 74, i32 -0.0305676, i7 75, i32 -0.019469, i7 76, i32 0.00941576, i7 77, i32 0.0321014, i7 78, i32 0.0256409, i7 79, i32 7.48807e-05, i7 80, i32 -0.0119772, i7 81, i32 0.0257092, i7 82, i32 0.0804019, i7 83, i32 -0.0103665, i7 84, i32 0.042457, i7 85, i32 0.0142429, i7 86, i32 -0.0112771, i7 87, i32 -0.0115649, i7 88, i32 -0.00411179, i7 89, i32 -0.0232228, i7 90, i32 -0.0601938, i7 91, i32 0.031095, i7 92, i32 -0.0102422, i7 93, i32 0.000513623, i7 94, i32 0.0486509, i7 95, i32 -0.0107373, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 559 'sparsemux' 'tmp_121' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (1.18ns)   --->   "%tmp_122 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0128366, i7 1, i32 0.00511548, i7 2, i32 -0.0625724, i7 3, i32 0.0199091, i7 4, i32 0.00505087, i7 5, i32 0.00772819, i7 6, i32 0.0494106, i7 7, i32 0.00408957, i7 8, i32 0.00883653, i7 9, i32 -0.00103296, i7 10, i32 0.0163059, i7 11, i32 0.0156807, i7 12, i32 -0.0254516, i7 13, i32 0.0116846, i7 14, i32 -0.0067501, i7 15, i32 0.006298, i7 16, i32 0.000474624, i7 17, i32 0.0255229, i7 18, i32 -0.0645235, i7 19, i32 -0.0107061, i7 20, i32 -0.034757, i7 21, i32 -0.0220464, i7 22, i32 -0.0158367, i7 23, i32 -0.0509268, i7 24, i32 -0.00929526, i7 25, i32 -0.0272792, i7 26, i32 -0.0455887, i7 27, i32 -0.00408801, i7 28, i32 0.0327446, i7 29, i32 0.0354983, i7 30, i32 -0.0136018, i7 31, i32 0.0294583, i7 32, i32 0.00750212, i7 33, i32 0.00485189, i7 34, i32 -0.0768771, i7 35, i32 0.00760984, i7 36, i32 -0.000587843, i7 37, i32 -0.0015693, i7 38, i32 0.0255138, i7 39, i32 -0.011592, i7 40, i32 0.00900278, i7 41, i32 0.0145055, i7 42, i32 -0.00677569, i7 43, i32 -0.0528687, i7 44, i32 -0.107464, i7 45, i32 0.00794982, i7 46, i32 -0.00292188, i7 47, i32 0.00768432, i7 48, i32 -0.00141286, i7 49, i32 0.0121183, i7 50, i32 -0.00939493, i7 51, i32 0.0143534, i7 52, i32 -0.01135, i7 53, i32 0.00131683, i7 54, i32 -0.00235676, i7 55, i32 -0.0741427, i7 56, i32 0.00457863, i7 57, i32 0.00453359, i7 58, i32 -0.00426079, i7 59, i32 0.0628581, i7 60, i32 0.0285315, i7 61, i32 0.00895685, i7 62, i32 -0.0332753, i7 63, i32 0.013112, i7 64, i32 0.0145486, i7 65, i32 0.049646, i7 66, i32 -0.00453128, i7 67, i32 0.0406552, i7 68, i32 -0.00934903, i7 69, i32 -0.0602017, i7 70, i32 -0.0756889, i7 71, i32 0.0547125, i7 72, i32 0.0413941, i7 73, i32 0.0466432, i7 74, i32 -0.0518821, i7 75, i32 -0.0205169, i7 76, i32 -0.0021679, i7 77, i32 0.0404529, i7 78, i32 0.0233925, i7 79, i32 0.0189223, i7 80, i32 -0.0298004, i7 81, i32 0.0175041, i7 82, i32 0.0817348, i7 83, i32 0.00831804, i7 84, i32 0.0375165, i7 85, i32 0.0145134, i7 86, i32 -0.0132752, i7 87, i32 -0.00834563, i7 88, i32 -0.00797701, i7 89, i32 -0.0572396, i7 90, i32 -0.0518737, i7 91, i32 0.030832, i7 92, i32 0.00474853, i7 93, i32 0.0021982, i7 94, i32 0.0530665, i7 95, i32 -0.0138391, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 560 'sparsemux' 'tmp_122' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (1.18ns)   --->   "%tmp_123 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0205078, i7 1, i32 -0.0282686, i7 2, i32 -0.0928483, i7 3, i32 0.0145092, i7 4, i32 0.010545, i7 5, i32 0.0110172, i7 6, i32 0.0672534, i7 7, i32 -0.065293, i7 8, i32 0.0247334, i7 9, i32 0.00908367, i7 10, i32 0.0179954, i7 11, i32 0.0411371, i7 12, i32 -0.0452957, i7 13, i32 -0.0254453, i7 14, i32 -0.0269394, i7 15, i32 0.0137064, i7 16, i32 -0.0130113, i7 17, i32 0.0321429, i7 18, i32 0.00602702, i7 19, i32 -0.00145857, i7 20, i32 0.0074528, i7 21, i32 0.0362013, i7 22, i32 -0.0204315, i7 23, i32 0.0230257, i7 24, i32 -0.00594837, i7 25, i32 -0.0396481, i7 26, i32 -0.0428971, i7 27, i32 -0.00319104, i7 28, i32 -0.00275766, i7 29, i32 0.0545088, i7 30, i32 0.0422493, i7 31, i32 0.0794791, i7 32, i32 0.0166812, i7 33, i32 0.00398033, i7 34, i32 -0.105206, i7 35, i32 0.0168394, i7 36, i32 -0.0868152, i7 37, i32 0.0173405, i7 38, i32 0.0423608, i7 39, i32 -0.0132303, i7 40, i32 0.00983871, i7 41, i32 -0.0310046, i7 42, i32 0.00988332, i7 43, i32 -0.0414709, i7 44, i32 -0.149903, i7 45, i32 0.016495, i7 46, i32 0.00151667, i7 47, i32 -0.00470689, i7 48, i32 0.00065895, i7 49, i32 0.0292617, i7 50, i32 -0.00819655, i7 51, i32 0.0163465, i7 52, i32 -0.000754126, i7 53, i32 0.0214771, i7 54, i32 0.00770174, i7 55, i32 -0.0710257, i7 56, i32 -0.000443206, i7 57, i32 -0.00597136, i7 58, i32 -0.00545169, i7 59, i32 0.0681771, i7 60, i32 0.0117839, i7 61, i32 0.00542536, i7 62, i32 -0.0335404, i7 63, i32 0.012528, i7 64, i32 0.0156248, i7 65, i32 0.0233372, i7 66, i32 -0.0047897, i7 67, i32 0.0411065, i7 68, i32 -0.0110877, i7 69, i32 -0.0599465, i7 70, i32 -0.0728667, i7 71, i32 0.0556599, i7 72, i32 0.0195944, i7 73, i32 0.0461475, i7 74, i32 -0.0593135, i7 75, i32 -0.0195943, i7 76, i32 -0.00283509, i7 77, i32 0.0379724, i7 78, i32 0.0213313, i7 79, i32 -0.0188293, i7 80, i32 -0.0336809, i7 81, i32 0.0178024, i7 82, i32 0.0844587, i7 83, i32 0.0303711, i7 84, i32 0.0345118, i7 85, i32 0.0145605, i7 86, i32 -0.00620343, i7 87, i32 0.0019922, i7 88, i32 -0.00869195, i7 89, i32 -0.103203, i7 90, i32 -0.0351726, i7 91, i32 0.042911, i7 92, i32 0.0119325, i7 93, i32 0.00288214, i7 94, i32 0.0462961, i7 95, i32 -0.00413466, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 561 'sparsemux' 'tmp_123' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (1.18ns)   --->   "%tmp_124 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0274659, i7 1, i32 -0.065501, i7 2, i32 -0.0902291, i7 3, i32 0.0052468, i7 4, i32 0.0341491, i7 5, i32 0.0339725, i7 6, i32 0.0759852, i7 7, i32 -0.101267, i7 8, i32 0.0316839, i7 9, i32 -0.0296236, i7 10, i32 0.0160686, i7 11, i32 -0.0762881, i7 12, i32 -0.047647, i7 13, i32 -0.0112886, i7 14, i32 -0.0448961, i7 15, i32 0.0249509, i7 16, i32 0.0287761, i7 17, i32 0.0220881, i7 18, i32 0.0994469, i7 19, i32 -0.00903502, i7 20, i32 0.0464594, i7 21, i32 -0.024809, i7 22, i32 -0.00992931, i7 23, i32 0.0960377, i7 24, i32 -0.00376442, i7 25, i32 -0.0497016, i7 26, i32 -0.0457678, i7 27, i32 -0.00724346, i7 28, i32 -0.0306673, i7 29, i32 0.0446883, i7 30, i32 0.0998895, i7 31, i32 0.0468775, i7 32, i32 0.0409064, i7 33, i32 0.0060843, i7 34, i32 -0.104415, i7 35, i32 0.0435329, i7 36, i32 -0.0711134, i7 37, i32 -0.00614594, i7 38, i32 0.0748223, i7 39, i32 -0.00924456, i7 40, i32 -0.0417117, i7 41, i32 -0.0266694, i7 42, i32 0.0159133, i7 43, i32 0.055783, i7 44, i32 -0.170586, i7 45, i32 0.00509584, i7 46, i32 0.00126658, i7 47, i32 -0.00292483, i7 48, i32 -0.000538694, i7 49, i32 0.0261605, i7 50, i32 -0.0124159, i7 51, i32 0.010107, i7 52, i32 0.00435591, i7 53, i32 0.0355222, i7 54, i32 -0.00200464, i7 55, i32 -0.066542, i7 56, i32 -0.0146717, i7 57, i32 -0.00743245, i7 58, i32 -0.00765559, i7 59, i32 0.079742, i7 60, i32 -0.0151414, i7 61, i32 0.0130344, i7 62, i32 -0.041111, i7 63, i32 0.00619751, i7 64, i32 0.00963286, i7 65, i32 0.00471613, i7 66, i32 -0.00793794, i7 67, i32 0.0375951, i7 68, i32 -0.0201844, i7 69, i32 -0.0557027, i7 70, i32 -0.0610081, i7 71, i32 0.0575348, i7 72, i32 0.00602197, i7 73, i32 0.0608738, i7 74, i32 -0.0463527, i7 75, i32 -0.0194859, i7 76, i32 0.000121975, i7 77, i32 0.0309078, i7 78, i32 0.0281707, i7 79, i32 -0.0452073, i7 80, i32 -0.0118145, i7 81, i32 0.0178938, i7 82, i32 0.0890042, i7 83, i32 0.054745, i7 84, i32 0.0270264, i7 85, i32 0.0158892, i7 86, i32 -0.00645124, i7 87, i32 3.29485e-05, i7 88, i32 -0.0177391, i7 89, i32 -0.14312, i7 90, i32 -0.00333709, i7 91, i32 0.0466536, i7 92, i32 -0.00448891, i7 93, i32 0.00617745, i7 94, i32 0.038523, i7 95, i32 0.00314851, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 562 'sparsemux' 'tmp_124' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (1.18ns)   --->   "%tmp_125 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0366431, i7 1, i32 -0.0718634, i7 2, i32 -0.0782673, i7 3, i32 -0.00832867, i7 4, i32 0.0831763, i7 5, i32 0.0564219, i7 6, i32 0.090669, i7 7, i32 -0.0417121, i7 8, i32 0.0406256, i7 9, i32 0.0045546, i7 10, i32 0.0141476, i7 11, i32 0.0130023, i7 12, i32 -0.0428609, i7 13, i32 0.0138482, i7 14, i32 -0.0387554, i7 15, i32 0.0244191, i7 16, i32 -0.0270314, i7 17, i32 0.00728021, i7 18, i32 0.000285253, i7 19, i32 0.00262336, i7 20, i32 0.0303011, i7 21, i32 -0.0265329, i7 22, i32 0.0249204, i7 23, i32 -0.0229671, i7 24, i32 -0.000227647, i7 25, i32 -0.0670873, i7 26, i32 -0.0342452, i7 27, i32 0.0161254, i7 28, i32 -0.0656969, i7 29, i32 0.0266079, i7 30, i32 0.140954, i7 31, i32 -0.0549095, i7 32, i32 0.0633875, i7 33, i32 0.0107457, i7 34, i32 -0.0504993, i7 35, i32 0.0467725, i7 36, i32 0.0158825, i7 37, i32 -0.0215699, i7 38, i32 0.102481, i7 39, i32 -0.0270386, i7 40, i32 -0.0614166, i7 41, i32 0.0366351, i7 42, i32 0.0193261, i7 43, i32 0.0958082, i7 44, i32 -0.163581, i7 45, i32 0.00319748, i7 46, i32 -0.00466045, i7 47, i32 0.0136137, i7 48, i32 -0.00390276, i7 49, i32 0.00346426, i7 50, i32 -0.00599633, i7 51, i32 0.00818556, i7 52, i32 0.00726003, i7 53, i32 0.0300561, i7 54, i32 -0.00360041, i7 55, i32 -0.0609429, i7 56, i32 -0.0205401, i7 57, i32 -0.0175506, i7 58, i32 -0.0105162, i7 59, i32 0.0836443, i7 60, i32 -0.0445713, i7 61, i32 0.0088117, i7 62, i32 -0.0533075, i7 63, i32 0.00381688, i7 64, i32 0.00906001, i7 65, i32 -0.0166297, i7 66, i32 -0.0101535, i7 67, i32 0.0356453, i7 68, i32 -0.0235964, i7 69, i32 -0.0523369, i7 70, i32 -0.0437108, i7 71, i32 0.0492433, i7 72, i32 -0.0179221, i7 73, i32 0.0724803, i7 74, i32 -0.0161148, i7 75, i32 -0.0275075, i7 76, i32 0.00230353, i7 77, i32 0.0218828, i7 78, i32 0.0388215, i7 79, i32 0.07343, i7 80, i32 0.063701, i7 81, i32 0.0146612, i7 82, i32 0.0856007, i7 83, i32 0.0616996, i7 84, i32 0.0196254, i7 85, i32 0.0109706, i7 86, i32 -0.00575467, i7 87, i32 0.00330595, i7 88, i32 -0.0225527, i7 89, i32 -0.152652, i7 90, i32 0.0260037, i7 91, i32 0.0507002, i7 92, i32 0.03207, i7 93, i32 0.0064128, i7 94, i32 0.0279149, i7 95, i32 0.0173986, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 563 'sparsemux' 'tmp_125' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 564 [1/1] (1.18ns)   --->   "%tmp_126 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0205357, i7 1, i32 -0.0594489, i7 2, i32 -0.0750715, i7 3, i32 -0.019026, i7 4, i32 0.134781, i7 5, i32 0.0794764, i7 6, i32 0.0950064, i7 7, i32 0.0123318, i7 8, i32 0.0441055, i7 9, i32 0.0896803, i7 10, i32 0.0113543, i7 11, i32 0.0554554, i7 12, i32 -0.024954, i7 13, i32 0.00699324, i7 14, i32 -0.014415, i7 15, i32 0.0170558, i7 16, i32 -0.00145818, i7 17, i32 -0.00441694, i7 18, i32 -0.0303676, i7 19, i32 0.0189878, i7 20, i32 0.009848, i7 21, i32 0.0713911, i7 22, i32 0.0483998, i7 23, i32 -0.058693, i7 24, i32 -0.0088849, i7 25, i32 -0.0670656, i7 26, i32 -0.0152538, i7 27, i32 0.0401756, i7 28, i32 -0.0862152, i7 29, i32 -0.00154669, i7 30, i32 0.134596, i7 31, i32 -0.105528, i7 32, i32 0.0798619, i7 33, i32 0.0126342, i7 34, i32 0.0115859, i7 35, i32 0.0389749, i7 36, i32 0.0183272, i7 37, i32 0.00666885, i7 38, i32 0.111899, i7 39, i32 -0.0462451, i7 40, i32 0.0189261, i7 41, i32 0.0626933, i7 42, i32 0.0197001, i7 43, i32 0.045597, i7 44, i32 -0.148777, i7 45, i32 0.00785861, i7 46, i32 -0.00742671, i7 47, i32 -0.045825, i7 48, i32 -0.00179038, i7 49, i32 -0.00871667, i7 50, i32 0.00323016, i7 51, i32 0.0135787, i7 52, i32 -0.00319657, i7 53, i32 0.00993377, i7 54, i32 -0.000510551, i7 55, i32 -0.0535101, i7 56, i32 -0.030652, i7 57, i32 -0.0127593, i7 58, i32 -0.0152949, i7 59, i32 0.0859681, i7 60, i32 -0.0785463, i7 61, i32 -0.000391792, i7 62, i32 -0.060517, i7 63, i32 0.00518024, i7 64, i32 0.00928537, i7 65, i32 -0.0235667, i7 66, i32 -0.00983833, i7 67, i32 0.0447905, i7 68, i32 -0.0242198, i7 69, i32 -0.044269, i7 70, i32 -0.0278785, i7 71, i32 0.0473922, i7 72, i32 -0.0246332, i7 73, i32 0.0868182, i7 74, i32 0.0168926, i7 75, i32 -0.03246, i7 76, i32 0.0100795, i7 77, i32 0.0161341, i7 78, i32 0.0344128, i7 79, i32 -0.0272219, i7 80, i32 0.0807609, i7 81, i32 0.0075471, i7 82, i32 0.0777054, i7 83, i32 0.0634649, i7 84, i32 0.0231348, i7 85, i32 0.0165014, i7 86, i32 -0.00427788, i7 87, i32 0.000839058, i7 88, i32 -0.0492545, i7 89, i32 -0.131553, i7 90, i32 0.026246, i7 91, i32 0.0534221, i7 92, i32 -0.071985, i7 93, i32 0.00798186, i7 94, i32 0.0236213, i7 95, i32 0.0340271, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 564 'sparsemux' 'tmp_126' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 565 [1/1] (1.18ns)   --->   "%tmp_127 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00216148, i7 1, i32 -0.0392553, i7 2, i32 -0.0540408, i7 3, i32 -0.0322571, i7 4, i32 0.116959, i7 5, i32 0.0912055, i7 6, i32 0.0973359, i7 7, i32 0.0382791, i7 8, i32 0.00972123, i7 9, i32 -0.0621089, i7 10, i32 0.0148979, i7 11, i32 -0.028427, i7 12, i32 -0.00823205, i7 13, i32 -0.00344707, i7 14, i32 0.000280112, i7 15, i32 0.00790668, i7 16, i32 0.109895, i7 17, i32 -0.00172793, i7 18, i32 0.0220459, i7 19, i32 0.0317325, i7 20, i32 -0.00466319, i7 21, i32 -0.0708347, i7 22, i32 0.0293294, i7 23, i32 0.02039, i7 24, i32 -0.00819656, i7 25, i32 -0.0670288, i7 26, i32 0.0182145, i7 27, i32 0.0442248, i7 28, i32 -0.0627112, i7 29, i32 -0.0303149, i7 30, i32 0.085365, i7 31, i32 -0.0315541, i7 32, i32 0.0843936, i7 33, i32 0.0141837, i7 34, i32 0.0558609, i7 35, i32 0.0444579, i7 36, i32 0.0507042, i7 37, i32 0.0375251, i7 38, i32 0.0862073, i7 39, i32 -0.0707719, i7 40, i32 0.0628847, i7 41, i32 -0.0108479, i7 42, i32 0.0260049, i7 43, i32 0.00497133, i7 44, i32 -0.11911, i7 45, i32 0.00798888, i7 46, i32 -0.00563634, i7 47, i32 0.0662689, i7 48, i32 0.0113427, i7 49, i32 -0.00694957, i7 50, i32 0.000615717, i7 51, i32 0.00951988, i7 52, i32 0.0120703, i7 53, i32 -0.00415307, i7 54, i32 0.00230169, i7 55, i32 -0.0543352, i7 56, i32 -0.029596, i7 57, i32 -0.0130673, i7 58, i32 -0.0157059, i7 59, i32 0.0933413, i7 60, i32 -0.113144, i7 61, i32 -0.0303909, i7 62, i32 -0.0624908, i7 63, i32 0.0113368, i7 64, i32 0.00911237, i7 65, i32 -0.0292872, i7 66, i32 -0.000616559, i7 67, i32 0.0410401, i7 68, i32 -0.0239444, i7 69, i32 -0.0332561, i7 70, i32 -0.0156402, i7 71, i32 0.0500179, i7 72, i32 -0.0213736, i7 73, i32 0.0923426, i7 74, i32 0.046516, i7 75, i32 -0.0344559, i7 76, i32 0.00101018, i7 77, i32 0.00134895, i7 78, i32 0.0422353, i7 79, i32 -0.0428887, i7 80, i32 0.0545184, i7 81, i32 0.000484488, i7 82, i32 0.0732991, i7 83, i32 0.0455467, i7 84, i32 0.0222439, i7 85, i32 0.0242547, i7 86, i32 0.00618954, i7 87, i32 0.0008774, i7 88, i32 -0.0632641, i7 89, i32 -0.0880009, i7 90, i32 0.0236426, i7 91, i32 0.0516604, i7 92, i32 0.0558293, i7 93, i32 0.0096375, i7 94, i32 0.017565, i7 95, i32 0.0604819, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 565 'sparsemux' 'tmp_127' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (1.18ns)   --->   "%tmp_128 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0272519, i7 1, i32 -0.0167695, i7 2, i32 -0.0356531, i7 3, i32 -0.0461961, i7 4, i32 0.0387448, i7 5, i32 0.0785329, i7 6, i32 0.101363, i7 7, i32 0.0567357, i7 8, i32 -0.0239247, i7 9, i32 -0.069705, i7 10, i32 0.0166048, i7 11, i32 -0.00492468, i7 12, i32 0.00395325, i7 13, i32 -0.0125533, i7 14, i32 0.00694079, i7 15, i32 -0.000534813, i7 16, i32 -0.0187389, i7 17, i32 0.00464941, i7 18, i32 -0.00190108, i7 19, i32 0.0360545, i7 20, i32 0.00367272, i7 21, i32 0.0266812, i7 22, i32 0.0161396, i7 23, i32 0.0140208, i7 24, i32 -0.00546218, i7 25, i32 -0.0692214, i7 26, i32 0.042563, i7 27, i32 -0.0344312, i7 28, i32 -0.0176821, i7 29, i32 -0.0408998, i7 30, i32 0.052777, i7 31, i32 0.0266934, i7 32, i32 0.0743351, i7 33, i32 0.015705, i7 34, i32 0.0709465, i7 35, i32 0.039874, i7 36, i32 0.0143054, i7 37, i32 0.0164686, i7 38, i32 0.0676164, i7 39, i32 -0.10393, i7 40, i32 0.0198471, i7 41, i32 -0.0426473, i7 42, i32 0.0284903, i7 43, i32 -0.0533185, i7 44, i32 -0.0792802, i7 45, i32 0.0162891, i7 46, i32 0.00605898, i7 47, i32 -0.0387704, i7 48, i32 0.0327406, i7 49, i32 -0.00239385, i7 50, i32 -0.00448475, i7 51, i32 0.0101786, i7 52, i32 -0.00630144, i7 53, i32 -0.00583128, i7 54, i32 0.00303494, i7 55, i32 -0.0477923, i7 56, i32 -0.0310069, i7 57, i32 -0.0102388, i7 58, i32 -0.0158498, i7 59, i32 0.0916814, i7 60, i32 -0.134086, i7 61, i32 -0.0262166, i7 62, i32 -0.0619103, i7 63, i32 0.00406971, i7 64, i32 0.00506435, i7 65, i32 -0.0179311, i7 66, i32 -0.00500318, i7 67, i32 0.0360536, i7 68, i32 -0.020334, i7 69, i32 -0.0216745, i7 70, i32 4.5953e-05, i7 71, i32 0.048489, i7 72, i32 -0.0302382, i7 73, i32 0.0981664, i7 74, i32 0.07238, i7 75, i32 -0.0317308, i7 76, i32 -0.0388197, i7 77, i32 -0.0181834, i7 78, i32 0.0337138, i7 79, i32 0.0105067, i7 80, i32 0.0353697, i7 81, i32 0.00362144, i7 82, i32 0.0730374, i7 83, i32 0.0236051, i7 84, i32 0.0167249, i7 85, i32 0.0282812, i7 86, i32 0.0285686, i7 87, i32 0.00814782, i7 88, i32 -0.0585077, i7 89, i32 -0.0519953, i7 90, i32 0.0217755, i7 91, i32 0.0515692, i7 92, i32 -0.00684056, i7 93, i32 0.000773033, i7 94, i32 0.00894857, i7 95, i32 0.0878413, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 566 'sparsemux' 'tmp_128' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (1.18ns)   --->   "%tmp_129 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0381963, i7 1, i32 -0.0102561, i7 2, i32 -0.0180376, i7 3, i32 -0.0615904, i7 4, i32 -0.0581849, i7 5, i32 0.067605, i7 6, i32 0.0768075, i7 7, i32 0.0375429, i7 8, i32 -0.0328124, i7 9, i32 0.117567, i7 10, i32 0.0145597, i7 11, i32 0.00737603, i7 12, i32 0.0211889, i7 13, i32 -0.000797009, i7 14, i32 0.0147124, i7 15, i32 -0.0109903, i7 16, i32 -0.102774, i7 17, i32 0.0076906, i7 18, i32 -0.00527791, i7 19, i32 -0.00693198, i7 20, i32 -0.0149021, i7 21, i32 0.0386409, i7 22, i32 -0.0143913, i7 23, i32 0.0145065, i7 24, i32 -0.0100836, i7 25, i32 -0.0592733, i7 26, i32 0.0507491, i7 27, i32 -0.0949621, i7 28, i32 0.0363991, i7 29, i32 -0.0532242, i7 30, i32 -0.00343184, i7 31, i32 0.087127, i7 32, i32 0.0650694, i7 33, i32 0.0104787, i7 34, i32 0.0530046, i7 35, i32 0.0327198, i7 36, i32 0.00260622, i7 37, i32 -0.0344456, i7 38, i32 0.051489, i7 39, i32 -0.107065, i7 40, i32 -0.0089354, i7 41, i32 -0.00252785, i7 42, i32 0.0261741, i7 43, i32 -0.072863, i7 44, i32 -0.0494974, i7 45, i32 0.00362151, i7 46, i32 -0.00858492, i7 47, i32 -0.023574, i7 48, i32 0.0630216, i7 49, i32 0.000590744, i7 50, i32 -0.0106234, i7 51, i32 0.018608, i7 52, i32 -0.0179561, i7 53, i32 0.00261419, i7 54, i32 -0.00408161, i7 55, i32 -0.0476593, i7 56, i32 -0.0135118, i7 57, i32 -0.00166239, i7 58, i32 -0.0104385, i7 59, i32 0.0869023, i7 60, i32 -0.139301, i7 61, i32 -0.0119566, i7 62, i32 -0.064908, i7 63, i32 0.00108913, i7 64, i32 0.0082341, i7 65, i32 -5.07377e-05, i7 66, i32 -0.00265255, i7 67, i32 -0.00699723, i7 68, i32 -0.0123704, i7 69, i32 -0.0109223, i7 70, i32 -0.000524198, i7 71, i32 0.0423898, i7 72, i32 -0.0277708, i7 73, i32 0.0932435, i7 74, i32 0.0579039, i7 75, i32 -0.0231826, i7 76, i32 -0.100426, i7 77, i32 -0.0249565, i7 78, i32 0.0345426, i7 79, i32 0.000545968, i7 80, i32 0.0222873, i7 81, i32 -0.00400005, i7 82, i32 0.070535, i7 83, i32 0.00356356, i7 84, i32 0.0247934, i7 85, i32 0.0207251, i7 86, i32 0.0372954, i7 87, i32 0.0142144, i7 88, i32 -0.0371671, i7 89, i32 -0.0276052, i7 90, i32 0.0214104, i7 91, i32 0.048096, i7 92, i32 -0.0463097, i7 93, i32 -0.00835354, i7 94, i32 0.000339826, i7 95, i32 0.104964, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 567 'sparsemux' 'tmp_129' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (1.18ns)   --->   "%tmp_130 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0359553, i7 1, i32 0.0053488, i7 2, i32 -0.0149807, i7 3, i32 -0.0545009, i7 4, i32 -0.101349, i7 5, i32 0.0445464, i7 6, i32 0.0550168, i7 7, i32 0.00513898, i7 8, i32 -0.0271713, i7 9, i32 -0.0537598, i7 10, i32 0.0127158, i7 11, i32 -0.0069959, i7 12, i32 0.0189212, i7 13, i32 0.00120294, i7 14, i32 0.0119757, i7 15, i32 0.00029738, i7 16, i32 -0.0145407, i7 17, i32 0.00944225, i7 18, i32 0.0089549, i7 19, i32 -0.0434037, i7 20, i32 -0.0197605, i7 21, i32 -0.0532803, i7 22, i32 -0.0203255, i7 23, i32 -0.00131182, i7 24, i32 -0.0104367, i7 25, i32 -0.0458592, i7 26, i32 0.034224, i7 27, i32 -0.0163915, i7 28, i32 0.0568461, i7 29, i32 -0.0336641, i7 30, i32 -0.0352896, i7 31, i32 0.0238901, i7 32, i32 0.0505124, i7 33, i32 0.00921626, i7 34, i32 0.0405979, i7 35, i32 0.017735, i7 36, i32 0.00849822, i7 37, i32 -0.00541767, i7 38, i32 0.0325109, i7 39, i32 -0.0831851, i7 40, i32 0.00245688, i7 41, i32 0.0194991, i7 42, i32 0.0316138, i7 43, i32 -0.0363111, i7 44, i32 -0.018491, i7 45, i32 0.00468656, i7 46, i32 -0.0483827, i7 47, i32 0.0317136, i7 48, i32 0.090824, i7 49, i32 -0.00353059, i7 50, i32 -0.00977241, i7 51, i32 0.0175956, i7 52, i32 0.0329012, i7 53, i32 -0.00353611, i7 54, i32 -0.00371698, i7 55, i32 -0.0470606, i7 56, i32 -0.000830908, i7 57, i32 -0.000181903, i7 58, i32 -0.0128137, i7 59, i32 0.0878672, i7 60, i32 -0.125783, i7 61, i32 -0.00594216, i7 62, i32 -0.0634392, i7 63, i32 0.00191516, i7 64, i32 0.00859555, i7 65, i32 0.0182546, i7 66, i32 -0.00118914, i7 67, i32 0.00603405, i7 68, i32 -0.00937801, i7 69, i32 -0.00295709, i7 70, i32 0.0038762, i7 71, i32 0.0359837, i7 72, i32 -0.0275577, i7 73, i32 0.0783261, i7 74, i32 0.0349218, i7 75, i32 -0.0251239, i7 76, i32 -0.128394, i7 77, i32 -0.0287039, i7 78, i32 0.0302322, i7 79, i32 -0.00518745, i7 80, i32 0.0138574, i7 81, i32 -0.0108237, i7 82, i32 0.0703467, i7 83, i32 -0.0205523, i7 84, i32 0.0190952, i7 85, i32 0.00959101, i7 86, i32 0.0225843, i7 87, i32 0.0181718, i7 88, i32 -0.0164946, i7 89, i32 -0.00937575, i7 90, i32 0.0102414, i7 91, i32 0.0399367, i7 92, i32 0.0134104, i7 93, i32 -0.000256159, i7 94, i32 -0.00335181, i7 95, i32 0.103497, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 568 'sparsemux' 'tmp_130' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (1.18ns)   --->   "%tmp_131 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0239658, i7 1, i32 0.00646099, i7 2, i32 -0.0122751, i7 3, i32 -0.0525275, i7 4, i32 -0.0825912, i7 5, i32 0.0183489, i7 6, i32 0.0467726, i7 7, i32 -0.00244881, i7 8, i32 -0.0235098, i7 9, i32 0.0290426, i7 10, i32 0.0211032, i7 11, i32 -0.00330672, i7 12, i32 0.0138124, i7 13, i32 -0.00774984, i7 14, i32 0.0102326, i7 15, i32 0.00509795, i7 16, i32 0.0295165, i7 17, i32 0.0167617, i7 18, i32 -0.00441199, i7 19, i32 -0.0159539, i7 20, i32 0.0045176, i7 21, i32 0.0164655, i7 22, i32 -0.0177492, i7 23, i32 8.90963e-05, i7 24, i32 -0.00962011, i7 25, i32 -0.025464, i7 26, i32 0.0500581, i7 27, i32 0.0365706, i7 28, i32 0.049504, i7 29, i32 -0.0247755, i7 30, i32 -0.0372294, i7 31, i32 -0.024457, i7 32, i32 0.0232599, i7 33, i32 0.00471146, i7 34, i32 0.0280477, i7 35, i32 0.00913539, i7 36, i32 0.00659703, i7 37, i32 0.0170343, i7 38, i32 0.0168475, i7 39, i32 -0.0523116, i7 40, i32 0.00428713, i7 41, i32 -0.00317057, i7 42, i32 0.0617625, i7 43, i32 0.00014126, i7 44, i32 0.00229588, i7 45, i32 0.0102391, i7 46, i32 -0.0778848, i7 47, i32 -0.00722357, i7 48, i32 0.0891121, i7 49, i32 -0.00962932, i7 50, i32 -0.0155159, i7 51, i32 0.0152973, i7 52, i32 -0.0133838, i7 53, i32 0.000425344, i7 54, i32 0.00242474, i7 55, i32 -0.0429514, i7 56, i32 0.0141219, i7 57, i32 0.00498882, i7 58, i32 -0.0166436, i7 59, i32 0.0816257, i7 60, i32 -0.106514, i7 61, i32 -0.000756723, i7 62, i32 -0.0584655, i7 63, i32 0.00124115, i7 64, i32 0.0107664, i7 65, i32 0.0304349, i7 66, i32 -0.00199763, i7 67, i32 -0.0147332, i7 68, i32 0.00170147, i7 69, i32 -0.00148382, i7 70, i32 0.00673187, i7 71, i32 0.0290736, i7 72, i32 -0.0408804, i7 73, i32 0.0637446, i7 74, i32 0.0228777, i7 75, i32 -0.0212263, i7 76, i32 -0.103019, i7 77, i32 -0.0413507, i7 78, i32 0.0279572, i7 79, i32 -0.00488087, i7 80, i32 0.0184667, i7 81, i32 -0.0217998, i7 82, i32 0.0719859, i7 83, i32 -0.0360884, i7 84, i32 0.0264933, i7 85, i32 0.00949844, i7 86, i32 -0.0112627, i7 87, i32 0.0277664, i7 88, i32 -0.00374004, i7 89, i32 -0.00656866, i7 90, i32 0.0185306, i7 91, i32 0.0438436, i7 92, i32 0.00736809, i7 93, i32 -0.00518858, i7 94, i32 -0.00148684, i7 95, i32 0.106229, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 569 'sparsemux' 'tmp_131' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (1.18ns)   --->   "%tmp_132 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.015323, i7 1, i32 -0.0106366, i7 2, i32 -0.0628148, i7 3, i32 0.0414336, i7 4, i32 -0.0419383, i7 5, i32 0.0219086, i7 6, i32 0.0372064, i7 7, i32 0.0595083, i7 8, i32 -0.0195764, i7 9, i32 0.00331245, i7 10, i32 0.0185065, i7 11, i32 -0.0138179, i7 12, i32 -0.00102295, i7 13, i32 -0.0171888, i7 14, i32 0.0266774, i7 15, i32 0.00140395, i7 16, i32 0.00248168, i7 17, i32 0.00477875, i7 18, i32 0.0171746, i7 19, i32 -0.00531717, i7 20, i32 0.0151315, i7 21, i32 0.0134323, i7 22, i32 0.0216349, i7 23, i32 0.0364815, i7 24, i32 -0.00706765, i7 25, i32 -0.0434064, i7 26, i32 -0.0501605, i7 27, i32 -0.00947658, i7 28, i32 0.0469331, i7 29, i32 -0.0022823, i7 30, i32 -0.0147843, i7 31, i32 -0.0695935, i7 32, i32 -0.033952, i7 33, i32 -0.0261743, i7 34, i32 -0.106993, i7 35, i32 -0.0362933, i7 36, i32 0.0484599, i7 37, i32 -0.00111117, i7 38, i32 -0.0375663, i7 39, i32 0.00659663, i7 40, i32 -0.00403588, i7 41, i32 0.00914283, i7 42, i32 -0.021327, i7 43, i32 0.00706101, i7 44, i32 -0.0685871, i7 45, i32 -0.00329655, i7 46, i32 0.00718159, i7 47, i32 0.00147723, i7 48, i32 -0.00224363, i7 49, i32 0.00973895, i7 50, i32 -3.98619e-05, i7 51, i32 0.0150665, i7 52, i32 -0.00260114, i7 53, i32 -0.0176025, i7 54, i32 -0.0193252, i7 55, i32 -0.0786424, i7 56, i32 0.00930834, i7 57, i32 0.0020357, i7 58, i32 2.73786e-05, i7 59, i32 0.0447838, i7 60, i32 0.0544286, i7 61, i32 0.0118215, i7 62, i32 -0.0226136, i7 63, i32 0.00465677, i7 64, i32 0.015498, i7 65, i32 0.0566014, i7 66, i32 -3.05005e-05, i7 67, i32 0.0341867, i7 68, i32 -0.00205113, i7 69, i32 -0.0632006, i7 70, i32 -0.0781159, i7 71, i32 0.0549008, i7 72, i32 0.0511713, i7 73, i32 0.0148023, i7 74, i32 -0.0657796, i7 75, i32 -0.0167576, i7 76, i32 -0.00628746, i7 77, i32 0.0385881, i7 78, i32 0.00378842, i7 79, i32 -0.00736102, i7 80, i32 -0.00949976, i7 81, i32 0.0190436, i7 82, i32 0.0800866, i7 83, i32 0.00497039, i7 84, i32 0.0329824, i7 85, i32 0.0194816, i7 86, i32 -0.00717454, i7 87, i32 -0.0135632, i7 88, i32 0.00757686, i7 89, i32 -0.0238518, i7 90, i32 -0.0933289, i7 91, i32 0.0190026, i7 92, i32 0.00206621, i7 93, i32 0.00448299, i7 94, i32 0.0490082, i7 95, i32 -0.0231872, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 570 'sparsemux' 'tmp_132' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (1.18ns)   --->   "%tmp_133 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0141714, i7 1, i32 -0.0582016, i7 2, i32 -0.0584822, i7 3, i32 0.0311133, i7 4, i32 -0.037386, i7 5, i32 0.0358988, i7 6, i32 0.0319676, i7 7, i32 -0.0241877, i7 8, i32 0.00150909, i7 9, i32 -0.0164197, i7 10, i32 0.0159091, i7 11, i32 0.0451421, i7 12, i32 0.00987314, i7 13, i32 0.0245675, i7 14, i32 0.0239209, i7 15, i32 0.0165148, i7 16, i32 -0.00197592, i7 17, i32 0.0261247, i7 18, i32 -0.0786674, i7 19, i32 -0.0165728, i7 20, i32 0.0864241, i7 21, i32 -0.0346318, i7 22, i32 0.00631493, i7 23, i32 -0.0311542, i7 24, i32 -0.00825674, i7 25, i32 -0.0443184, i7 26, i32 -0.0551511, i7 27, i32 -0.00529988, i7 28, i32 0.0433768, i7 29, i32 0.0240544, i7 30, i32 0.0301603, i7 31, i32 0.0102073, i7 32, i32 -0.0253834, i7 33, i32 -0.00933038, i7 34, i32 -0.138778, i7 35, i32 -0.0449943, i7 36, i32 0.0254872, i7 37, i32 0.0192683, i7 38, i32 -0.0973767, i7 39, i32 -0.00380431, i7 40, i32 0.0125027, i7 41, i32 -0.049697, i7 42, i32 -0.00740103, i7 43, i32 -0.06768, i7 44, i32 -0.107523, i7 45, i32 0.00371498, i7 46, i32 0.0031033, i7 47, i32 0.00252943, i7 48, i32 -0.000576954, i7 49, i32 0.00627609, i7 50, i32 0.000352248, i7 51, i32 0.0195012, i7 52, i32 -0.00528439, i7 53, i32 0.011016, i7 54, i32 0.00224009, i7 55, i32 -0.081238, i7 56, i32 0.000248073, i7 57, i32 -0.00762885, i7 58, i32 0.00316498, i7 59, i32 0.0481311, i7 60, i32 0.0444421, i7 61, i32 0.00393255, i7 62, i32 -0.025219, i7 63, i32 0.00315183, i7 64, i32 0.00867234, i7 65, i32 0.0377543, i7 66, i32 0.00160731, i7 67, i32 0.0355677, i7 68, i32 -0.00549662, i7 69, i32 -0.0628596, i7 70, i32 -0.0862669, i7 71, i32 0.058794, i7 72, i32 0.0239392, i7 73, i32 0.0159192, i7 74, i32 -0.0898805, i7 75, i32 -0.0151651, i7 76, i32 -0.0174092, i7 77, i32 0.042571, i7 78, i32 0.00986114, i7 79, i32 0.00463036, i7 80, i32 -0.0349314, i7 81, i32 0.00944729, i7 82, i32 0.0846145, i7 83, i32 0.0383887, i7 84, i32 0.0265135, i7 85, i32 0.0191322, i7 86, i32 -0.00334341, i7 87, i32 -0.0086498, i7 88, i32 -0.00297231, i7 89, i32 -0.0687981, i7 90, i32 -0.0755423, i7 91, i32 0.0236716, i7 92, i32 0.0328457, i7 93, i32 -0.00184809, i7 94, i32 0.0553783, i7 95, i32 -0.0370997, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 571 'sparsemux' 'tmp_133' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (1.18ns)   --->   "%tmp_134 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00174819, i7 1, i32 -0.103829, i7 2, i32 -0.0720536, i7 3, i32 0.0369149, i7 4, i32 -0.0299166, i7 5, i32 0.0541322, i7 6, i32 0.0429865, i7 7, i32 -0.0818998, i7 8, i32 0.00789382, i7 9, i32 0.0204118, i7 10, i32 0.0129186, i7 11, i32 0.00113639, i7 12, i32 0.0251036, i7 13, i32 0.0464373, i7 14, i32 0.0105741, i7 15, i32 0.0197518, i7 16, i32 -0.0138692, i7 17, i32 0.0508673, i7 18, i32 -0.0771647, i7 19, i32 -0.0155225, i7 20, i32 0.0605184, i7 21, i32 0.0550987, i7 22, i32 -0.022498, i7 23, i32 -0.164379, i7 24, i32 -0.00427892, i7 25, i32 -0.0603725, i7 26, i32 -0.0491015, i7 27, i32 -0.0036665, i7 28, i32 0.00445756, i7 29, i32 0.0551902, i7 30, i32 0.110799, i7 31, i32 0.0996224, i7 32, i32 -0.029957, i7 33, i32 -0.00983674, i7 34, i32 -0.155278, i7 35, i32 -0.0527653, i7 36, i32 -0.088501, i7 37, i32 -0.0165619, i7 38, i32 -0.168972, i7 39, i32 -0.00569583, i7 40, i32 0.0246193, i7 41, i32 -0.000731044, i7 42, i32 0.00283043, i7 43, i32 -0.0601135, i7 44, i32 -0.144724, i7 45, i32 5.97051e-06, i7 46, i32 -0.000258034, i7 47, i32 -0.00103941, i7 48, i32 0.00243312, i7 49, i32 0.0297681, i7 50, i32 -0.0054672, i7 51, i32 0.0153525, i7 52, i32 0.00783693, i7 53, i32 0.0322845, i7 54, i32 0.00904604, i7 55, i32 -0.0809948, i7 56, i32 -0.0101875, i7 57, i32 -0.0181099, i7 58, i32 0.00385603, i7 59, i32 0.0539885, i7 60, i32 0.0273024, i7 61, i32 -0.00206979, i7 62, i32 -0.0293528, i7 63, i32 0.00355012, i7 64, i32 0.0119436, i7 65, i32 0.0065557, i7 66, i32 0.00661206, i7 67, i32 0.0316452, i7 68, i32 -0.00979306, i7 69, i32 -0.0626477, i7 70, i32 -0.0875993, i7 71, i32 0.0693534, i7 72, i32 0.0144339, i7 73, i32 0.022997, i7 74, i32 -0.101847, i7 75, i32 -0.013709, i7 76, i32 -0.0184454, i7 77, i32 0.0385609, i7 78, i32 0.0147226, i7 79, i32 -0.00714218, i7 80, i32 -0.0610552, i7 81, i32 0.0120115, i7 82, i32 0.0912432, i7 83, i32 0.0702309, i7 84, i32 0.021589, i7 85, i32 0.0186753, i7 86, i32 -0.00201529, i7 87, i32 -0.0159832, i7 88, i32 0.00562961, i7 89, i32 -0.136804, i7 90, i32 -0.0297996, i7 91, i32 0.0291161, i7 92, i32 -0.0570823, i7 93, i32 -0.0030397, i7 94, i32 0.0510426, i7 95, i32 -0.0391605, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 572 'sparsemux' 'tmp_134' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (1.18ns)   --->   "%tmp_135 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0344816, i7 1, i32 -0.0928889, i7 2, i32 -0.0557226, i7 3, i32 0.0281351, i7 4, i32 -0.0210348, i7 5, i32 0.0766705, i7 6, i32 0.0545131, i7 7, i32 -0.0758042, i7 8, i32 0.0174177, i7 9, i32 0.0288748, i7 10, i32 0.0132238, i7 11, i32 -0.0993887, i7 12, i32 0.0537433, i7 13, i32 -0.011805, i7 14, i32 -0.0250745, i7 15, i32 0.0320878, i7 16, i32 0.0369147, i7 17, i32 0.0679327, i7 18, i32 0.111849, i7 19, i32 -0.010585, i7 20, i32 -0.0501239, i7 21, i32 -0.0365308, i7 22, i32 -0.0818895, i7 23, i32 0.0724607, i7 24, i32 -0.00794484, i7 25, i32 -0.0633603, i7 26, i32 -0.0438091, i7 27, i32 -0.0237651, i7 28, i32 -0.0142449, i7 29, i32 0.0676427, i7 30, i32 0.149562, i7 31, i32 0.0707467, i7 32, i32 -0.0271652, i7 33, i32 -0.00951328, i7 34, i32 -0.125551, i7 35, i32 -0.0418304, i7 36, i32 -0.0858685, i7 37, i32 -0.0512936, i7 38, i32 -0.226887, i7 39, i32 0.000510641, i7 40, i32 -0.0232631, i7 41, i32 0.0755205, i7 42, i32 -0.00100486, i7 43, i32 0.0682162, i7 44, i32 -0.173903, i7 45, i32 -0.00938447, i7 46, i32 -0.00888554, i7 47, i32 -0.00833452, i7 48, i32 -0.00282264, i7 49, i32 0.0156145, i7 50, i32 -0.00981916, i7 51, i32 0.0133222, i7 52, i32 -0.00399203, i7 53, i32 0.0478403, i7 54, i32 0.00536366, i7 55, i32 -0.0720659, i7 56, i32 -0.0279029, i7 57, i32 -0.0281667, i7 58, i32 -0.00150464, i7 59, i32 0.0620425, i7 60, i32 -0.00083333, i7 61, i32 0.000368383, i7 62, i32 -0.0248142, i7 63, i32 0.00668453, i7 64, i32 0.0154496, i7 65, i32 -0.025872, i7 66, i32 -0.00185929, i7 67, i32 0.0283576, i7 68, i32 -0.0179667, i7 69, i32 -0.0611528, i7 70, i32 -0.0702608, i7 71, i32 0.0696674, i7 72, i32 0.00428711, i7 73, i32 0.0393733, i7 74, i32 -0.0678762, i7 75, i32 -0.0162768, i7 76, i32 -0.0124154, i7 77, i32 0.0351026, i7 78, i32 0.0187073, i7 79, i32 0.0439285, i7 80, i32 -0.0504384, i7 81, i32 0.0123319, i7 82, i32 0.0885278, i7 83, i32 0.10712, i7 84, i32 0.0223672, i7 85, i32 0.0157081, i7 86, i32 -0.00423396, i7 87, i32 -0.00567739, i7 88, i32 0.00302834, i7 89, i32 -0.193964, i7 90, i32 0.0150042, i7 91, i32 0.0350358, i7 92, i32 0.0624864, i7 93, i32 0.00430369, i7 94, i32 0.0456848, i7 95, i32 -0.0297811, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 573 'sparsemux' 'tmp_135' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (1.18ns)   --->   "%tmp_136 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0818437, i7 1, i32 -0.0382201, i7 2, i32 -0.0310205, i7 3, i32 0.0138408, i7 4, i32 0.0360123, i7 5, i32 0.0817908, i7 6, i32 0.059301, i7 7, i32 -0.0064478, i7 8, i32 0.0293293, i7 9, i32 -0.143549, i7 10, i32 0.0143565, i7 11, i32 0.0782406, i7 12, i32 0.0922223, i7 13, i32 -0.0317275, i7 14, i32 -0.0424996, i7 15, i32 0.0234493, i7 16, i32 -0.060651, i7 17, i32 0.0603097, i7 18, i32 0.0590337, i7 19, i32 0.0263102, i7 20, i32 -0.0864473, i7 21, i32 -0.0346879, i7 22, i32 -0.106326, i7 23, i32 0.173901, i7 24, i32 -0.00109634, i7 25, i32 -0.0674758, i7 26, i32 -0.0298593, i7 27, i32 -0.0258191, i7 28, i32 -0.0456405, i7 29, i32 0.0679027, i7 30, i32 0.137548, i7 31, i32 -0.080695, i7 32, i32 -0.00376805, i7 33, i32 -0.006126, i7 34, i32 -0.0374163, i7 35, i32 -0.0460337, i7 36, i32 0.0180378, i7 37, i32 0.00757525, i7 38, i32 -0.269206, i7 39, i32 0.000833305, i7 40, i32 -0.0887747, i7 41, i32 0.0592263, i7 42, i32 0.00341519, i7 43, i32 0.117825, i7 44, i32 -0.171931, i7 45, i32 0.000877589, i7 46, i32 -0.000339261, i7 47, i32 0.0464413, i7 48, i32 -0.0022919, i7 49, i32 -0.0211642, i7 50, i32 0.00330732, i7 51, i32 0.0140692, i7 52, i32 -0.00309693, i7 53, i32 0.0268142, i7 54, i32 -0.000348494, i7 55, i32 -0.059001, i7 56, i32 -0.0559128, i7 57, i32 -0.0298472, i7 58, i32 -0.00200952, i7 59, i32 0.0717325, i7 60, i32 -0.041766, i7 61, i32 0.0081755, i7 62, i32 -0.0321473, i7 63, i32 0.00155088, i7 64, i32 0.00822849, i7 65, i32 -0.0534845, i7 66, i32 -0.012114, i7 67, i32 0.0379896, i7 68, i32 -0.0235676, i7 69, i32 -0.0514424, i7 70, i32 -0.0504237, i7 71, i32 0.0616423, i7 72, i32 -0.0107247, i7 73, i32 0.0509084, i7 74, i32 -0.0218258, i7 75, i32 -0.0170649, i7 76, i32 0.000578597, i7 77, i32 0.0296341, i7 78, i32 0.0269415, i7 79, i32 0.00690077, i7 80, i32 0.0232178, i7 81, i32 0.0108331, i7 82, i32 0.0853148, i7 83, i32 0.129064, i7 84, i32 0.0191499, i7 85, i32 0.0113373, i7 86, i32 -0.00436121, i7 87, i32 0.00118101, i7 88, i32 0.00322416, i7 89, i32 -0.209728, i7 90, i32 0.0317239, i7 91, i32 0.0467003, i7 92, i32 -0.0249689, i7 93, i32 0.00334463, i7 94, i32 0.0311604, i7 95, i32 -0.00728421, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 574 'sparsemux' 'tmp_136' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (1.18ns)   --->   "%tmp_137 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.112604, i7 1, i32 0.0254996, i7 2, i32 -0.0313423, i7 3, i32 -0.00643945, i7 4, i32 0.134466, i7 5, i32 0.0684065, i7 6, i32 0.060802, i7 7, i32 0.0447133, i7 8, i32 0.0425711, i7 9, i32 0.0894202, i7 10, i32 0.0138782, i7 11, i32 0.0331552, i7 12, i32 0.115195, i7 13, i32 0.00417551, i7 14, i32 -0.0473758, i7 15, i32 0.0160525, i7 16, i32 0.0342654, i7 17, i32 0.0455486, i7 18, i32 -0.0732267, i7 19, i32 0.0487777, i7 20, i32 -0.0536379, i7 21, i32 0.118829, i7 22, i32 -0.0580896, i7 23, i32 -0.061533, i7 24, i32 -0.00532679, i7 25, i32 -0.0501128, i7 26, i32 0.000685155, i7 27, i32 0.0245478, i7 28, i32 -0.0813626, i7 29, i32 0.0481818, i7 30, i32 0.0662043, i7 31, i32 -0.134973, i7 32, i32 0.0138693, i7 33, i32 -0.00624397, i7 34, i32 0.0498881, i7 35, i32 -0.0556027, i7 36, i32 0.0280695, i7 37, i32 0.0738341, i7 38, i32 -0.252168, i7 39, i32 -0.00507778, i7 40, i32 -0.0442589, i7 41, i32 -0.0830287, i7 42, i32 0.00431722, i7 43, i32 0.052655, i7 44, i32 -0.152544, i7 45, i32 0.00348264, i7 46, i32 0.00561313, i7 47, i32 -0.0978091, i7 48, i32 0.0022891, i7 49, i32 -0.0190073, i7 50, i32 0.00850451, i7 51, i32 0.011652, i7 52, i32 0.00307384, i7 53, i32 -0.00626952, i7 54, i32 0.00190937, i7 55, i32 -0.0424754, i7 56, i32 -0.0674014, i7 57, i32 -0.0243193, i7 58, i32 -0.00298783, i7 59, i32 0.082632, i7 60, i32 -0.0825003, i7 61, i32 -0.0011386, i7 62, i32 -0.0439042, i7 63, i32 0.00191281, i7 64, i32 0.00282007, i7 65, i32 -0.0623549, i7 66, i32 -0.0143362, i7 67, i32 0.0456557, i7 68, i32 -0.0296176, i7 69, i32 -0.0416301, i7 70, i32 -0.0257006, i7 71, i32 0.0570723, i7 72, i32 -0.00889886, i7 73, i32 0.0685148, i7 74, i32 0.0243644, i7 75, i32 -0.0239081, i7 76, i32 0.013067, i7 77, i32 0.0197346, i7 78, i32 0.0308633, i7 79, i32 -0.116287, i7 80, i32 0.0701608, i7 81, i32 0.00696858, i7 82, i32 0.073342, i7 83, i32 0.12276, i7 84, i32 0.0152841, i7 85, i32 0.0252251, i7 86, i32 -1.68599e-05, i7 87, i32 -0.00348743, i7 88, i32 -0.0157156, i7 89, i32 -0.176635, i7 90, i32 0.030634, i7 91, i32 0.051933, i7 92, i32 -0.0583001, i7 93, i32 0.00247925, i7 94, i32 0.0225741, i7 95, i32 0.023315, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 575 'sparsemux' 'tmp_137' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (1.18ns)   --->   "%tmp_138 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.107302, i7 1, i32 0.0552988, i7 2, i32 -0.0213483, i7 3, i32 -0.029157, i7 4, i32 0.177292, i7 5, i32 0.0272496, i7 6, i32 0.0686852, i7 7, i32 0.0402037, i7 8, i32 0.0198753, i7 9, i32 0.155088, i7 10, i32 0.0147084, i7 11, i32 -0.0579213, i7 12, i32 0.111235, i7 13, i32 0.0174624, i7 14, i32 -0.0233875, i7 15, i32 -0.000187811, i7 16, i32 0.142883, i7 17, i32 0.0363641, i7 18, i32 0.00366134, i7 19, i32 0.0296489, i7 20, i32 -0.0228635, i7 21, i32 -0.115606, i7 22, i32 0.0202279, i7 23, i32 -0.0825924, i7 24, i32 -0.0068611, i7 25, i32 -0.03572, i7 26, i32 0.0288739, i7 27, i32 0.0981551, i7 28, i32 -0.0714365, i7 29, i32 0.0184996, i7 30, i32 -0.00393605, i7 31, i32 -0.0134719, i7 32, i32 0.0368793, i7 33, i32 0.00633121, i7 34, i32 0.0844642, i7 35, i32 -0.0575182, i7 36, i32 0.0496739, i7 37, i32 0.0177336, i7 38, i32 -0.184963, i7 39, i32 -0.0149811, i7 40, i32 0.0515575, i7 41, i32 -0.111146, i7 42, i32 0.00884135, i7 43, i32 0.00484052, i7 44, i32 -0.127359, i7 45, i32 -0.00129893, i7 46, i32 0.00730856, i7 47, i32 0.0933264, i7 48, i32 0.0103121, i7 49, i32 -0.0100834, i7 50, i32 0.00947669, i7 51, i32 0.024631, i7 52, i32 0.017337, i7 53, i32 -0.0198661, i7 54, i32 0.00324049, i7 55, i32 -0.0341562, i7 56, i32 -0.0698618, i7 57, i32 -0.0205765, i7 58, i32 -0.00916379, i7 59, i32 0.0850709, i7 60, i32 -0.127249, i7 61, i32 -0.0544009, i7 62, i32 -0.0433912, i7 63, i32 0.0103684, i7 64, i32 0.00751754, i7 65, i32 -0.0611039, i7 66, i32 -0.0067796, i7 67, i32 0.0334695, i7 68, i32 -0.0249273, i7 69, i32 -0.0303842, i7 70, i32 -0.0103419, i7 71, i32 0.0564136, i7 72, i32 -0.00575094, i7 73, i32 0.0796913, i7 74, i32 0.0630312, i7 75, i32 -0.0205194, i7 76, i32 0.00752001, i7 77, i32 0.000527303, i7 78, i32 0.0291445, i7 79, i32 0.0462759, i7 80, i32 0.0593526, i7 81, i32 0.00376558, i7 82, i32 0.0682451, i7 83, i32 0.0997942, i7 84, i32 0.0176518, i7 85, i32 0.024369, i7 86, i32 0.0156164, i7 87, i32 -0.00259558, i7 88, i32 -0.0484686, i7 89, i32 -0.116289, i7 90, i32 0.0172564, i7 91, i32 0.0526209, i7 92, i32 0.128058, i7 93, i32 -0.00158754, i7 94, i32 0.0168688, i7 95, i32 0.064127, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 576 'sparsemux' 'tmp_138' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (1.18ns)   --->   "%tmp_139 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0716908, i7 1, i32 0.0551552, i7 2, i32 -0.00565221, i7 3, i32 -0.0548363, i7 4, i32 0.134978, i7 5, i32 -0.0206162, i7 6, i32 0.078966, i7 7, i32 0.0295213, i7 8, i32 -0.0250961, i7 9, i32 -0.281215, i7 10, i32 0.0116915, i7 11, i32 0.0194854, i7 12, i32 0.0783062, i7 13, i32 0.00290071, i7 14, i32 -0.0195189, i7 15, i32 -0.00499475, i7 16, i32 -0.0932188, i7 17, i32 0.0276969, i7 18, i32 0.0286012, i7 19, i32 0.00107846, i7 20, i32 -0.0211945, i7 21, i32 0.0579946, i7 22, i32 0.071034, i7 23, i32 0.00872488, i7 24, i32 -0.00436171, i7 25, i32 -0.0367683, i7 26, i32 0.0509044, i7 27, i32 0.130697, i7 28, i32 -0.0276884, i7 29, i32 -0.0106854, i7 30, i32 -0.0677451, i7 31, i32 0.0388319, i7 32, i32 0.0535012, i7 33, i32 0.0178383, i7 34, i32 0.0957649, i7 35, i32 -0.0604865, i7 36, i32 -0.00632204, i7 37, i32 -0.0640365, i7 38, i32 -0.133484, i7 39, i32 -0.0446147, i7 40, i32 0.0536744, i7 41, i32 0.0360809, i7 42, i32 0.0123582, i7 43, i32 -0.0598538, i7 44, i32 -0.0949016, i7 45, i32 -0.00180352, i7 46, i32 0.0173158, i7 47, i32 -0.023975, i7 48, i32 0.0307298, i7 49, i32 -0.000264907, i7 50, i32 0.0010742, i7 51, i32 0.0214094, i7 52, i32 0.00333175, i7 53, i32 -0.00739863, i7 54, i32 0.0031444, i7 55, i32 -0.0336741, i7 56, i32 -0.0642098, i7 57, i32 -0.0155884, i7 58, i32 -0.00819459, i7 59, i32 0.0866228, i7 60, i32 -0.160578, i7 61, i32 -0.0126777, i7 62, i32 -0.0419091, i7 63, i32 0.015002, i7 64, i32 0.00586947, i7 65, i32 -0.0439035, i7 66, i32 -0.00703834, i7 67, i32 0.0187131, i7 68, i32 -0.0255038, i7 69, i32 -0.0155663, i7 70, i32 0.00410218, i7 71, i32 0.0539398, i7 72, i32 -0.00946265, i7 73, i32 0.0778564, i7 74, i32 0.0890192, i7 75, i32 -0.0146798, i7 76, i32 -0.0171488, i7 77, i32 -0.0230865, i7 78, i32 0.0214159, i7 79, i32 0.0313364, i7 80, i32 0.0297105, i7 81, i32 0.00525092, i7 82, i32 0.0682741, i7 83, i32 0.069172, i7 84, i32 0.0201812, i7 85, i32 0.0223133, i7 86, i32 0.0401166, i7 87, i32 -6.19833e-05, i7 88, i32 -0.0550545, i7 89, i32 -0.0692081, i7 90, i32 0.0113506, i7 91, i32 0.0487101, i7 92, i32 -0.112712, i7 93, i32 -0.00959112, i7 94, i32 0.00734749, i7 95, i32 0.09727, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 577 'sparsemux' 'tmp_139' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (1.18ns)   --->   "%tmp_140 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0100762, i7 1, i32 0.052344, i7 2, i32 0.0030736, i7 3, i32 -0.0680123, i7 4, i32 0.0120213, i7 5, i32 -0.0373255, i7 6, i32 0.0571671, i7 7, i32 0.0121974, i7 8, i32 -0.0368675, i7 9, i32 0.0751702, i7 10, i32 0.011555, i7 11, i32 0.00477151, i7 12, i32 0.0579383, i7 13, i32 -0.0193235, i7 14, i32 -0.00441661, i7 15, i32 -0.0128797, i7 16, i32 -0.113343, i7 17, i32 0.0307981, i7 18, i32 -0.02034, i7 19, i32 -0.0393628, i7 20, i32 0.00466877, i7 21, i32 0.0403362, i7 22, i32 0.0637956, i7 23, i32 0.0127181, i7 24, i32 -0.00166689, i7 25, i32 -0.0123689, i7 26, i32 0.0509558, i7 27, i32 -0.00574175, i7 28, i32 0.0377177, i7 29, i32 -0.0265354, i7 30, i32 -0.10179, i7 31, i32 0.0901651, i7 32, i32 0.0705312, i7 33, i32 0.00992582, i7 34, i32 0.0602786, i7 35, i32 -0.0469418, i7 36, i32 -0.0185962, i7 37, i32 -0.0504657, i7 38, i32 -0.0942558, i7 39, i32 -0.0607006, i7 40, i32 -0.0119326, i7 41, i32 0.065712, i7 42, i32 0.0053901, i7 43, i32 -0.0784511, i7 44, i32 -0.0617165, i7 45, i32 -0.00132063, i7 46, i32 0.00209003, i7 47, i32 -0.0435807, i7 48, i32 0.0638041, i7 49, i32 -9.40168e-05, i7 50, i32 -0.000907502, i7 51, i32 0.025132, i7 52, i32 -0.00893663, i7 53, i32 -0.0022468, i7 54, i32 -0.000560279, i7 55, i32 -0.0260282, i7 56, i32 -0.0416396, i7 57, i32 -0.0082002, i7 58, i32 -0.00870489, i7 59, i32 0.0866471, i7 60, i32 -0.165676, i7 61, i32 -0.0108008, i7 62, i32 -0.0509556, i7 63, i32 0.00685564, i7 64, i32 0.00241104, i7 65, i32 -0.0131177, i7 66, i32 -0.00686671, i7 67, i32 -0.000359216, i7 68, i32 -0.0193961, i7 69, i32 -0.00598316, i7 70, i32 0.00579844, i7 71, i32 0.0559396, i7 72, i32 -0.0103808, i7 73, i32 0.0749149, i7 74, i32 0.0761003, i7 75, i32 -0.0153926, i7 76, i32 -0.0704, i7 77, i32 -0.0313961, i7 78, i32 0.0234387, i7 79, i32 -0.0224302, i7 80, i32 0.019185, i7 81, i32 -0.00580538, i7 82, i32 0.0659332, i7 83, i32 0.0328918, i7 84, i32 0.013461, i7 85, i32 0.0169069, i7 86, i32 0.0389639, i7 87, i32 0.00280512, i7 88, i32 -0.0442023, i7 89, i32 -0.0284, i7 90, i32 0.0121631, i7 91, i32 0.0442513, i7 92, i32 -0.0140801, i7 93, i32 -0.0122548, i7 94, i32 -0.00335163, i7 95, i32 0.111918, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 578 'sparsemux' 'tmp_140' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 579 [1/1] (1.18ns)   --->   "%tmp_141 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00281954, i7 1, i32 0.0331653, i7 2, i32 -0.000592469, i7 3, i32 -0.0659042, i7 4, i32 -0.0800447, i7 5, i32 -0.0465709, i7 6, i32 0.0346801, i7 7, i32 -0.0088708, i7 8, i32 -0.0273663, i7 9, i32 0.109838, i7 10, i32 0.0125397, i7 11, i32 -0.00568604, i7 12, i32 0.0324919, i7 13, i32 -0.000593816, i7 14, i32 0.0104249, i7 15, i32 -0.00469996, i7 16, i32 0.053736, i7 17, i32 0.03828, i7 18, i32 -0.00368151, i7 19, i32 -0.0416048, i7 20, i32 0.0482907, i7 21, i32 -0.0668907, i7 22, i32 0.0394244, i7 23, i32 0.0269895, i7 24, i32 -0.00273026, i7 25, i32 0.00174518, i7 26, i32 0.0359551, i7 27, i32 -0.110192, i7 28, i32 0.0651037, i7 29, i32 -0.0127225, i7 30, i32 -0.0945007, i7 31, i32 -0.00165412, i7 32, i32 0.0656988, i7 33, i32 0.0024897, i7 34, i32 0.0368068, i7 35, i32 -0.0448367, i7 36, i32 0.00722027, i7 37, i32 0.0264556, i7 38, i32 -0.048775, i7 39, i32 -0.0672151, i7 40, i32 -0.0178675, i7 41, i32 -0.00693767, i7 42, i32 0.000733972, i7 43, i32 -0.00898744, i7 44, i32 -0.0255351, i7 45, i32 0.00480596, i7 46, i32 -0.0336465, i7 47, i32 0.0489335, i7 48, i32 0.0850328, i7 49, i32 0.00190259, i7 50, i32 -0.00636175, i7 51, i32 0.0231904, i7 52, i32 0.0234709, i7 53, i32 0.00938008, i7 54, i32 -0.00556307, i7 55, i32 -0.0256308, i7 56, i32 -0.0189317, i7 57, i32 -0.00551082, i7 58, i32 -0.0098395, i7 59, i32 0.0818686, i7 60, i32 -0.145477, i7 61, i32 0.0077504, i7 62, i32 -0.0569731, i7 63, i32 0.0124482, i7 64, i32 0.00540507, i7 65, i32 0.00584993, i7 66, i32 -0.0036351, i7 67, i32 7.63018e-05, i7 68, i32 -0.0127764, i7 69, i32 0.00438832, i7 70, i32 0.0109064, i7 71, i32 0.0412293, i7 72, i32 -0.00827754, i7 73, i32 0.0588208, i7 74, i32 0.0506105, i7 75, i32 -0.016262, i7 76, i32 -0.0990732, i7 77, i32 -0.0375836, i7 78, i32 0.0133915, i7 79, i32 -0.00527806, i7 80, i32 0.00954716, i7 81, i32 -0.0102322, i7 82, i32 0.0607681, i7 83, i32 -0.00317152, i7 84, i32 0.0127353, i7 85, i32 0.0172535, i7 86, i32 0.0140445, i7 87, i32 0.0115984, i7 88, i32 -0.0261092, i7 89, i32 -0.0132076, i7 90, i32 0.00324043, i7 91, i32 0.0292456, i7 92, i32 0.051136, i7 93, i32 -0.00514578, i7 94, i32 -0.00867077, i7 95, i32 0.107033, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 579 'sparsemux' 'tmp_141' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (1.18ns)   --->   "%tmp_142 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00880347, i7 1, i32 0.01983, i7 2, i32 0.00426053, i7 3, i32 -0.0655347, i7 4, i32 -0.109519, i7 5, i32 -0.046649, i7 6, i32 0.0189269, i7 7, i32 -0.0181609, i7 8, i32 -0.0249634, i7 9, i32 -0.0657407, i7 10, i32 0.0155382, i7 11, i32 -0.00114178, i7 12, i32 0.00161397, i7 13, i32 0.00887168, i7 14, i32 0.0114863, i7 15, i32 -0.00537648, i7 16, i32 0.0305036, i7 17, i32 0.0345249, i7 18, i32 0.00702186, i7 19, i32 0.00644531, i7 20, i32 0.0178302, i7 21, i32 0.0288137, i7 22, i32 0.00329319, i7 23, i32 -0.0101268, i7 24, i32 -0.00988414, i7 25, i32 0.0108916, i7 26, i32 0.0404856, i7 27, i32 -0.0538083, i7 28, i32 0.05811, i7 29, i32 -0.00542633, i7 30, i32 -0.0466832, i7 31, i32 -0.0489199, i7 32, i32 0.045114, i7 33, i32 -0.00283254, i7 34, i32 0.0258017, i7 35, i32 -0.0354045, i7 36, i32 -0.00146345, i7 37, i32 0.00768439, i7 38, i32 -0.0243626, i7 39, i32 -0.0714495, i7 40, i32 -0.000290555, i7 41, i32 -0.0113706, i7 42, i32 0.0316697, i7 43, i32 0.0355386, i7 44, i32 -0.00489586, i7 45, i32 0.00764387, i7 46, i32 -0.0518399, i7 47, i32 -0.0134261, i7 48, i32 0.0668901, i7 49, i32 -0.000227988, i7 50, i32 -0.00973377, i7 51, i32 0.01758, i7 52, i32 -0.0213372, i7 53, i32 0.0112845, i7 54, i32 0.00178129, i7 55, i32 -0.03119, i7 56, i32 0.000311046, i7 57, i32 0.0011128, i7 58, i32 -0.0156965, i7 59, i32 0.0753553, i7 60, i32 -0.119117, i7 61, i32 0.00413986, i7 62, i32 -0.054508, i7 63, i32 0.0028105, i7 64, i32 0.0109191, i7 65, i32 0.0226378, i7 66, i32 -0.00412976, i7 67, i32 -0.0436767, i7 68, i32 -0.00200518, i7 69, i32 0.00838678, i7 70, i32 0.0148385, i7 71, i32 0.0341235, i7 72, i32 -0.0256585, i7 73, i32 0.0459978, i7 74, i32 0.0305572, i7 75, i32 -0.0136088, i7 76, i32 -0.0714376, i7 77, i32 -0.0472501, i7 78, i32 0.0151473, i7 79, i32 0.00447394, i7 80, i32 0.0147314, i7 81, i32 -0.0224443, i7 82, i32 0.0644388, i7 83, i32 -0.0264293, i7 84, i32 0.0297283, i7 85, i32 0.0200121, i7 86, i32 -0.0328594, i7 87, i32 0.0188864, i7 88, i32 -0.00896868, i7 89, i32 -0.0041147, i7 90, i32 0.00583282, i7 91, i32 0.0312919, i7 92, i32 -0.00270396, i7 93, i32 -0.00419556, i7 94, i32 -0.00897067, i7 95, i32 0.10383, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 580 'sparsemux' 'tmp_142' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 581 [1/1] (1.18ns)   --->   "%tmp_143 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0324621, i7 1, i32 -0.0487219, i7 2, i32 -0.0692853, i7 3, i32 0.0666355, i7 4, i32 -0.0314544, i7 5, i32 -0.0202592, i7 6, i32 0.0513623, i7 7, i32 0.0556491, i7 8, i32 -0.0295433, i7 9, i32 0.0146774, i7 10, i32 0.0190914, i7 11, i32 -0.018171, i7 12, i32 0.0425653, i7 13, i32 0.00189148, i7 14, i32 0.0218366, i7 15, i32 -0.00381616, i7 16, i32 0.000698121, i7 17, i32 -0.0302507, i7 18, i32 0.05047, i7 19, i32 -0.012622, i7 20, i32 0.011561, i7 21, i32 0.00992785, i7 22, i32 0.0410119, i7 23, i32 0.0198645, i7 24, i32 -0.00474559, i7 25, i32 -0.0298579, i7 26, i32 -0.0688676, i7 27, i32 0.00884056, i7 28, i32 0.0518208, i7 29, i32 -0.00155923, i7 30, i32 0.0292738, i7 31, i32 -0.0919883, i7 32, i32 -0.0592554, i7 33, i32 -0.0376288, i7 34, i32 -0.144474, i7 35, i32 -0.0312146, i7 36, i32 0.0508903, i7 37, i32 0.0244447, i7 38, i32 0.0888812, i7 39, i32 0.00690008, i7 40, i32 0.0026653, i7 41, i32 -0.0274241, i7 42, i32 -0.0247276, i7 43, i32 0.0108372, i7 44, i32 -0.0612984, i7 45, i32 -0.00764234, i7 46, i32 0.00221781, i7 47, i32 0.00146304, i7 48, i32 -0.00397208, i7 49, i32 0.014257, i7 50, i32 0.00225917, i7 51, i32 0.0113604, i7 52, i32 0.00534094, i7 53, i32 -0.0123312, i7 54, i32 -0.0199947, i7 55, i32 -0.0860204, i7 56, i32 0.00674393, i7 57, i32 -0.00636695, i7 58, i32 0.00503963, i7 59, i32 0.0274126, i7 60, i32 0.0706017, i7 61, i32 0.0139819, i7 62, i32 -0.0257165, i7 63, i32 0.00642501, i7 64, i32 0.0155519, i7 65, i32 0.0474233, i7 66, i32 0.00241848, i7 67, i32 0.0338768, i7 68, i32 -0.00596787, i7 69, i32 -0.0614506, i7 70, i32 -0.0808742, i7 71, i32 0.0484076, i7 72, i32 0.0402172, i7 73, i32 -0.0106833, i7 74, i32 -0.088471, i7 75, i32 -0.0214181, i7 76, i32 -0.0121535, i7 77, i32 0.0416568, i7 78, i32 0.0080809, i7 79, i32 -0.0232936, i7 80, i32 -0.0048262, i7 81, i32 0.0168722, i7 82, i32 0.0812864, i7 83, i32 0.0176298, i7 84, i32 0.0308964, i7 85, i32 0.025032, i7 86, i32 -0.000715966, i7 87, i32 -0.00538373, i7 88, i32 0.00236593, i7 89, i32 -0.0245207, i7 90, i32 -0.114457, i7 91, i32 0.0115521, i7 92, i32 0.0222814, i7 93, i32 0.0060192, i7 94, i32 0.0445438, i7 95, i32 -0.0468712, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 581 'sparsemux' 'tmp_143' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (1.18ns)   --->   "%tmp_144 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0485873, i7 1, i32 -0.0883559, i7 2, i32 -0.048921, i7 3, i32 0.0465589, i7 4, i32 -0.0481599, i7 5, i32 -0.0205, i7 6, i32 0.0315659, i7 7, i32 -0.0633797, i7 8, i32 -0.00532938, i7 9, i32 0.00121661, i7 10, i32 0.0165424, i7 11, i32 0.0754836, i7 12, i32 0.0657437, i7 13, i32 -0.0466397, i7 14, i32 0.0395665, i7 15, i32 0.0146732, i7 16, i32 -0.00670928, i7 17, i32 -0.00931084, i7 18, i32 -0.0537266, i7 19, i32 -0.0246884, i7 20, i32 -0.0842865, i7 21, i32 -0.0550473, i7 22, i32 0.0622888, i7 23, i32 0.110018, i7 24, i32 -0.0035914, i7 25, i32 -0.0292644, i7 26, i32 -0.0671988, i7 27, i32 -0.0108952, i7 28, i32 0.0673606, i7 29, i32 0.0281403, i7 30, i32 0.0882512, i7 31, i32 0.00973118, i7 32, i32 -0.0681203, i7 33, i32 -0.0237666, i7 34, i32 -0.179867, i7 35, i32 -0.0829448, i7 36, i32 0.0466721, i7 37, i32 -0.0112951, i7 38, i32 0.155428, i7 39, i32 0.00468952, i7 40, i32 0.0204541, i7 41, i32 0.00804237, i7 42, i32 0.00241299, i7 43, i32 -0.0819448, i7 44, i32 -0.0992475, i7 45, i32 0.00305709, i7 46, i32 -0.00334171, i7 47, i32 -0.00585122, i7 48, i32 -0.00177839, i7 49, i32 0.019931, i7 50, i32 -0.00826586, i7 51, i32 0.0238542, i7 52, i32 0.00184515, i7 53, i32 0.0100281, i7 54, i32 0.0044417, i7 55, i32 -0.0875944, i7 56, i32 -0.00346392, i7 57, i32 -0.0201157, i7 58, i32 0.00893944, i7 59, i32 0.033259, i7 60, i32 0.0561875, i7 61, i32 0.00234037, i7 62, i32 -0.0196047, i7 63, i32 0.00147953, i7 64, i32 0.0125449, i7 65, i32 0.0171013, i7 66, i32 0.00466814, i7 67, i32 0.0343837, i7 68, i32 -0.00464615, i7 69, i32 -0.0609813, i7 70, i32 -0.0910706, i7 71, i32 0.0609025, i7 72, i32 0.016038, i7 73, i32 -0.00602581, i7 74, i32 -0.122955, i7 75, i32 -0.0130382, i7 76, i32 -0.0248125, i7 77, i32 0.0476331, i7 78, i32 0.0105209, i7 79, i32 0.0739674, i7 80, i32 -0.036583, i7 81, i32 0.00683175, i7 82, i32 0.0869512, i7 83, i32 0.066347, i7 84, i32 0.0295058, i7 85, i32 0.0183729, i7 86, i32 0.000158544, i7 87, i32 -0.00964447, i7 88, i32 0.00483768, i7 89, i32 -0.0716285, i7 90, i32 -0.0777784, i7 91, i32 0.0222534, i7 92, i32 -0.0302523, i7 93, i32 0.000275212, i7 94, i32 0.0559598, i7 95, i32 -0.0867787, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 582 'sparsemux' 'tmp_144' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (1.18ns)   --->   "%tmp_145 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0645875, i7 1, i32 -0.0581208, i7 2, i32 -0.0586995, i7 3, i32 0.059616, i7 4, i32 -0.0616727, i7 5, i32 -0.0532907, i7 6, i32 0.0407664, i7 7, i32 -0.102992, i7 8, i32 0.00585843, i7 9, i32 -0.0700191, i7 10, i32 0.014724, i7 11, i32 -0.0675679, i7 12, i32 0.0833604, i7 13, i32 -0.000190068, i7 14, i32 0.0442446, i7 15, i32 0.0191167, i7 16, i32 -0.00622573, i7 17, i32 0.00218969, i7 18, i32 -0.169882, i7 19, i32 -0.0105889, i7 20, i32 -0.164594, i7 21, i32 0.0926251, i7 22, i32 0.0836038, i7 23, i32 -0.158504, i7 24, i32 -0.00147955, i7 25, i32 -0.0515746, i7 26, i32 -0.0599259, i7 27, i32 -0.0166358, i7 28, i32 0.019156, i7 29, i32 0.0621129, i7 30, i32 0.163895, i7 31, i32 0.156285, i7 32, i32 -0.102673, i7 33, i32 -0.0157798, i7 34, i32 -0.148435, i7 35, i32 -0.125022, i7 36, i32 -0.082665, i7 37, i32 -0.0594526, i7 38, i32 0.211672, i7 39, i32 0.00376236, i7 40, i32 0.0547321, i7 41, i32 0.0935113, i7 42, i32 0.00402256, i7 43, i32 -0.0713002, i7 44, i32 -0.137368, i7 45, i32 0.00313051, i7 46, i32 -0.00130772, i7 47, i32 -0.00169123, i7 48, i32 -3.04116e-05, i7 49, i32 0.0396984, i7 50, i32 -0.00510618, i7 51, i32 0.0214961, i7 52, i32 0.00326323, i7 53, i32 0.0369135, i7 54, i32 0.0255751, i7 55, i32 -0.08218, i7 56, i32 -0.0213639, i7 57, i32 -0.0200103, i7 58, i32 0.00462098, i7 59, i32 0.0406018, i7 60, i32 0.0404306, i7 61, i32 0.00439314, i7 62, i32 -0.0188766, i7 63, i32 0.00288502, i7 64, i32 0.00677848, i7 65, i32 -0.0163264, i7 66, i32 0.00332584, i7 67, i32 0.0318032, i7 68, i32 -0.0103493, i7 69, i32 -0.0663252, i7 70, i32 -0.0912078, i7 71, i32 0.0617458, i7 72, i32 0.00933467, i7 73, i32 0.00643076, i7 74, i32 -0.124531, i7 75, i32 -0.0117975, i7 76, i32 -0.0325959, i7 77, i32 0.0487637, i7 78, i32 0.0152397, i7 79, i32 -0.0650183, i7 80, i32 -0.082899, i7 81, i32 0.0143213, i7 82, i32 0.0932399, i7 83, i32 0.119173, i7 84, i32 0.0259559, i7 85, i32 0.0157027, i7 86, i32 -0.0029873, i7 87, i32 -0.0121021, i7 88, i32 0.0131764, i7 89, i32 -0.139972, i7 90, i32 -0.0115932, i7 91, i32 0.0288876, i7 92, i32 -0.00497119, i7 93, i32 -0.000687106, i7 94, i32 0.0565754, i7 95, i32 -0.108754, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 583 'sparsemux' 'tmp_145' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 584 [1/1] (1.18ns)   --->   "%tmp_146 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0734502, i7 1, i32 0.024994, i7 2, i32 -0.0544575, i7 3, i32 0.0541987, i7 4, i32 -0.0788548, i7 5, i32 -0.075278, i7 6, i32 0.0487248, i7 7, i32 -0.0527717, i7 8, i32 0.0233282, i7 9, i32 0.129371, i7 10, i32 0.0165221, i7 11, i32 -0.0856931, i7 12, i32 0.0917739, i7 13, i32 0.0436453, i7 14, i32 0.00924391, i7 15, i32 0.0394975, i7 16, i32 0.0245034, i7 17, i32 0.0347363, i7 18, i32 0.0739565, i7 19, i32 0.0147195, i7 20, i32 -0.0906346, i7 21, i32 -0.0725466, i7 22, i32 0.0442519, i7 23, i32 -0.208908, i7 24, i32 -0.000373088, i7 25, i32 -0.0503629, i7 26, i32 -0.0488775, i7 27, i32 -0.0349074, i7 28, i32 -0.00973646, i7 29, i32 0.0790578, i7 30, i32 0.142175, i7 31, i32 0.11321, i7 32, i32 -0.125338, i7 33, i32 -0.00600984, i7 34, i32 -0.0873883, i7 35, i32 -0.138648, i7 36, i32 -0.106958, i7 37, i32 -0.00636082, i7 38, i32 0.22151, i7 39, i32 0.0115366, i7 40, i32 0.0127009, i7 41, i32 0.0106193, i7 42, i32 -0.00375028, i7 43, i32 0.0980664, i7 44, i32 -0.169741, i7 45, i32 -0.0055411, i7 46, i32 -0.00546798, i7 47, i32 -0.0303863, i7 48, i32 0.00300494, i7 49, i32 0.00111269, i7 50, i32 -0.00348713, i7 51, i32 0.0226955, i7 52, i32 -0.00918406, i7 53, i32 0.031291, i7 54, i32 0.0270944, i7 55, i32 -0.0659814, i7 56, i32 -0.0499587, i7 57, i32 -0.0254309, i7 58, i32 0.000731807, i7 59, i32 0.0530673, i7 60, i32 0.0177729, i7 61, i32 0.00612344, i7 62, i32 -0.00607733, i7 63, i32 -0.00359857, i7 64, i32 0.00760944, i7 65, i32 -0.0562718, i7 66, i32 -0.00147551, i7 67, i32 0.0351087, i7 68, i32 -0.0172274, i7 69, i32 -0.0605658, i7 70, i32 -0.0734927, i7 71, i32 0.0590286, i7 72, i32 -0.00133386, i7 73, i32 0.0191924, i7 74, i32 -0.0825309, i7 75, i32 -0.0156241, i7 76, i32 -0.0279303, i7 77, i32 0.0443537, i7 78, i32 0.0150795, i7 79, i32 0.0176798, i7 80, i32 -0.0936926, i7 81, i32 0.0182653, i7 82, i32 0.0921587, i7 83, i32 0.164274, i7 84, i32 0.0194064, i7 85, i32 0.0140537, i7 86, i32 -0.00515058, i7 87, i32 -0.00922963, i7 88, i32 0.0284148, i7 89, i32 -0.200721, i7 90, i32 0.0297025, i7 91, i32 0.0346476, i7 92, i32 0.093797, i7 93, i32 -0.00055788, i7 94, i32 0.0466796, i7 95, i32 -0.094665, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 584 'sparsemux' 'tmp_146' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (1.18ns)   --->   "%tmp_147 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0149214, i7 1, i32 0.120747, i7 2, i32 -0.0384197, i7 3, i32 0.0243041, i7 4, i32 -0.0379945, i7 5, i32 -0.123745, i7 6, i32 0.0551143, i7 7, i32 0.031902, i7 8, i32 0.0279936, i7 9, i32 -0.0394506, i7 10, i32 0.0162998, i7 11, i32 0.147451, i7 12, i32 0.0970288, i7 13, i32 0.0125041, i7 14, i32 -0.0112753, i7 15, i32 0.0263277, i7 16, i32 -0.0700461, i7 17, i32 0.0516635, i7 18, i32 0.161938, i7 19, i32 0.0670628, i7 20, i32 0.0380956, i7 21, i32 -0.0485933, i7 22, i32 -0.0487942, i7 23, i32 0.194732, i7 24, i32 -0.00177759, i7 25, i32 -0.0354813, i7 26, i32 -0.0260592, i7 27, i32 -0.0613936, i7 28, i32 -0.06156, i7 29, i32 0.0868838, i7 30, i32 0.0685536, i7 31, i32 -0.118757, i7 32, i32 -0.130499, i7 33, i32 -0.00305024, i7 34, i32 0.00382322, i7 35, i32 -0.153056, i7 36, i32 0.00875215, i7 37, i32 0.123163, i7 38, i32 0.184316, i7 39, i32 0.0105452, i7 40, i32 -0.0976153, i7 41, i32 -0.130929, i7 42, i32 -0.00463825, i7 43, i32 0.15519, i7 44, i32 -0.161709, i7 45, i32 0.00240162, i7 46, i32 -0.000405736, i7 47, i32 0.102052, i7 48, i32 -0.00483503, i7 49, i32 -0.0349572, i7 50, i32 0.00322708, i7 51, i32 0.0194335, i7 52, i32 0.00457526, i7 53, i32 0.00373409, i7 54, i32 0.00695063, i7 55, i32 -0.0411253, i7 56, i32 -0.0861756, i7 57, i32 -0.024677, i7 58, i32 0.00409586, i7 59, i32 0.0631552, i7 60, i32 -0.0248763, i7 61, i32 0.035568, i7 62, i32 -0.00524573, i7 63, i32 -0.00397416, i7 64, i32 0.00647985, i7 65, i32 -0.092805, i7 66, i32 -0.00935531, i7 67, i32 0.0513338, i7 68, i32 -0.0245445, i7 69, i32 -0.0494809, i7 70, i32 -0.047861, i7 71, i32 0.0586314, i7 72, i32 -0.00199983, i7 73, i32 0.0339776, i7 74, i32 -0.022295, i7 75, i32 -0.0143892, i7 76, i32 -0.01927, i7 77, i32 0.0385124, i7 78, i32 0.0251464, i7 79, i32 -0.0287869, i7 80, i32 -0.0119744, i7 81, i32 0.0197585, i7 82, i32 0.0814259, i7 83, i32 0.194424, i7 84, i32 0.0228948, i7 85, i32 0.0176069, i7 86, i32 -0.00113576, i7 87, i32 0.000297744, i7 88, i32 0.0318804, i7 89, i32 -0.217592, i7 90, i32 0.0324769, i7 91, i32 0.0417219, i7 92, i32 -0.147782, i7 93, i32 0.00410495, i7 94, i32 0.0379234, i7 95, i32 -0.0490516, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 585 'sparsemux' 'tmp_147' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (1.18ns)   --->   "%tmp_148 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0683369, i7 1, i32 0.173924, i7 2, i32 -0.0423162, i7 3, i32 -0.0177055, i7 4, i32 0.089158, i7 5, i32 -0.182409, i7 6, i32 0.050083, i7 7, i32 0.0638377, i7 8, i32 0.0416144, i7 9, i32 -0.236552, i7 10, i32 0.0150552, i7 11, i32 -0.0240276, i7 12, i32 0.0684507, i7 13, i32 -0.0179567, i7 14, i32 -0.0379331, i7 15, i32 0.0158836, i7 16, i32 0.104804, i7 17, i32 0.0468715, i7 18, i32 -0.0328035, i7 19, i32 0.0658802, i7 20, i32 0.0785052, i7 21, i32 0.168691, i7 22, i32 -0.155772, i7 23, i32 0.138469, i7 24, i32 -0.00882908, i7 25, i32 -0.00983564, i7 26, i32 0.0023513, i7 27, i32 -0.0756372, i7 28, i32 -0.123292, i7 29, i32 0.0805222, i7 30, i32 -0.0275049, i7 31, i32 -0.184164, i7 32, i32 -0.144376, i7 33, i32 0.000833883, i7 34, i32 0.0755392, i7 35, i32 -0.152596, i7 36, i32 0.0509867, i7 37, i32 0.0691707, i7 38, i32 0.111414, i7 39, i32 0.0100152, i7 40, i32 -0.0949353, i7 41, i32 -0.114347, i7 42, i32 -0.00861699, i7 43, i32 0.0769364, i7 44, i32 -0.137542, i7 45, i32 0.00433304, i7 46, i32 0.00311572, i7 47, i32 -0.160873, i7 48, i32 -0.000404213, i7 49, i32 -0.0273387, i7 50, i32 0.0102045, i7 51, i32 0.0227079, i7 52, i32 0.0135111, i7 53, i32 -0.0366973, i7 54, i32 0.0034064, i7 55, i32 -0.0167412, i7 56, i32 -0.116759, i7 57, i32 -0.0217339, i7 58, i32 -0.000432925, i7 59, i32 0.0733028, i7 60, i32 -0.0770677, i7 61, i32 -0.0407195, i7 62, i32 -0.0090422, i7 63, i32 -0.011833, i7 64, i32 0.00546836, i7 65, i32 -0.109214, i7 66, i32 -0.0146172, i7 67, i32 0.035987, i7 68, i32 -0.0303757, i7 69, i32 -0.0372169, i7 70, i32 -0.0202228, i7 71, i32 0.0526645, i7 72, i32 -0.00451047, i7 73, i32 0.0473002, i7 74, i32 0.0352165, i7 75, i32 -0.0139493, i7 76, i32 -0.00333948, i7 77, i32 0.0198787, i7 78, i32 0.0315995, i7 79, i32 -0.0204016, i7 80, i32 0.0569986, i7 81, i32 0.0195131, i7 82, i32 0.0694896, i7 83, i32 0.188202, i7 84, i32 0.020597, i7 85, i32 0.0257762, i7 86, i32 0.00303682, i7 87, i32 -0.00146798, i7 88, i32 0.0189556, i7 89, i32 -0.183528, i7 90, i32 0.0241626, i7 91, i32 0.0548821, i7 92, i32 0.0930006, i7 93, i32 -0.00271729, i7 94, i32 0.0245862, i7 95, i32 0.0104238, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 586 'sparsemux' 'tmp_148' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 587 [1/1] (1.18ns)   --->   "%tmp_149 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.138242, i7 1, i32 0.151055, i7 2, i32 -0.0219354, i7 3, i32 -0.0437324, i7 4, i32 0.196387, i7 5, i32 -0.220176, i7 6, i32 0.0608523, i7 7, i32 0.0552434, i7 8, i32 0.0300724, i7 9, i32 0.356876, i7 10, i32 0.0164823, i7 11, i32 -0.0617125, i7 12, i32 0.0211239, i7 13, i32 0.00123373, i7 14, i32 -0.0513221, i7 15, i32 -0.00101234, i7 16, i32 0.127606, i7 17, i32 0.0419954, i7 18, i32 -0.0587319, i7 19, i32 0.0164145, i7 20, i32 0.075857, i7 21, i32 -0.188583, i7 22, i32 -0.177003, i7 23, i32 -0.0749359, i7 24, i32 -0.00370408, i7 25, i32 0.0197665, i7 26, i32 0.0406825, i7 27, i32 -0.00447886, i7 28, i32 -0.112979, i7 29, i32 0.0501403, i7 30, i32 -0.118655, i7 31, i32 -0.00106385, i7 32, i32 -0.143013, i7 33, i32 0.00654004, i7 34, i32 0.0988715, i7 35, i32 -0.137275, i7 36, i32 0.0872211, i7 37, i32 -0.104839, i7 38, i32 0.052386, i7 39, i32 0.00589403, i7 40, i32 0.0242632, i7 41, i32 0.0970883, i7 42, i32 -0.00230516, i7 43, i32 0.0138517, i7 44, i32 -0.121816, i7 45, i32 0.000658392, i7 46, i32 0.00966993, i7 47, i32 0.12213, i7 48, i32 0.0129706, i7 49, i32 -0.000521516, i7 50, i32 0.00950692, i7 51, i32 0.0306122, i7 52, i32 0.043844, i7 53, i32 -0.0497203, i7 54, i32 0.00325791, i7 55, i32 0.00217934, i7 56, i32 -0.12659, i7 57, i32 -0.0223555, i7 58, i32 -0.005267, i7 59, i32 0.0784643, i7 60, i32 -0.134095, i7 61, i32 -0.0761995, i7 62, i32 -0.00943995, i7 63, i32 -0.00112781, i7 64, i32 0.0017422, i7 65, i32 -0.102481, i7 66, i32 -0.0109924, i7 67, i32 0.0223665, i7 68, i32 -0.0330785, i7 69, i32 -0.0218944, i7 70, i32 -0.00179208, i7 71, i32 0.0481237, i7 72, i32 -0.00611815, i7 73, i32 0.055035, i7 74, i32 0.0866733, i7 75, i32 -0.0155067, i7 76, i32 -0.00760708, i7 77, i32 0.00226596, i7 78, i32 0.0332327, i7 79, i32 0.0762339, i7 80, i32 0.0652004, i7 81, i32 0.00902143, i7 82, i32 0.0583459, i7 83, i32 0.159741, i7 84, i32 0.0221821, i7 85, i32 0.0172112, i7 86, i32 0.0436587, i7 87, i32 -0.000686004, i7 88, i32 -0.0245257, i7 89, i32 -0.120064, i7 90, i32 0.0131908, i7 91, i32 0.0566381, i7 92, i32 0.0399918, i7 93, i32 -0.0140224, i7 94, i32 0.0121049, i7 95, i32 0.0648291, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 587 'sparsemux' 'tmp_149' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (1.18ns)   --->   "%tmp_150 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.152171, i7 1, i32 0.100434, i7 2, i32 0.00272156, i7 3, i32 -0.074356, i7 4, i32 0.204819, i7 5, i32 -0.226539, i7 6, i32 0.0746017, i7 7, i32 0.0405635, i7 8, i32 -0.00841707, i7 9, i32 -0.0654756, i7 10, i32 0.0123004, i7 11, i32 0.0471965, i7 12, i32 -0.0302312, i7 13, i32 0.0222177, i7 14, i32 -0.0476447, i7 15, i32 -0.00927688, i7 16, i32 -0.19092, i7 17, i32 0.0189413, i7 18, i32 0.022936, i7 19, i32 -0.0305929, i7 20, i32 0.0839745, i7 21, i32 0.0867793, i7 22, i32 -0.115508, i7 23, i32 -0.0407407, i7 24, i32 -0.00171498, i7 25, i32 0.0263028, i7 26, i32 0.0705468, i7 27, i32 0.141576, i7 28, i32 -0.0491338, i7 29, i32 0.0131752, i7 30, i32 -0.156239, i7 31, i32 0.0699849, i7 32, i32 -0.116135, i7 33, i32 0.0237833, i7 34, i32 0.10777, i7 35, i32 -0.11788, i7 36, i32 -0.00237016, i7 37, i32 -0.109821, i7 38, i32 0.017335, i7 39, i32 -0.004539, i7 40, i32 0.0922303, i7 41, i32 0.124438, i7 42, i32 0.013175, i7 43, i32 -0.0859129, i7 44, i32 -0.0940405, i7 45, i32 -0.00620213, i7 46, i32 0.0106704, i7 47, i32 -0.00820275, i7 48, i32 0.0307352, i7 49, i32 0.00297026, i7 50, i32 0.0046637, i7 51, i32 0.0268715, i7 52, i32 -0.0193911, i7 53, i32 -0.0249537, i7 54, i32 0.00683117, i7 55, i32 0.00617305, i7 56, i32 -0.112156, i7 57, i32 -0.0103363, i7 58, i32 -0.0112214, i7 59, i32 0.0811209, i7 60, i32 -0.17594, i7 61, i32 -0.00420372, i7 62, i32 -0.023508, i7 63, i32 0.0148766, i7 64, i32 0.00519735, i7 65, i32 -0.0794627, i7 66, i32 -0.00693504, i7 67, i32 0.0247585, i7 68, i32 -0.0309492, i7 69, i32 -0.00220538, i7 70, i32 0.00847282, i7 71, i32 0.0455667, i7 72, i32 -0.0075321, i7 73, i32 0.058022, i7 74, i32 0.10786, i7 75, i32 -0.0148281, i7 76, i32 -0.0116885, i7 77, i32 -0.0220911, i7 78, i32 0.0227311, i7 79, i32 -0.0521457, i7 80, i32 0.0367321, i7 81, i32 0.0109308, i7 82, i32 0.0497873, i7 83, i32 0.114955, i7 84, i32 0.0163454, i7 85, i32 0.0223845, i7 86, i32 0.0748474, i7 87, i32 0.00265976, i7 88, i32 -0.0506559, i7 89, i32 -0.064402, i7 90, i32 0.011128, i7 91, i32 0.0509955, i7 92, i32 -0.182429, i7 93, i32 -0.0252497, i7 94, i32 -0.00128883, i7 95, i32 0.105479, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 588 'sparsemux' 'tmp_150' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (1.18ns)   --->   "%tmp_151 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.113582, i7 1, i32 0.0511332, i7 2, i32 0.0118599, i7 3, i32 -0.0949096, i7 4, i32 0.10989, i7 5, i32 -0.181965, i7 6, i32 0.0509291, i7 7, i32 -0.00246188, i7 8, i32 -0.0366138, i7 9, i32 -0.304338, i7 10, i32 0.012774, i7 11, i32 -0.0169254, i7 12, i32 -0.0476736, i7 13, i32 0.00313263, i7 14, i32 -0.0263861, i7 15, i32 -0.00819485, i7 16, i32 -0.101107, i7 17, i32 0.0137474, i7 18, i32 0.00976338, i7 19, i32 -0.0682404, i7 20, i32 0.0662702, i7 21, i32 0.0372842, i7 22, i32 -0.0250024, i7 23, i32 -0.037108, i7 24, i32 -0.00523544, i7 25, i32 0.0374723, i7 26, i32 0.0647752, i7 27, i32 0.194014, i7 28, i32 0.0393915, i7 29, i32 -0.00876918, i7 30, i32 -0.133927, i7 31, i32 0.121747, i7 32, i32 -0.0779017, i7 33, i32 0.0254334, i7 34, i32 0.0742736, i7 35, i32 -0.0822377, i7 36, i32 -0.029012, i7 37, i32 0.0108729, i7 38, i32 0.0218404, i7 39, i32 -0.0186829, i7 40, i32 0.0290078, i7 41, i32 -0.0290877, i7 42, i32 0.00499331, i7 43, i32 -0.109903, i7 44, i32 -0.0591879, i7 45, i32 -0.00183655, i7 46, i32 -0.00525811, i7 47, i32 -0.0900014, i7 48, i32 0.0402781, i7 49, i32 0.0011076, i7 50, i32 -0.00454669, i7 51, i32 0.0298221, i7 52, i32 -0.0233881, i7 53, i32 -0.00551847, i7 54, i32 0.00181583, i7 55, i32 0.00878095, i7 56, i32 -0.0798567, i7 57, i32 -0.0119786, i7 58, i32 -0.00754745, i7 59, i32 0.0817182, i7 60, i32 -0.184087, i7 61, i32 -0.00755856, i7 62, i32 -0.0310143, i7 63, i32 0.0126832, i7 64, i32 0.00558352, i7 65, i32 -0.0358792, i7 66, i32 -0.008114, i7 67, i32 0.00206182, i7 68, i32 -0.026818, i7 69, i32 0.00802043, i7 70, i32 0.0147877, i7 71, i32 0.0413568, i7 72, i32 -0.012423, i7 73, i32 0.0538357, i7 74, i32 0.0911333, i7 75, i32 -0.0100829, i7 76, i32 -0.0342235, i7 77, i32 -0.0379105, i7 78, i32 0.0182714, i7 79, i32 -0.013072, i7 80, i32 0.0190467, i7 81, i32 -0.00449429, i7 82, i32 0.047874, i7 83, i32 0.0633544, i7 84, i32 0.0158143, i7 85, i32 0.0162, i7 86, i32 0.048899, i7 87, i32 0.00803188, i7 88, i32 -0.0445406, i7 89, i32 -0.0281441, i7 90, i32 0.00841341, i7 91, i32 0.0433959, i7 92, i32 0.12351, i7 93, i32 -0.0224153, i7 94, i32 -0.0137814, i7 95, i32 0.121949, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 589 'sparsemux' 'tmp_151' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 590 [1/1] (1.18ns)   --->   "%tmp_152 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.063201, i7 1, i32 0.019159, i7 2, i32 0.00921328, i7 3, i32 -0.0894191, i7 4, i32 -0.0224939, i7 5, i32 -0.128726, i7 6, i32 0.0370928, i7 7, i32 -0.0178607, i7 8, i32 -0.0346758, i7 9, i32 0.2491, i7 10, i32 0.0146158, i7 11, i32 -0.0031159, i7 12, i32 -0.0475794, i7 13, i32 -0.0133204, i7 14, i32 -0.00318107, i7 15, i32 -0.00458754, i7 16, i32 0.112827, i7 17, i32 0.0232407, i7 18, i32 -0.0108403, i7 19, i32 -0.0373081, i7 20, i32 -0.0285676, i7 21, i32 -0.0894043, i7 22, i32 0.0287806, i7 23, i32 0.0213406, i7 24, i32 -0.00228309, i7 25, i32 0.0379692, i7 26, i32 0.0485246, i7 27, i32 0.0423866, i7 28, i32 0.0841045, i7 29, i32 -0.00321675, i7 30, i32 -0.0729487, i7 31, i32 -0.00241689, i7 32, i32 -0.042151, i7 33, i32 0.0101821, i7 34, i32 0.0440018, i7 35, i32 -0.0501042, i7 36, i32 0.00883123, i7 37, i32 0.0579834, i7 38, i32 0.0167367, i7 39, i32 -0.024775, i7 40, i32 -0.0190775, i7 41, i32 -0.0525219, i7 42, i32 -0.00608024, i7 43, i32 0.0123928, i7 44, i32 -0.0249698, i7 45, i32 0.00795012, i7 46, i32 -0.0156179, i7 47, i32 0.0798892, i7 48, i32 0.0504553, i7 49, i32 0.00155698, i7 50, i32 -0.0042347, i7 51, i32 0.0333698, i7 52, i32 0.017481, i7 53, i32 0.0142803, i7 54, i32 -0.000562454, i7 55, i32 -0.000436086, i7 56, i32 -0.0444878, i7 57, i32 -0.0112082, i7 58, i32 -0.0113615, i7 59, i32 0.0734837, i7 60, i32 -0.163616, i7 61, i32 0.0155934, i7 62, i32 -0.0478822, i7 63, i32 0.0162931, i7 64, i32 0.00384681, i7 65, i32 -0.0074527, i7 66, i32 -0.00451879, i7 67, i32 -0.0298909, i7 68, i32 -0.0154351, i7 69, i32 0.0157492, i7 70, i32 0.0202739, i7 71, i32 0.0349803, i7 72, i32 -0.00998976, i7 73, i32 0.0378356, i7 74, i32 0.0673981, i7 75, i32 -0.0101778, i7 76, i32 -0.0374909, i7 77, i32 -0.0505626, i7 78, i32 0.0130135, i7 79, i32 0.00372173, i7 80, i32 0.00350441, i7 81, i32 -0.0127556, i7 82, i32 0.0506926, i7 83, i32 0.018049, i7 84, i32 0.0134491, i7 85, i32 0.0173865, i7 86, i32 0.00249243, i7 87, i32 0.00808592, i7 88, i32 -0.0256006, i7 89, i32 -0.0143307, i7 90, i32 0.00275671, i7 91, i32 0.0355101, i7 92, i32 -0.00219286, i7 93, i32 -0.0114957, i7 94, i32 -0.0216749, i7 95, i32 0.118438, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 590 'sparsemux' 'tmp_152' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (1.18ns)   --->   "%tmp_153 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0328747, i7 1, i32 0.00877689, i7 2, i32 0.0169137, i7 3, i32 -0.0952347, i7 4, i32 -0.0965978, i7 5, i32 -0.0873618, i7 6, i32 0.00913033, i7 7, i32 -0.0209278, i7 8, i32 -0.038696, i7 9, i32 -0.0435327, i7 10, i32 0.0161071, i7 11, i32 0.00169564, i7 12, i32 -0.0519831, i7 13, i32 0.00474553, i7 14, i32 0.0110665, i7 15, i32 -0.00983349, i7 16, i32 0.00456784, i7 17, i32 0.0223701, i7 18, i32 0.00625884, i7 19, i32 0.0239063, i7 20, i32 -0.0380557, i7 21, i32 0.02743, i7 22, i32 0.0290454, i7 23, i32 0.0209304, i7 24, i32 -0.00670921, i7 25, i32 0.0279152, i7 26, i32 0.0423746, i7 27, i32 -0.0986264, i7 28, i32 0.07156, i7 29, i32 0.00821707, i7 30, i32 0.00958916, i7 31, i32 -0.0618353, i7 32, i32 -0.0435476, i7 33, i32 0.00221156, i7 34, i32 0.0258413, i7 35, i32 -0.0182388, i7 36, i32 0.00416646, i7 37, i32 -0.00530687, i7 38, i32 0.00556082, i7 39, i32 -0.0619388, i7 40, i32 0.00389613, i7 41, i32 0.0104709, i7 42, i32 0.0149989, i7 43, i32 0.0671595, i7 44, i32 -0.00606812, i7 45, i32 0.0110023, i7 46, i32 -0.0196981, i7 47, i32 -0.0232989, i7 48, i32 0.0439921, i7 49, i32 0.00309094, i7 50, i32 -0.0040827, i7 51, i32 0.0259469, i7 52, i32 -0.0152475, i7 53, i32 0.0172156, i7 54, i32 0.000879126, i7 55, i32 -0.011424, i7 56, i32 -0.0166047, i7 57, i32 0.00333544, i7 58, i32 -0.0118956, i7 59, i32 0.0665581, i7 60, i32 -0.134034, i7 61, i32 0.0144692, i7 62, i32 -0.0525029, i7 63, i32 0.0109404, i7 64, i32 0.00926522, i7 65, i32 0.0180334, i7 66, i32 -0.00434312, i7 67, i32 -0.0508285, i7 68, i32 -0.0116097, i7 69, i32 0.0225684, i7 70, i32 0.0191409, i7 71, i32 0.0255497, i7 72, i32 -0.0261488, i7 73, i32 0.0314211, i7 74, i32 0.0386847, i7 75, i32 -0.00434579, i7 76, i32 -0.0230428, i7 77, i32 -0.0605056, i7 78, i32 0.00770796, i7 79, i32 0.0125069, i7 80, i32 0.0142346, i7 81, i32 -0.0236273, i7 82, i32 0.0545944, i7 83, i32 -0.0143376, i7 84, i32 0.0300109, i7 85, i32 0.0195611, i7 86, i32 -0.0480631, i7 87, i32 0.023844, i7 88, i32 -0.0103419, i7 89, i32 0.000371469, i7 90, i32 0.00488976, i7 91, i32 0.0285203, i7 92, i32 -0.00719444, i7 93, i32 0.00246757, i7 94, i32 -0.0228716, i7 95, i32 0.113931, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 591 'sparsemux' 'tmp_153' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 592 [1/1] (1.18ns)   --->   "%tmp_154 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00633519, i7 1, i32 -0.0366443, i7 2, i32 -0.0815357, i7 3, i32 0.0956901, i7 4, i32 -0.00916942, i7 5, i32 -0.0471611, i7 6, i32 0.0467482, i7 7, i32 0.0264984, i7 8, i32 -0.0271957, i7 9, i32 -0.013547, i7 10, i32 0.0148173, i7 11, i32 -0.00325307, i7 12, i32 0.0292414, i7 13, i32 0.0327743, i7 14, i32 0.00690401, i7 15, i32 0.00491337, i7 16, i32 -0.00103981, i7 17, i32 -0.0450827, i7 18, i32 0.0679918, i7 19, i32 -0.0252753, i7 20, i32 -0.0589079, i7 21, i32 0.0158151, i7 22, i32 -0.00595644, i7 23, i32 -0.0301926, i7 24, i32 0.00193613, i7 25, i32 -0.0144008, i7 26, i32 -0.083367, i7 27, i32 0.0195619, i7 28, i32 0.0612599, i7 29, i32 -0.0155513, i7 30, i32 0.0773412, i7 31, i32 -0.0967613, i7 32, i32 -0.0151936, i7 33, i32 -0.0521886, i7 34, i32 -0.142871, i7 35, i32 0.0988564, i7 36, i32 0.0487235, i7 37, i32 0.0142107, i7 38, i32 -0.054874, i7 39, i32 0.000917646, i7 40, i32 -0.00278987, i7 41, i32 0.00551522, i7 42, i32 -0.0151253, i7 43, i32 -0.00268419, i7 44, i32 -0.0498281, i7 45, i32 -0.00727002, i7 46, i32 -0.000972729, i7 47, i32 0.00720676, i7 48, i32 -0.0013682, i7 49, i32 0.0183072, i7 50, i32 -0.011296, i7 51, i32 0.016047, i7 52, i32 0.00176152, i7 53, i32 -0.000973705, i7 54, i32 -0.0264932, i7 55, i32 -0.0817852, i7 56, i32 0.0018614, i7 57, i32 -0.00708395, i7 58, i32 0.00633068, i7 59, i32 0.0115365, i7 60, i32 0.0786701, i7 61, i32 0.0104524, i7 62, i32 -0.0220696, i7 63, i32 0.00509173, i7 64, i32 0.00698865, i7 65, i32 0.0339688, i7 66, i32 0.00964242, i7 67, i32 0.0331372, i7 68, i32 -0.00305926, i7 69, i32 -0.0580162, i7 70, i32 -0.073536, i7 71, i32 0.0415345, i7 72, i32 0.0284112, i7 73, i32 -0.0324243, i7 74, i32 -0.0885768, i7 75, i32 -0.0248563, i7 76, i32 -0.00810254, i7 77, i32 0.0448577, i7 78, i32 -0.00357165, i7 79, i32 0.0466527, i7 80, i32 0.00492448, i7 81, i32 0.017841, i7 82, i32 0.0782662, i7 83, i32 0.031924, i7 84, i32 0.0237293, i7 85, i32 0.0377793, i7 86, i32 0.00285903, i7 87, i32 -0.00959848, i7 88, i32 -0.00104876, i7 89, i32 -0.0223206, i7 90, i32 -0.0891068, i7 91, i32 0.00669554, i7 92, i32 -0.0169801, i7 93, i32 0.00854613, i7 94, i32 0.0439362, i7 95, i32 -0.0724576, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 592 'sparsemux' 'tmp_154' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (1.18ns)   --->   "%tmp_155 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0368357, i7 1, i32 0.00618308, i7 2, i32 -0.0452762, i7 3, i32 0.0814076, i7 4, i32 -0.0409606, i7 5, i32 -0.0829081, i7 6, i32 0.0304596, i7 7, i32 -0.0872916, i7 8, i32 -0.0128243, i7 9, i32 0.059382, i7 10, i32 0.0171026, i7 11, i32 0.0839545, i7 12, i32 0.040634, i7 13, i32 0.0316661, i7 14, i32 0.0386351, i7 15, i32 0.0206394, i7 16, i32 -0.00444595, i7 17, i32 -0.032391, i7 18, i32 0.054789, i7 19, i32 -0.0162105, i7 20, i32 -0.0183516, i7 21, i32 -0.0692978, i7 22, i32 0.0270258, i7 23, i32 0.153083, i7 24, i32 -0.00228913, i7 25, i32 -0.0161645, i7 26, i32 -0.0647075, i7 27, i32 0.0300522, i7 28, i32 0.0837798, i7 29, i32 0.0182199, i7 30, i32 0.125425, i7 31, i32 0.0190562, i7 32, i32 -0.0399791, i7 33, i32 -0.0345371, i7 34, i32 -0.148089, i7 35, i32 0.0790398, i7 36, i32 0.0689852, i7 37, i32 -0.0627545, i7 38, i32 -0.0500584, i7 39, i32 0.00361809, i7 40, i32 0.0131218, i7 41, i32 0.0708228, i7 42, i32 0.00990953, i7 43, i32 -0.102712, i7 44, i32 -0.0669476, i7 45, i32 -0.00361569, i7 46, i32 -0.00895275, i7 47, i32 -0.00839118, i7 48, i32 -0.00198265, i7 49, i32 0.0276264, i7 50, i32 -0.00629312, i7 51, i32 0.0126962, i7 52, i32 0.00216632, i7 53, i32 0.0164863, i7 54, i32 0.000853207, i7 55, i32 -0.0799733, i7 56, i32 -0.0100205, i7 57, i32 -0.0240547, i7 58, i32 0.00871423, i7 59, i32 0.0169776, i7 60, i32 0.0684919, i7 61, i32 -0.00126209, i7 62, i32 -0.0140861, i7 63, i32 0.00258745, i7 64, i32 0.00407142, i7 65, i32 0.00106374, i7 66, i32 0.00812716, i7 67, i32 0.029677, i7 68, i32 -0.00108373, i7 69, i32 -0.0643968, i7 70, i32 -0.0859803, i7 71, i32 0.0566075, i7 72, i32 0.0077017, i7 73, i32 -0.0279625, i7 74, i32 -0.112562, i7 75, i32 -0.0149624, i7 76, i32 -0.0273847, i7 77, i32 0.0497416, i7 78, i32 -0.00178274, i7 79, i32 -0.0310814, i7 80, i32 -0.0247357, i7 81, i32 0.00944797, i7 82, i32 0.0848927, i7 83, i32 0.0823066, i7 84, i32 0.0206053, i7 85, i32 0.0224753, i7 86, i32 0.00133401, i7 87, i32 -0.00704695, i7 88, i32 0.00385112, i7 89, i32 -0.0624483, i7 90, i32 -0.0518406, i7 91, i32 0.0133462, i7 92, i32 -0.00606519, i7 93, i32 -0.000160535, i7 94, i32 0.0511929, i7 95, i32 -0.139267, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 593 'sparsemux' 'tmp_155' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (1.18ns)   --->   "%tmp_156 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0768375, i7 1, i32 0.116681, i7 2, i32 -0.0646139, i7 3, i32 0.0938885, i7 4, i32 -0.0804114, i7 5, i32 -0.123363, i7 6, i32 0.0363475, i7 7, i32 -0.0960334, i7 8, i32 -0.0048004, i7 9, i32 -0.0504177, i7 10, i32 0.0181085, i7 11, i32 -0.140376, i7 12, i32 0.0249811, i7 13, i32 -0.0444427, i7 14, i32 0.0657679, i7 15, i32 0.0230041, i7 16, i32 0.00423468, i7 17, i32 -0.0445203, i7 18, i32 -0.246515, i7 19, i32 0.0177872, i7 20, i32 0.122955, i7 21, i32 0.14293, i7 22, i32 0.0835451, i7 23, i32 0.084764, i7 24, i32 0.00477467, i7 25, i32 -0.0315508, i7 26, i32 -0.0568794, i7 27, i32 0.015038, i7 28, i32 0.0413854, i7 29, i32 0.0503653, i7 30, i32 0.1407, i7 31, i32 0.19524, i7 32, i32 -0.0778926, i7 33, i32 -0.0229753, i7 34, i32 -0.0893057, i7 35, i32 0.0851772, i7 36, i32 -0.064978, i7 37, i32 -0.0257688, i7 38, i32 -0.0254514, i7 39, i32 0.000429724, i7 40, i32 0.0634016, i7 41, i32 -0.0303008, i7 42, i32 0.0103247, i7 43, i32 -0.082531, i7 44, i32 -0.0992586, i7 45, i32 0.00169296, i7 46, i32 -0.00225406, i7 47, i32 0.0237121, i7 48, i32 -0.00203525, i7 49, i32 0.032413, i7 50, i32 -0.00358646, i7 51, i32 0.0180743, i7 52, i32 -0.00694812, i7 53, i32 0.0290161, i7 54, i32 0.0355436, i7 55, i32 -0.0714739, i7 56, i32 -0.0272775, i7 57, i32 -0.0231577, i7 58, i32 0.00162326, i7 59, i32 0.0216826, i7 60, i32 0.059925, i7 61, i32 0.00632418, i7 62, i32 -0.00352792, i7 63, i32 -0.00408604, i7 64, i32 0.00256251, i7 65, i32 -0.0401895, i7 66, i32 0.00417201, i7 67, i32 0.0366728, i7 68, i32 -0.00477519, i7 69, i32 -0.0630839, i7 70, i32 -0.0806172, i7 71, i32 0.0570916, i7 72, i32 -0.00508924, i7 73, i32 -0.0230574, i7 74, i32 -0.11023, i7 75, i32 -0.02175, i7 76, i32 -0.031223, i7 77, i32 0.0517852, i7 78, i32 -0.000242859, i7 79, i32 -0.107023, i7 80, i32 -0.075126, i7 81, i32 0.0173906, i7 82, i32 0.0920692, i7 83, i32 0.15748, i7 84, i32 0.017433, i7 85, i32 0.0198022, i7 86, i32 5.99205e-05, i7 87, i32 -0.0135663, i7 88, i32 0.0185214, i7 89, i32 -0.116279, i7 90, i32 0.00198163, i7 91, i32 0.0193502, i7 92, i32 0.0741884, i7 93, i32 0.00126034, i7 94, i32 0.0477533, i7 95, i32 -0.185673, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 594 'sparsemux' 'tmp_156' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (1.18ns)   --->   "%tmp_157 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.130395, i7 1, i32 0.223598, i7 2, i32 -0.053547, i7 3, i32 0.0790454, i7 4, i32 -0.141139, i7 5, i32 -0.153927, i7 6, i32 0.0312604, i7 7, i32 -0.0297331, i7 8, i32 0.0199382, i7 9, i32 -0.0596488, i7 10, i32 0.0138825, i7 11, i32 0.000234453, i7 12, i32 0.00225986, i7 13, i32 -0.0459553, i7 14, i32 0.0512735, i7 15, i32 0.0424257, i7 16, i32 0.001283, i7 17, i32 -0.0295322, i7 18, i32 -0.0575475, i7 19, i32 0.0495513, i7 20, i32 0.193438, i7 21, i32 -0.115861, i7 22, i32 0.16769, i7 23, i32 -0.325491, i7 24, i32 0.00380987, i7 25, i32 -0.0236514, i7 26, i32 -0.0489745, i7 27, i32 -0.0100158, i7 28, i32 -0.000702466, i7 29, i32 0.0687082, i7 30, i32 0.0538774, i7 31, i32 0.13337, i7 32, i32 -0.106236, i7 33, i32 -0.0141694, i7 34, i32 -0.0193707, i7 35, i32 0.10324, i7 36, i32 -0.115108, i7 37, i32 0.128541, i7 38, i32 0.0634758, i7 39, i32 0.00684859, i7 40, i32 0.0756162, i7 41, i32 -0.130271, i7 42, i32 0.00360352, i7 43, i32 0.106076, i7 44, i32 -0.129684, i7 45, i32 -0.0093243, i7 46, i32 -0.000497726, i7 47, i32 -0.0674371, i7 48, i32 -0.000123638, i7 49, i32 -0.032115, i7 50, i32 -0.00327512, i7 51, i32 0.0274776, i7 52, i32 -0.000200062, i7 53, i32 0.0110742, i7 54, i32 0.047193, i7 55, i32 -0.0424926, i7 56, i32 -0.0619956, i7 57, i32 -0.0326464, i7 58, i32 0.00104254, i7 59, i32 0.0334256, i7 60, i32 0.0368821, i7 61, i32 0.0249671, i7 62, i32 0.0201666, i7 63, i32 -0.00581477, i7 64, i32 0.00590103, i7 65, i32 -0.0947148, i7 66, i32 0.00228325, i7 67, i32 0.0462277, i7 68, i32 -0.014028, i7 69, i32 -0.0604579, i7 70, i32 -0.0625909, i7 71, i32 0.0578351, i7 72, i32 -0.00770419, i7 73, i32 -0.0105447, i7 74, i32 -0.0673216, i7 75, i32 -0.0164229, i7 76, i32 -0.0248386, i7 77, i32 0.0461763, i7 78, i32 0.0015515, i7 79, i32 0.150333, i7 80, i32 -0.116106, i7 81, i32 0.0215903, i7 82, i32 0.0895701, i7 83, i32 0.21339, i7 84, i32 0.0100416, i7 85, i32 0.0186252, i7 86, i32 -0.00332864, i7 87, i32 -0.0109753, i7 88, i32 0.0385489, i7 89, i32 -0.165567, i7 90, i32 0.0293079, i7 91, i32 0.0286708, i7 92, i32 -0.0597714, i7 93, i32 -0.00183418, i7 94, i32 0.0435354, i7 95, i32 -0.16389, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 595 'sparsemux' 'tmp_157' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (1.18ns)   --->   "%tmp_158 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.168683, i7 1, i32 0.262313, i7 2, i32 -0.0398671, i7 3, i32 0.03013, i7 4, i32 -0.152626, i7 5, i32 -0.176578, i7 6, i32 0.0350929, i7 7, i32 0.0701509, i7 8, i32 0.0370232, i7 9, i32 0.244567, i7 10, i32 0.0170544, i7 11, i32 0.178139, i7 12, i32 -0.0397038, i7 13, i32 0.0125233, i7 14, i32 0.0203362, i7 15, i32 0.0356606, i7 16, i32 -0.0493615, i7 17, i32 0.00855574, i7 18, i32 0.206137, i7 19, i32 0.0823052, i7 20, i32 0.124647, i7 21, i32 -0.0477872, i7 22, i32 0.211998, i7 23, i32 -0.0553153, i7 24, i32 -0.00203902, i7 25, i32 0.00230155, i7 26, i32 -0.0232079, i7 27, i32 -0.0488504, i7 28, i32 -0.0576202, i7 29, i32 0.0840864, i7 30, i32 -0.0671628, i7 31, i32 -0.153418, i7 32, i32 -0.131922, i7 33, i32 -0.00221894, i7 34, i32 0.0416053, i7 35, i32 0.109982, i7 36, i32 -0.0208273, i7 37, i32 0.132374, i7 38, i32 0.167502, i7 39, i32 -0.00377602, i7 40, i32 -0.0732011, i7 41, i32 -0.0476782, i7 42, i32 -0.000806575, i7 43, i32 0.165143, i7 44, i32 -0.128861, i7 45, i32 0.00190945, i7 46, i32 -0.00298988, i7 47, i32 0.161497, i7 48, i32 -0.00099853, i7 49, i32 -0.0581007, i7 50, i32 0.00778464, i7 51, i32 0.0247026, i7 52, i32 0.0204709, i7 53, i32 -0.0181896, i7 54, i32 0.0255771, i7 55, i32 -0.00263488, i7 56, i32 -0.117359, i7 57, i32 -0.0292515, i7 58, i32 0.00211353, i7 59, i32 0.0480996, i7 60, i32 -0.00240588, i7 61, i32 0.024525, i7 62, i32 0.0458682, i7 63, i32 -0.0188166, i7 64, i32 -0.00019482, i7 65, i32 -0.138035, i7 66, i32 -0.015825, i7 67, i32 0.0411601, i7 68, i32 -0.0237894, i7 69, i32 -0.0470152, i7 70, i32 -0.0360859, i7 71, i32 0.0476686, i7 72, i32 -0.0101833, i7 73, i32 -0.00134421, i7 74, i32 -0.00825154, i7 75, i32 -0.011831, i7 76, i32 -0.0163249, i7 77, i32 0.0380175, i7 78, i32 0.00526955, i7 79, i32 -0.0856334, i7 80, i32 -0.0515387, i7 81, i32 0.0236337, i7 82, i32 0.0730524, i7 83, i32 0.239071, i7 84, i32 0.0143081, i7 85, i32 0.0168332, i7 86, i32 0.0046239, i7 87, i32 0.00187185, i7 88, i32 0.0589946, i7 89, i32 -0.172135, i7 90, i32 0.0343919, i7 91, i32 0.0352468, i7 92, i32 -0.0681868, i7 93, i32 -0.00535987, i7 94, i32 0.0296288, i7 95, i32 -0.0967356, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 596 'sparsemux' 'tmp_158' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 597 [1/1] (1.18ns)   --->   "%tmp_159 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.130306, i7 1, i32 0.191884, i7 2, i32 -0.0395957, i7 3, i32 -0.0194642, i7 4, i32 -0.0326646, i7 5, i32 -0.180919, i7 6, i32 0.035348, i7 7, i32 0.0683653, i7 8, i32 0.0427986, i7 9, i32 -0.27613, i7 10, i32 0.0155138, i7 11, i32 -0.114072, i7 12, i32 -0.0911887, i7 13, i32 -0.0016341, i7 14, i32 -0.00967614, i7 15, i32 0.0276298, i7 16, i32 0.165815, i7 17, i32 0.028777, i7 18, i32 0.055331, i7 19, i32 0.0418163, i7 20, i32 0.0330178, i7 21, i32 0.209757, i7 22, i32 0.129555, i7 23, i32 0.209784, i7 24, i32 -0.00212149, i7 25, i32 0.0249901, i7 26, i32 0.00695818, i7 27, i32 -0.137391, i7 28, i32 -0.138802, i7 29, i32 0.0824538, i7 30, i32 -0.170337, i7 31, i32 -0.223182, i7 32, i32 -0.165624, i7 33, i32 0.00950088, i7 34, i32 0.0884428, i7 35, i32 0.102735, i7 36, i32 0.0496927, i7 37, i32 -0.102569, i7 38, i32 0.222919, i7 39, i32 3.97367e-05, i7 40, i32 -0.164812, i7 41, i32 0.119448, i7 42, i32 -0.0174506, i7 43, i32 0.0764765, i7 44, i32 -0.106634, i7 45, i32 -0.00220267, i7 46, i32 -0.00678191, i7 47, i32 -0.213119, i7 48, i32 0.0020857, i7 49, i32 -0.0267507, i7 50, i32 0.0148806, i7 51, i32 0.0302629, i7 52, i32 0.0260086, i7 53, i32 -0.0614895, i7 54, i32 0.0102106, i7 55, i32 0.0270984, i7 56, i32 -0.157696, i7 57, i32 -0.0244509, i7 58, i32 -0.00338095, i7 59, i32 0.056158, i7 60, i32 -0.0529067, i7 61, i32 -0.0979084, i7 62, i32 0.0545212, i7 63, i32 -0.0322482, i7 64, i32 -0.00131891, i7 65, i32 -0.155976, i7 66, i32 -0.019322, i7 67, i32 0.0152185, i7 68, i32 -0.0288995, i7 69, i32 -0.0307947, i7 70, i32 -0.00544445, i7 71, i32 0.0491123, i7 72, i32 -0.0105566, i7 73, i32 0.0150591, i7 74, i32 0.0424359, i7 75, i32 -0.0169894, i7 76, i32 -0.00350979, i7 77, i32 0.0236014, i7 78, i32 0.020021, i7 79, i32 -0.00581646, i7 80, i32 0.0352772, i7 81, i32 0.0169617, i7 82, i32 0.0526675, i7 83, i32 0.233062, i7 84, i32 0.0111949, i7 85, i32 0.0243755, i7 86, i32 0.0208649, i7 87, i32 -0.00125185, i7 88, i32 0.0652894, i7 89, i32 -0.143576, i7 90, i32 0.0239854, i7 91, i32 0.0440028, i7 92, i32 0.176853, i7 93, i32 -0.0264487, i7 94, i32 0.0216512, i7 95, i32 -0.0176894, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 597 'sparsemux' 'tmp_159' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (1.18ns)   --->   "%tmp_160 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0301774, i7 1, i32 0.0768142, i7 2, i32 -0.0200171, i7 3, i32 -0.0535067, i7 4, i32 0.142515, i7 5, i32 -0.167628, i7 6, i32 0.0420139, i7 7, i32 0.048252, i7 8, i32 0.0376961, i7 9, i32 -0.0382704, i7 10, i32 0.0141319, i7 11, i32 -0.0424273, i7 12, i32 -0.132525, i7 13, i32 -0.0234364, i7 14, i32 -0.0421784, i7 15, i32 0.0045358, i7 16, i32 0.0441476, i7 17, i32 0.0407797, i7 18, i32 -0.0742929, i7 19, i32 -0.0337031, i7 20, i32 -0.0380583, i7 21, i32 -0.22934, i7 22, i32 -0.0234678, i7 23, i32 0.0270697, i7 24, i32 0.00297513, i7 25, i32 0.0424691, i7 26, i32 0.0436064, i7 27, i32 -0.163239, i7 28, i32 -0.137336, i7 29, i32 0.0710278, i7 30, i32 -0.22379, i7 31, i32 0.0153537, i7 32, i32 -0.19524, i7 33, i32 0.0189618, i7 34, i32 0.10655, i7 35, i32 0.101746, i7 36, i32 0.110836, i7 37, i32 -0.200409, i7 38, i32 0.217743, i7 39, i32 0.0048337, i7 40, i32 -0.0500075, i7 41, i32 0.128462, i7 42, i32 -0.0161027, i7 43, i32 -0.000210656, i7 44, i32 -0.0890877, i7 45, i32 3.62098e-05, i7 46, i32 0.00303126, i7 47, i32 0.127382, i7 48, i32 0.0102419, i7 49, i32 0.00464313, i7 50, i32 0.0137833, i7 51, i32 0.0338774, i7 52, i32 0.0336097, i7 53, i32 -0.0587074, i7 54, i32 0.00442113, i7 55, i32 0.0512562, i7 56, i32 -0.175808, i7 57, i32 -0.0241682, i7 58, i32 -0.00893873, i7 59, i32 0.0672687, i7 60, i32 -0.105943, i7 61, i32 -0.069194, i7 62, i32 0.0474461, i7 63, i32 -0.0280045, i7 64, i32 0.000844893, i7 65, i32 -0.145525, i7 66, i32 -0.0143842, i7 67, i32 0.0326675, i7 68, i32 -0.0325863, i7 69, i32 -0.0104868, i7 70, i32 0.0104293, i7 71, i32 0.0417459, i7 72, i32 -0.0128833, i7 73, i32 0.0288999, i7 74, i32 0.0842668, i7 75, i32 -0.0186731, i7 76, i32 -0.00196873, i7 77, i32 0.00131744, i7 78, i32 0.0149726, i7 79, i32 0.0430164, i7 80, i32 0.066614, i7 81, i32 0.00331554, i7 82, i32 0.0309376, i7 83, i32 0.207122, i7 84, i32 0.0163474, i7 85, i32 0.0270355, i7 86, i32 0.0704706, i7 87, i32 0.000609293, i7 88, i32 0.0229882, i7 89, i32 -0.0942501, i7 90, i32 0.0100627, i7 91, i32 0.0480515, i7 92, i32 -0.168573, i7 93, i32 -0.0567569, i7 94, i32 -0.00193412, i7 95, i32 0.0565726, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 598 'sparsemux' 'tmp_160' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (1.18ns)   --->   "%tmp_161 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0662353, i7 1, i32 0.0085771, i7 2, i32 0.0198255, i7 3, i32 -0.0923373, i7 4, i32 0.240787, i7 5, i32 -0.117462, i7 6, i32 0.0497907, i7 7, i32 0.0342747, i7 8, i32 0.0171302, i7 9, i32 0.402661, i7 10, i32 0.0142619, i7 11, i32 0.0563314, i7 12, i32 -0.128299, i7 13, i32 0.00941876, i7 14, i32 -0.0625897, i7 15, i32 -0.00896863, i7 16, i32 -0.276613, i7 17, i32 0.0351952, i7 18, i32 -0.0169925, i7 19, i32 -0.0686521, i7 20, i32 -0.121307, i7 21, i32 0.116519, i7 22, i32 -0.131744, i7 23, i32 -0.0123962, i7 24, i32 -0.000485783, i7 25, i32 0.0449746, i7 26, i32 0.066467, i7 27, i32 -0.0655439, i7 28, i32 -0.0673772, i7 29, i32 0.0392133, i7 30, i32 -0.188154, i7 31, i32 0.0890124, i7 32, i32 -0.187606, i7 33, i32 0.0342054, i7 34, i32 0.0926462, i7 35, i32 0.115918, i7 36, i32 0.00315873, i7 37, i32 -0.0285017, i7 38, i32 0.171183, i7 39, i32 0.00315616, i7 40, i32 0.0805958, i7 41, i32 -0.0280422, i7 42, i32 0.0061291, i7 43, i32 -0.135663, i7 44, i32 -0.0659125, i7 45, i32 -0.00187318, i7 46, i32 0.00372159, i7 47, i32 0.0432832, i7 48, i32 0.0218081, i7 49, i32 0.00325826, i7 50, i32 0.00362452, i7 51, i32 0.0385022, i7 52, i32 -0.0859223, i7 53, i32 -0.0416829, i7 54, i32 0.0101144, i7 55, i32 0.061602, i7 56, i32 -0.159389, i7 57, i32 -0.0189607, i7 58, i32 -0.0118388, i7 59, i32 0.0705913, i7 60, i32 -0.152227, i7 61, i32 0.00922133, i7 62, i32 0.024711, i7 63, i32 -0.00420997, i7 64, i32 -0.00402705, i7 65, i32 -0.102176, i7 66, i32 -0.0150946, i7 67, i32 0.0190526, i7 68, i32 -0.0272558, i7 69, i32 0.00847722, i7 70, i32 0.0220657, i7 71, i32 0.039112, i7 72, i32 -0.0208882, i7 73, i32 0.0304092, i7 74, i32 0.0999101, i7 75, i32 -0.0161985, i7 76, i32 -0.00699927, i7 77, i32 -0.0311662, i7 78, i32 0.00837545, i7 79, i32 -0.0596217, i7 80, i32 0.0464201, i7 81, i32 0.00742009, i7 82, i32 0.0202884, i7 83, i32 0.154001, i7 84, i32 0.0156192, i7 85, i32 0.0322834, i7 86, i32 0.0909592, i7 87, i32 0.00193019, i7 88, i32 -0.0177818, i7 89, i32 -0.0439714, i7 90, i32 0.00568375, i7 91, i32 0.0460556, i7 92, i32 -0.00510427, i7 93, i32 -0.0608224, i7 94, i32 -0.01232, i7 95, i32 0.101971, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 599 'sparsemux' 'tmp_161' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (1.18ns)   --->   "%tmp_162 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.105095, i7 1, i32 -0.0314592, i7 2, i32 0.0280488, i7 3, i32 -0.104117, i7 4, i32 0.203922, i7 5, i32 -0.0383689, i7 6, i32 0.0300341, i7 7, i32 -0.0228745, i7 8, i32 -0.0150829, i7 9, i32 -0.338785, i7 10, i32 0.0132552, i7 11, i32 -0.024046, i7 12, i32 -0.0987426, i7 13, i32 0.0338303, i7 14, i32 -0.0504371, i7 15, i32 -0.0141397, i7 16, i32 -0.0147556, i7 17, i32 0.0217398, i7 18, i32 0.0194646, i7 19, i32 -0.0851008, i7 20, i32 -0.157589, i7 21, i32 0.0424679, i7 22, i32 -0.158889, i7 23, i32 -0.0447608, i7 24, i32 -0.00451739, i7 25, i32 0.0440856, i7 26, i32 0.0642527, i7 27, i32 0.123636, i7 28, i32 0.0449274, i7 29, i32 0.0159508, i7 30, i32 -0.113547, i7 31, i32 0.138643, i7 32, i32 -0.163432, i7 33, i32 0.0473082, i7 34, i32 0.0598748, i7 35, i32 0.117253, i7 36, i32 -0.0479872, i7 37, i32 0.112598, i7 38, i32 0.102553, i7 39, i32 -0.00265364, i7 40, i32 0.0740755, i7 41, i32 -0.0701014, i7 42, i32 0.00603183, i7 43, i32 -0.1597, i7 44, i32 -0.0448081, i7 45, i32 -0.0104323, i7 46, i32 -0.00876093, i7 47, i32 -0.160284, i7 48, i32 0.0181486, i7 49, i32 0.000127133, i7 50, i32 0.00594687, i7 51, i32 0.0289926, i7 52, i32 -0.0182105, i7 53, i32 -0.0162045, i7 54, i32 0.00712002, i7 55, i32 0.0540504, i7 56, i32 -0.115029, i7 57, i32 -0.0137511, i7 58, i32 -0.00988274, i7 59, i32 0.0699413, i7 60, i32 -0.17361, i7 61, i32 0.00755232, i7 62, i32 -0.00628338, i7 63, i32 0.0134292, i7 64, i32 0.00450677, i7 65, i32 -0.0517879, i7 66, i32 -0.0100426, i7 67, i32 -0.0374948, i7 68, i32 -0.0231855, i7 69, i32 0.0213623, i7 70, i32 0.0272727, i7 71, i32 0.0291397, i7 72, i32 -0.0177152, i7 73, i32 0.0337661, i7 74, i32 0.0832959, i7 75, i32 -0.0154209, i7 76, i32 -0.0126714, i7 77, i32 -0.0515794, i7 78, i32 -0.0028961, i7 79, i32 0.0237454, i7 80, i32 0.0225284, i7 81, i32 -0.0182837, i7 82, i32 0.021571, i7 83, i32 0.0858318, i7 84, i32 0.0101063, i7 85, i32 0.0211894, i7 86, i32 0.0397406, i7 87, i32 0.00556421, i7 88, i32 -0.0317195, i7 89, i32 -0.0177288, i7 90, i32 0.0142699, i7 91, i32 0.0353699, i7 92, i32 0.129386, i7 93, i32 -0.0343868, i7 94, i32 -0.0296756, i7 95, i32 0.121908, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 600 'sparsemux' 'tmp_162' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 601 [1/1] (1.18ns)   --->   "%tmp_163 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0966636, i7 1, i32 -0.0336541, i7 2, i32 0.0140914, i7 3, i32 -0.100628, i7 4, i32 0.0724411, i7 5, i32 0.0143551, i7 6, i32 0.0238368, i7 7, i32 -0.0285202, i7 8, i32 -0.0309366, i7 9, i32 -0.0196625, i7 10, i32 0.0128291, i7 11, i32 0.00363963, i7 12, i32 -0.0529118, i7 13, i32 0.00910789, i7 14, i32 -0.0214464, i7 15, i32 -0.0139698, i7 16, i32 0.155124, i7 17, i32 0.0172357, i7 18, i32 -0.00555945, i7 19, i32 -0.0183862, i7 20, i32 -0.0695958, i7 21, i32 -0.0829737, i7 22, i32 -0.092027, i7 23, i32 -0.043486, i7 24, i32 -0.00173254, i7 25, i32 0.0292367, i7 26, i32 0.0526484, i7 27, i32 0.203775, i7 28, i32 0.103605, i7 29, i32 0.0146991, i7 30, i32 -0.016051, i7 31, i32 0.0029357, i7 32, i32 -0.122255, i7 33, i32 0.0403212, i7 34, i32 0.0397761, i7 35, i32 0.0841006, i7 36, i32 0.00618064, i7 37, i32 0.065818, i7 38, i32 0.0493798, i7 39, i32 -0.00829238, i7 40, i32 -0.01108, i7 41, i32 0.00349651, i7 42, i32 0.000108344, i7 43, i32 0.00839375, i7 44, i32 -0.0153264, i7 45, i32 -0.00323468, i7 46, i32 -0.00557053, i7 47, i32 0.126936, i7 48, i32 0.0217482, i7 49, i32 0.00578085, i7 50, i32 0.00587003, i7 51, i32 0.0337138, i7 52, i32 0.0386259, i7 53, i32 0.0157815, i7 54, i32 0.00274983, i7 55, i32 0.0350068, i7 56, i32 -0.0702147, i7 57, i32 -0.00847188, i7 58, i32 -0.0129568, i7 59, i32 0.0659766, i7 60, i32 -0.153614, i7 61, i32 0.0191918, i7 62, i32 -0.0291912, i7 63, i32 0.016776, i7 64, i32 0.00410512, i7 65, i32 -0.013852, i7 66, i32 -0.00407062, i7 67, i32 -0.0474823, i7 68, i32 -0.0171485, i7 69, i32 0.0299271, i7 70, i32 0.0268297, i7 71, i32 0.0273793, i7 72, i32 -0.0213831, i7 73, i32 0.0289152, i7 74, i32 0.0628877, i7 75, i32 -0.00992883, i7 76, i32 -0.00375229, i7 77, i32 -0.0634281, i7 78, i32 -0.00232741, i7 79, i32 0.00898328, i7 80, i32 0.00776067, i7 81, i32 -0.0310462, i7 82, i32 0.0255457, i7 83, i32 0.0383263, i7 84, i32 0.0113063, i7 85, i32 0.0148091, i7 86, i32 -0.0206665, i7 87, i32 0.00886183, i7 88, i32 -0.0271313, i7 89, i32 -0.00685661, i7 90, i32 0.00164405, i7 91, i32 0.0294701, i7 92, i32 -0.0921592, i7 93, i32 -0.0150099, i7 94, i32 -0.035525, i7 95, i32 0.117718, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 601 'sparsemux' 'tmp_163' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (1.18ns)   --->   "%tmp_164 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0671656, i7 1, i32 -0.0236562, i7 2, i32 0.0366565, i7 3, i32 -0.109443, i7 4, i32 -0.0439764, i7 5, i32 0.0519056, i7 6, i32 -0.00842337, i7 7, i32 -0.0134423, i7 8, i32 -0.0418592, i7 9, i32 0.0933429, i7 10, i32 0.0160217, i7 11, i32 0.00289525, i7 12, i32 -0.0199514, i7 13, i32 -0.00934134, i7 14, i32 -0.000557059, i7 15, i32 -0.0210075, i7 16, i32 -0.0170414, i7 17, i32 0.0131378, i7 18, i32 0.00280583, i7 19, i32 0.0444794, i7 20, i32 0.0241266, i7 21, i32 0.0357269, i7 22, i32 -0.0325532, i7 23, i32 0.0352282, i7 24, i32 9.93138e-06, i7 25, i32 0.0253824, i7 26, i32 0.043863, i7 27, i32 0.055763, i7 28, i32 0.0985202, i7 29, i32 0.0197329, i7 30, i32 0.0662111, i7 31, i32 -0.0719914, i7 32, i32 -0.109162, i7 33, i32 0.0350023, i7 34, i32 0.0116838, i7 35, i32 0.0706313, i7 36, i32 0.00644349, i7 37, i32 -0.0165832, i7 38, i32 0.0129541, i7 39, i32 -0.0514395, i7 40, i32 -0.00540778, i7 41, i32 0.00348459, i7 42, i32 0.0117407, i7 43, i32 0.0810925, i7 44, i32 0.000494486, i7 45, i32 0.00521498, i7 46, i32 -0.00921415, i7 47, i32 -0.035467, i7 48, i32 0.0223541, i7 49, i32 0.00336525, i7 50, i32 -0.000473852, i7 51, i32 0.03025, i7 52, i32 -0.0124333, i7 53, i32 0.0213649, i7 54, i32 0.00133368, i7 55, i32 0.0146986, i7 56, i32 -0.0299321, i7 57, i32 0.000548554, i7 58, i32 -0.0176541, i7 59, i32 0.0550359, i7 60, i32 -0.124493, i7 61, i32 0.0119746, i7 62, i32 -0.0444615, i7 63, i32 0.0155415, i7 64, i32 0.00228774, i7 65, i32 0.0112845, i7 66, i32 -0.00230807, i7 67, i32 -0.0478059, i7 68, i32 -0.0121609, i7 69, i32 0.0330959, i7 70, i32 0.0271617, i7 71, i32 0.0182947, i7 72, i32 -0.0428691, i7 73, i32 0.0228133, i7 74, i32 0.0336022, i7 75, i32 -0.00373932, i7 76, i32 0.00891867, i7 77, i32 -0.0661924, i7 78, i32 -0.00311137, i7 79, i32 0.000322607, i7 80, i32 0.0100089, i7 81, i32 -0.0355884, i7 82, i32 0.0388479, i7 83, i32 -0.00482772, i7 84, i32 0.0212878, i7 85, i32 0.022074, i7 86, i32 -0.0639992, i7 87, i32 0.0218205, i7 88, i32 -0.0152741, i7 89, i32 0.00792917, i7 90, i32 0.00458043, i7 91, i32 0.0207465, i7 92, i32 0.032441, i7 93, i32 0.00794323, i7 94, i32 -0.0385493, i7 95, i32 0.115201, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 602 'sparsemux' 'tmp_164' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (1.18ns)   --->   "%tmp_165 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0413574, i7 1, i32 0.052285, i7 2, i32 -0.0805498, i7 3, i32 0.122403, i7 4, i32 0.0245747, i7 5, i32 -0.0131668, i7 6, i32 0.0368593, i7 7, i32 0.00660034, i7 8, i32 -0.0213871, i7 9, i32 -0.0204577, i7 10, i32 0.0150562, i7 11, i32 0.0230647, i7 12, i32 0.0271398, i7 13, i32 -0.0429158, i7 14, i32 -0.0220541, i7 15, i32 0.00999124, i7 16, i32 -0.00334606, i7 17, i32 -0.0477907, i7 18, i32 0.0285381, i7 19, i32 -0.0211442, i7 20, i32 0.0731159, i7 21, i32 0.0144733, i7 22, i32 -0.0558844, i7 23, i32 -0.0667946, i7 24, i32 -0.00251303, i7 25, i32 0.00430527, i7 26, i32 -0.0885929, i7 27, i32 -0.00201587, i7 28, i32 0.0599888, i7 29, i32 -0.0286634, i7 30, i32 0.0901633, i7 31, i32 -0.116099, i7 32, i32 0.0505525, i7 33, i32 -0.0623324, i7 34, i32 -0.0683111, i7 35, i32 0.115208, i7 36, i32 0.0393475, i7 37, i32 -0.046189, i7 38, i32 -0.045371, i7 39, i32 0.00236816, i7 40, i32 -0.015366, i7 41, i32 0.0376511, i7 42, i32 -0.00884668, i7 43, i32 -0.00354081, i7 44, i32 -0.0232038, i7 45, i32 -0.00844613, i7 46, i32 0.00154017, i7 47, i32 0.0103607, i7 48, i32 -4.53949e-06, i7 49, i32 0.0221984, i7 50, i32 -0.00837977, i7 51, i32 0.0157879, i7 52, i32 -0.00595572, i7 53, i32 0.00822379, i7 54, i32 -0.0485881, i7 55, i32 -0.0745492, i7 56, i32 0.00176649, i7 57, i32 -0.0115797, i7 58, i32 0.00604718, i7 59, i32 0.00292643, i7 60, i32 0.08633, i7 61, i32 0.00682996, i7 62, i32 -0.0211311, i7 63, i32 0.0101119, i7 64, i32 0.00460736, i7 65, i32 0.0229808, i7 66, i32 0.00681911, i7 67, i32 0.0289125, i7 68, i32 0.00268268, i7 69, i32 -0.0630847, i7 70, i32 -0.0617193, i7 71, i32 0.0385329, i7 72, i32 0.0257433, i7 73, i32 -0.0477875, i7 74, i32 -0.0596791, i7 75, i32 -0.0258726, i7 76, i32 -0.0101404, i7 77, i32 0.0499654, i7 78, i32 -0.00926902, i7 79, i32 0.0339883, i7 80, i32 0.0132367, i7 81, i32 0.0167433, i7 82, i32 0.0754724, i7 83, i32 0.0421774, i7 84, i32 0.013992, i7 85, i32 0.0346311, i7 86, i32 -0.00138431, i7 87, i32 -0.00407861, i7 88, i32 -0.00694941, i7 89, i32 -0.00624516, i7 90, i32 -0.053385, i7 91, i32 0.00190532, i7 92, i32 0.00315815, i7 93, i32 0.0121995, i7 94, i32 0.0385811, i7 95, i32 -0.091937, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 603 'sparsemux' 'tmp_165' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (1.18ns)   --->   "%tmp_166 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0429371, i7 1, i32 0.148527, i7 2, i32 -0.0414594, i7 3, i32 0.111591, i7 4, i32 -0.00730888, i7 5, i32 -0.0283958, i7 6, i32 0.0268646, i7 7, i32 -0.0954878, i7 8, i32 -0.0193265, i7 9, i32 -0.0130124, i7 10, i32 0.0156413, i7 11, i32 0.0422942, i7 12, i32 0.00955715, i7 13, i32 0.0126019, i7 14, i32 0.0229539, i7 15, i32 0.0164971, i7 16, i32 -0.00366712, i7 17, i32 -0.0446151, i7 18, i32 0.176367, i7 19, i32 0.0121919, i7 20, i32 0.138852, i7 21, i32 -0.0802256, i7 22, i32 -0.0492199, i7 23, i32 0.0347715, i7 24, i32 -0.00969969, i7 25, i32 0.0103045, i7 26, i32 -0.0607762, i7 27, i32 0.0337317, i7 28, i32 0.0912252, i7 29, i32 0.00377347, i7 30, i32 0.10657, i7 31, i32 0.00867599, i7 32, i32 0.0329637, i7 33, i32 -0.0430333, i7 34, i32 -0.0449138, i7 35, i32 0.130923, i7 36, i32 0.0688656, i7 37, i32 -0.0477239, i7 38, i32 -0.13112, i7 39, i32 -0.0050257, i7 40, i32 0.00026202, i7 41, i32 -0.0306197, i7 42, i32 0.00968138, i7 43, i32 -0.112074, i7 44, i32 -0.0226109, i7 45, i32 -8.48588e-05, i7 46, i32 -0.00826608, i7 47, i32 -0.0160606, i7 48, i32 -0.00548737, i7 49, i32 0.0383336, i7 50, i32 -0.0118875, i7 51, i32 0.0139937, i7 52, i32 -0.00411239, i7 53, i32 0.0241805, i7 54, i32 -0.0244006, i7 55, i32 -0.072456, i7 56, i32 -0.00937699, i7 57, i32 -0.0282124, i7 58, i32 0.00817803, i7 59, i32 -0.000172601, i7 60, i32 0.081074, i7 61, i32 0.00385797, i7 62, i32 -0.0168096, i7 63, i32 0.00452437, i7 64, i32 0.000147613, i7 65, i32 -0.00795873, i7 66, i32 0.00884138, i7 67, i32 0.0293964, i7 68, i32 0.00416043, i7 69, i32 -0.0612135, i7 70, i32 -0.0693679, i7 71, i32 0.0398801, i7 72, i32 0.00959572, i7 73, i32 -0.0430906, i7 74, i32 -0.0716087, i7 75, i32 -0.0189405, i7 76, i32 -0.0322437, i7 77, i32 0.0550289, i7 78, i32 -0.00739055, i7 79, i32 -0.130214, i7 80, i32 -0.00620507, i7 81, i32 0.0079093, i7 82, i32 0.0734834, i7 83, i32 0.105002, i7 84, i32 0.0122423, i7 85, i32 0.0240221, i7 86, i32 -0.00336795, i7 87, i32 -0.00945364, i7 88, i32 -0.0100282, i7 89, i32 -0.0352644, i7 90, i32 -0.0211763, i7 91, i32 0.00478818, i7 92, i32 0.0331707, i7 93, i32 0.00284046, i7 94, i32 0.0384241, i7 95, i32 -0.165608, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 604 'sparsemux' 'tmp_166' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (1.18ns)   --->   "%tmp_167 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.010656, i7 1, i32 0.235374, i7 2, i32 -0.0543312, i7 3, i32 0.110169, i7 4, i32 -0.0622079, i7 5, i32 -0.020592, i7 6, i32 0.0281683, i7 7, i32 -0.0729204, i7 8, i32 -0.0121134, i7 9, i32 0.108217, i7 10, i32 0.0161325, i7 11, i32 -0.18098, i7 12, i32 -0.0216712, i7 13, i32 0.0921862, i7 14, i32 0.0474133, i7 15, i32 0.0337415, i7 16, i32 0.000425565, i7 17, i32 -0.0615609, i7 18, i32 -0.187138, i7 19, i32 0.0431979, i7 20, i32 0.065115, i7 21, i32 0.176056, i7 22, i32 -0.0489613, i7 23, i32 0.280182, i7 24, i32 0.00135809, i7 25, i32 0.0209358, i7 26, i32 -0.0530065, i7 27, i32 0.0773001, i7 28, i32 0.0567044, i7 29, i32 0.0205885, i7 30, i32 0.0520894, i7 31, i32 0.208977, i7 32, i32 0.0157153, i7 33, i32 -0.0417344, i7 34, i32 -0.0099191, i7 35, i32 0.178974, i7 36, i32 -0.0745126, i7 37, i32 0.108191, i7 38, i32 -0.23389, i7 39, i32 -0.00054632, i7 40, i32 0.0556318, i7 41, i32 -0.0860593, i7 42, i32 0.00889594, i7 43, i32 -0.0868183, i7 44, i32 -0.037536, i7 45, i32 0.00118328, i7 46, i32 -0.00440815, i7 47, i32 0.0393124, i7 48, i32 0.000220992, i7 49, i32 0.0236507, i7 50, i32 -0.0137902, i7 51, i32 0.0184881, i7 52, i32 -0.00760192, i7 53, i32 0.01839, i7 54, i32 0.0222491, i7 55, i32 -0.0506905, i7 56, i32 -0.0302602, i7 57, i32 -0.0249613, i7 58, i32 0.00744932, i7 59, i32 0.00815088, i7 60, i32 0.0785602, i7 61, i32 0.00326944, i7 62, i32 0.00831125, i7 63, i32 0.00688471, i7 64, i32 -0.00256003, i7 65, i32 -0.0556787, i7 66, i32 0.0118766, i7 67, i32 0.0331085, i7 68, i32 0.00101991, i7 69, i32 -0.0614306, i7 70, i32 -0.0653909, i7 71, i32 0.03894, i7 72, i32 0.00127319, i7 73, i32 -0.0502797, i7 74, i32 -0.0630551, i7 75, i32 -0.0199055, i7 76, i32 -0.0297185, i7 77, i32 0.0557676, i7 78, i32 -0.000204804, i7 79, i32 0.134656, i7 80, i32 -0.0516219, i7 81, i32 0.0215226, i7 82, i32 0.0778688, i7 83, i32 0.170186, i7 84, i32 0.00909127, i7 85, i32 0.024532, i7 86, i32 0.00193184, i7 87, i32 -0.0107312, i7 88, i32 -0.0037627, i7 89, i32 -0.0685013, i7 90, i32 0.00646642, i7 91, i32 0.00917136, i7 92, i32 -0.0193233, i7 93, i32 0.00587114, i7 94, i32 0.0384584, i7 95, i32 -0.223757, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 605 'sparsemux' 'tmp_167' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (1.18ns)   --->   "%tmp_168 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0584869, i7 1, i32 0.231354, i7 2, i32 -0.0374415, i7 3, i32 0.0808576, i7 4, i32 -0.148592, i7 5, i32 0.0108704, i7 6, i32 0.0240971, i7 7, i32 0.00420029, i7 8, i32 0.0203443, i7 9, i32 -0.142128, i7 10, i32 0.0134192, i7 11, i32 0.113542, i7 12, i32 -0.0667468, i7 13, i32 0.0400639, i7 14, i32 0.0612481, i7 15, i32 0.0476069, i7 16, i32 -0.0148474, i7 17, i32 -0.0737625, i7 18, i32 -0.256405, i7 19, i32 0.0645957, i7 20, i32 -0.0903034, i7 21, i32 -0.153535, i7 22, i32 -0.00070133, i7 23, i32 -0.134486, i7 24, i32 -0.00102525, i7 25, i32 0.0382071, i7 26, i32 -0.0451236, i7 27, i32 0.079401, i7 28, i32 0.00873817, i7 29, i32 0.045178, i7 30, i32 -0.0795491, i7 31, i32 0.134783, i7 32, i32 -0.00841064, i7 33, i32 -0.0369545, i7 34, i32 0.0263778, i7 35, i32 0.219997, i7 36, i32 -0.124653, i7 37, i32 0.181076, i7 38, i32 -0.327379, i7 39, i32 0.00697096, i7 40, i32 0.118372, i7 41, i32 -0.00439628, i7 42, i32 0.0060605, i7 43, i32 0.106436, i7 44, i32 -0.0580514, i7 45, i32 -0.00747228, i7 46, i32 -0.00964405, i7 47, i32 -0.104295, i7 48, i32 0.00181938, i7 49, i32 -0.0677599, i7 50, i32 -0.00106435, i7 51, i32 0.0227045, i7 52, i32 0.0239217, i7 53, i32 -9.59428e-05, i7 54, i32 0.0456078, i7 55, i32 -0.0165309, i7 56, i32 -0.0665556, i7 57, i32 -0.0267479, i7 58, i32 0.00234933, i7 59, i32 0.0115232, i7 60, i32 0.0630622, i7 61, i32 0.0362991, i7 62, i32 0.0520338, i7 63, i32 -0.00900533, i7 64, i32 -0.00639842, i7 65, i32 -0.112027, i7 66, i32 0.00171588, i7 67, i32 0.0374401, i7 68, i32 -0.0012582, i7 69, i32 -0.0561851, i7 70, i32 -0.045045, i7 71, i32 0.0422804, i7 72, i32 -0.000900394, i7 73, i32 -0.036315, i7 74, i32 -0.0296168, i7 75, i32 -0.0148007, i7 76, i32 -0.0188845, i7 77, i32 0.0491688, i7 78, i32 -0.0020755, i7 79, i32 0.0323568, i7 80, i32 -0.105923, i7 81, i32 0.0207777, i7 82, i32 0.0686968, i7 83, i32 0.226354, i7 84, i32 0.00259239, i7 85, i32 0.021835, i7 86, i32 0.00514642, i7 87, i32 -0.0143352, i7 88, i32 0.0202304, i7 89, i32 -0.0962367, i7 90, i32 0.0259693, i7 91, i32 0.0139886, i7 92, i32 -0.0488591, i7 93, i32 -0.00291638, i7 94, i32 0.0398665, i7 95, i32 -0.209557, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 606 'sparsemux' 'tmp_168' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (1.18ns)   --->   "%tmp_169 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.147777, i7 1, i32 0.117464, i7 2, i32 -0.0200463, i7 3, i32 0.0308746, i7 4, i32 -0.23275, i7 5, i32 0.03812, i7 6, i32 0.0280484, i7 7, i32 0.0985773, i7 8, i32 0.0390001, i7 9, i32 0.074484, i7 10, i32 0.0161718, i7 11, i32 0.131397, i7 12, i32 -0.115408, i7 13, i32 -0.00974932, i7 14, i32 0.0591276, i7 15, i32 0.0402188, i7 16, i32 -0.000179026, i7 17, i32 -0.0721336, i7 18, i32 0.149478, i7 19, i32 0.0678591, i7 20, i32 -0.159804, i7 21, i32 -0.036832, i7 22, i32 0.122479, i7 23, i32 -0.280813, i7 24, i32 -0.00480283, i7 25, i32 0.0530571, i7 26, i32 -0.0152927, i7 27, i32 0.0458903, i7 28, i32 -0.0598881, i7 29, i32 0.0654872, i7 30, i32 -0.190023, i7 31, i32 -0.190526, i7 32, i32 -0.036638, i7 33, i32 -0.0121408, i7 34, i32 0.0560663, i7 35, i32 0.215267, i7 36, i32 -0.0507368, i7 37, i32 -0.0567467, i7 38, i32 -0.373572, i7 39, i32 0.00212255, i7 40, i32 0.0183144, i7 41, i32 0.102786, i7 42, i32 0.000154917, i7 43, i32 0.182149, i7 44, i32 -0.0587642, i7 45, i32 0.00147115, i7 46, i32 -0.00536094, i7 47, i32 0.211591, i7 48, i32 -0.00109917, i7 49, i32 -0.0666526, i7 50, i32 0.00642297, i7 51, i32 0.0331101, i7 52, i32 0.013216, i7 53, i32 -0.0361466, i7 54, i32 0.0326631, i7 55, i32 0.0325118, i7 56, i32 -0.124053, i7 57, i32 -0.0280712, i7 58, i32 0.00383656, i7 59, i32 0.019195, i7 60, i32 0.0298346, i7 61, i32 -0.027166, i7 62, i32 0.105016, i7 63, i32 -0.0278875, i7 64, i32 -0.00614768, i7 65, i32 -0.174948, i7 66, i32 -0.00932649, i7 67, i32 0.0185754, i7 68, i32 -0.0085431, i7 69, i32 -0.0394234, i7 70, i32 -0.0199103, i7 71, i32 0.0384639, i7 72, i32 -0.0112408, i7 73, i32 -0.0282066, i7 74, i32 0.00378513, i7 75, i32 -0.0158039, i7 76, i32 -0.0136756, i7 77, i32 0.0410742, i7 78, i32 -0.00100558, i7 79, i32 -0.204743, i7 80, i32 -0.0730175, i7 81, i32 0.0251507, i7 82, i32 0.0510448, i7 83, i32 0.2558, i7 84, i32 0.00985207, i7 85, i32 0.0232893, i7 86, i32 0.0173188, i7 87, i32 0.00272536, i7 88, i32 0.0593425, i7 89, i32 -0.102361, i7 90, i32 0.0315893, i7 91, i32 0.0246181, i7 92, i32 0.0775346, i7 93, i32 -0.0125845, i7 94, i32 0.0248058, i7 95, i32 -0.134575, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 607 'sparsemux' 'tmp_169' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (1.18ns)   --->   "%tmp_170 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.22717, i7 1, i32 -0.0465469, i7 2, i32 -0.0154025, i7 3, i32 -0.00837886, i7 4, i32 -0.187615, i7 5, i32 0.076507, i7 6, i32 0.0242303, i7 7, i32 0.0839892, i7 8, i32 0.0503577, i7 9, i32 0.126602, i7 10, i32 0.0140788, i7 11, i32 -0.171786, i7 12, i32 -0.130909, i7 13, i32 -0.00846261, i7 14, i32 0.0270684, i7 15, i32 0.0315896, i7 16, i32 0.180337, i7 17, i32 -0.0509273, i7 18, i32 0.133916, i7 19, i32 0.0027492, i7 20, i32 -0.167792, i7 21, i32 0.230553, i7 22, i32 0.230813, i7 23, i32 0.107836, i7 24, i32 0.000698506, i7 25, i32 0.0707805, i7 26, i32 0.0238906, i7 27, i32 -0.0612206, i7 28, i32 -0.143496, i7 29, i32 0.0810801, i7 30, i32 -0.246172, i7 31, i32 -0.251779, i7 32, i32 -0.0732615, i7 33, i32 0.00434012, i7 34, i32 0.062345, i7 35, i32 0.178038, i7 36, i32 0.0305275, i7 37, i32 -0.279988, i7 38, i32 -0.360841, i7 39, i32 -0.0012844, i7 40, i32 -0.179543, i7 41, i32 0.122812, i7 42, i32 -0.00516457, i7 43, i32 0.0950665, i7 44, i32 -0.0516717, i7 45, i32 -0.00341404, i7 46, i32 -0.0030729, i7 47, i32 -0.234322, i7 48, i32 0.00162722, i7 49, i32 -0.00797142, i7 50, i32 0.0109456, i7 51, i32 0.0410001, i7 52, i32 0.0279868, i7 53, i32 -0.0596818, i7 54, i32 0.0116043, i7 55, i32 0.0741441, i7 56, i32 -0.177141, i7 57, i32 -0.0275825, i7 58, i32 -0.000598387, i7 59, i32 0.0344321, i7 60, i32 -0.0124872, i7 61, i32 -0.127754, i7 62, i32 0.130031, i7 63, i32 -0.0631024, i7 64, i32 -0.0106358, i7 65, i32 -0.200343, i7 66, i32 -0.0162355, i7 67, i32 0.0269154, i7 68, i32 -0.0187974, i7 69, i32 -0.020938, i7 70, i32 0.0030026, i7 71, i32 0.0350407, i7 72, i32 -0.0142593, i7 73, i32 -0.015589, i7 74, i32 0.0378152, i7 75, i32 -0.0251866, i7 76, i32 -0.00437106, i7 77, i32 0.0249853, i7 78, i32 0.00184396, i7 79, i32 0.135131, i7 80, i32 0.00793858, i7 81, i32 0.0125974, i7 82, i32 0.0157588, i7 83, i32 0.254384, i7 84, i32 0.012336, i7 85, i32 0.0306833, i7 86, i32 0.043492, i7 87, i32 -0.000352788, i7 88, i32 0.091581, i7 89, i32 -0.0822154, i7 90, i32 0.0195432, i7 91, i32 0.0263585, i7 92, i32 0.0112638, i7 93, i32 -0.0469961, i7 94, i32 0.00823795, i7 95, i32 -0.0370441, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 608 'sparsemux' 'tmp_170' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (1.18ns)   --->   "%tmp_171 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.216511, i7 1, i32 -0.143068, i7 2, i32 -0.00435399, i7 3, i32 -0.0486301, i7 4, i32 0.00270215, i7 5, i32 0.121946, i7 6, i32 0.0235692, i7 7, i32 0.0345349, i7 8, i32 0.0373247, i7 9, i32 -0.348595, i7 10, i32 0.0125889, i7 11, i32 0.006553, i7 12, i32 -0.113666, i7 13, i32 -0.0514316, i7 14, i32 -0.0115128, i7 15, i32 -0.000302494, i7 16, i32 -0.0672961, i7 17, i32 -0.0192418, i7 18, i32 -0.0366801, i7 19, i32 -0.0945267, i7 20, i32 -0.169903, i7 21, i32 -0.259197, i7 22, i32 0.242643, i7 23, i32 0.0647248, i7 24, i32 -0.0007022, i7 25, i32 0.0577773, i7 26, i32 0.0500708, i7 27, i32 -0.201476, i7 28, i32 -0.14795, i7 29, i32 0.0802307, i7 30, i32 -0.226722, i7 31, i32 0.016999, i7 32, i32 -0.119267, i7 33, i32 0.0320511, i7 34, i32 0.0696102, i7 35, i32 0.149433, i7 36, i32 0.141703, i7 37, i32 -0.130716, i7 38, i32 -0.298331, i7 39, i32 -2.14091e-05, i7 40, i32 -0.150408, i7 41, i32 0.0145013, i7 42, i32 -0.00809159, i7 43, i32 0.0019752, i7 44, i32 -0.0475757, i7 45, i32 -0.00273593, i7 46, i32 -0.00551049, i7 47, i32 0.083955, i7 48, i32 0.00769732, i7 49, i32 0.0138343, i7 50, i32 0.0101862, i7 51, i32 0.0359824, i7 52, i32 -0.0128149, i7 53, i32 -0.0501374, i7 54, i32 0.000492407, i7 55, i32 0.104101, i7 56, i32 -0.193346, i7 57, i32 -0.026814, i7 58, i32 -0.00751967, i7 59, i32 0.042532, i7 60, i32 -0.0651424, i7 61, i32 -0.0254961, i7 62, i32 0.124476, i7 63, i32 -0.063669, i7 64, i32 -0.00866965, i7 65, i32 -0.178594, i7 66, i32 -0.0145005, i7 67, i32 0.0500988, i7 68, i32 -0.0210914, i7 69, i32 -0.000945839, i7 70, i32 0.0216993, i7 71, i32 0.0275547, i7 72, i32 -0.0114679, i7 73, i32 0.000312847, i7 74, i32 0.0654405, i7 75, i32 -0.0227367, i7 76, i32 0.00157979, i7 77, i32 -0.00236146, i7 78, i32 0.00444823, i7 79, i32 -0.0342282, i7 80, i32 0.0545536, i7 81, i32 0.000683995, i7 82, i32 -0.0222258, i7 83, i32 0.222048, i7 84, i32 0.0157049, i7 85, i32 0.0332899, i7 86, i32 0.0932254, i7 87, i32 0.00257122, i7 88, i32 0.0725276, i7 89, i32 -0.047888, i7 90, i32 0.00686657, i7 91, i32 0.0357297, i7 92, i32 -0.138736, i7 93, i32 -0.0899658, i7 94, i32 -0.0128909, i7 95, i32 0.0413087, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 609 'sparsemux' 'tmp_171' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (1.18ns)   --->   "%tmp_172 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.127859, i7 1, i32 -0.138566, i7 2, i32 0.0270422, i7 3, i32 -0.0938066, i7 4, i32 0.190869, i7 5, i32 0.174168, i7 6, i32 0.0303014, i7 7, i32 0.00136324, i7 8, i32 0.0264695, i7 9, i32 0.28397, i7 10, i32 0.0150009, i7 11, i32 0.0541491, i7 12, i32 -0.0633305, i7 13, i32 -0.0571544, i7 14, i32 -0.0438441, i7 15, i32 -0.0220991, i7 16, i32 -0.277633, i7 17, i32 0.00614623, i7 18, i32 -0.0279883, i7 19, i32 -0.0955918, i7 20, i32 -0.053746, i7 21, i32 0.133396, i7 22, i32 0.166435, i7 23, i32 0.02565, i7 24, i32 2.21119e-05, i7 25, i32 0.0461491, i7 26, i32 0.0604175, i7 27, i32 -0.250786, i7 28, i32 -0.087582, i7 29, i32 0.0620941, i7 30, i32 -0.139461, i7 31, i32 0.0913152, i7 32, i32 -0.13432, i7 33, i32 0.055721, i7 34, i32 0.0454785, i7 35, i32 0.127111, i7 36, i32 0.0135575, i7 37, i32 0.159121, i7 38, i32 -0.193874, i7 39, i32 0.00152876, i7 40, i32 0.0357074, i7 41, i32 -0.0634067, i7 42, i32 0.00602618, i7 43, i32 -0.162706, i7 44, i32 -0.0353281, i7 45, i32 0.0068725, i7 46, i32 -0.00187355, i7 47, i32 0.14373, i7 48, i32 0.00990456, i7 49, i32 0.00920643, i7 50, i32 0.000628776, i7 51, i32 0.0352112, i7 52, i32 -0.119972, i7 53, i32 -0.0393743, i7 54, i32 0.0049685, i7 55, i32 0.121538, i7 56, i32 -0.178881, i7 57, i32 -0.0194148, i7 58, i32 -0.0131364, i7 59, i32 0.0434703, i7 60, i32 -0.111006, i7 61, i32 0.0386824, i7 62, i32 0.0845413, i7 63, i32 -0.0300925, i7 64, i32 -0.0090984, i7 65, i32 -0.119505, i7 66, i32 -0.0173498, i7 67, i32 -0.0172259, i7 68, i32 -0.0188213, i7 69, i32 0.0226033, i7 70, i32 0.0301954, i7 71, i32 0.0299693, i7 72, i32 -0.0198285, i7 73, i32 0.0047479, i7 74, i32 0.0710454, i7 75, i32 -0.0168898, i7 76, i32 0.00365758, i7 77, i32 -0.0370888, i7 78, i32 -0.00219764, i7 79, i32 -0.0315628, i7 80, i32 0.0489296, i7 81, i32 -0.00601435, i7 82, i32 -0.0388629, i7 83, i32 0.164696, i7 84, i32 0.0150874, i7 85, i32 0.0307074, i7 86, i32 0.0755034, i7 87, i32 0.00808495, i7 88, i32 0.0176623, i7 89, i32 -0.0149613, i7 90, i32 0.00511968, i7 91, i32 0.0318636, i7 92, i32 0.142063, i7 93, i32 -0.0755886, i7 94, i32 -0.037863, i7 95, i32 0.087929, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 610 'sparsemux' 'tmp_172' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (1.18ns)   --->   "%tmp_173 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0264072, i7 1, i32 -0.09582, i7 2, i32 0.0280828, i7 3, i32 -0.101415, i7 4, i32 0.250154, i7 5, i32 0.206997, i7 6, i32 0.00882388, i7 7, i32 -0.0285862, i7 8, i32 -0.00141789, i7 9, i32 0.0544079, i7 10, i32 0.0115038, i7 11, i32 -0.0261333, i7 12, i32 -0.00495418, i7 13, i32 0.00514276, i7 14, i32 -0.0558247, i7 15, i32 -0.0296043, i7 16, i32 0.0905643, i7 17, i32 0.015408, i7 18, i32 -0.00195616, i7 19, i32 -0.0612672, i7 20, i32 0.119796, i7 21, i32 0.0426787, i7 22, i32 0.0310617, i7 23, i32 0.0291823, i7 24, i32 -0.00359167, i7 25, i32 0.0407916, i7 26, i32 0.0575169, i7 27, i32 -0.133433, i7 28, i32 0.0418843, i7 29, i32 0.03683, i7 30, i32 -0.0212259, i7 31, i32 0.146328, i7 32, i32 -0.136293, i7 33, i32 0.0788113, i7 34, i32 0.0197803, i7 35, i32 0.0998677, i7 36, i32 -0.0775495, i7 37, i32 0.161394, i7 38, i32 -0.100352, i7 39, i32 0.00849222, i7 40, i32 0.0916243, i7 41, i32 -0.0430797, i7 42, i32 0.00621643, i7 43, i32 -0.17275, i7 44, i32 -0.0262758, i7 45, i32 -0.00532671, i7 46, i32 -0.00637717, i7 47, i32 -0.241863, i7 48, i32 0.00292367, i7 49, i32 0.005768, i7 50, i32 0.00354924, i7 51, i32 0.033767, i7 52, i32 0.0699029, i7 53, i32 -0.0113041, i7 54, i32 0.00635693, i7 55, i32 0.104976, i7 56, i32 -0.134116, i7 57, i32 -0.0149025, i7 58, i32 -0.0142704, i7 59, i32 0.0512876, i7 60, i32 -0.138354, i7 61, i32 0.0175221, i7 62, i32 0.0297928, i7 63, i32 -0.00443014, i7 64, i32 -0.000397352, i7 65, i32 -0.0679679, i7 66, i32 -0.00724401, i7 67, i32 -0.0737774, i7 68, i32 -0.008457, i7 69, i32 0.0301892, i7 70, i32 0.0341557, i7 71, i32 0.0178499, i7 72, i32 -0.0259874, i7 73, i32 0.0175469, i7 74, i32 0.047011, i7 75, i32 -0.0136352, i7 76, i32 0.000712663, i7 77, i32 -0.0598816, i7 78, i32 -0.00506141, i7 79, i32 0.0398169, i7 80, i32 0.0235707, i7 81, i32 -0.035726, i7 82, i32 -0.0304053, i7 83, i32 0.101364, i7 84, i32 0.00847682, i7 85, i32 0.0252039, i7 86, i32 0.00752386, i7 87, i32 0.0072371, i7 88, i32 -0.0091424, i7 89, i32 0.00156632, i7 90, i32 0.00584912, i7 91, i32 0.0229259, i7 92, i32 -0.0507726, i7 93, i32 -0.0307623, i7 94, i32 -0.0588953, i7 95, i32 0.106481, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 611 'sparsemux' 'tmp_173' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (1.18ns)   --->   "%tmp_174 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0297735, i7 1, i32 -0.055256, i7 2, i32 0.015318, i7 3, i32 -0.0998861, i7 4, i32 0.16317, i7 5, i32 0.184994, i7 6, i32 0.00892946, i7 7, i32 -0.0245198, i7 8, i32 -0.0284496, i7 9, i32 -0.221793, i7 10, i32 0.0107975, i7 11, i32 0.00945651, i7 12, i32 0.023438, i7 13, i32 0.0268533, i7 14, i32 -0.0355289, i7 15, i32 -0.0223397, i7 16, i32 0.145983, i7 17, i32 0.00854991, i7 18, i32 0.000308193, i7 19, i32 0.018799, i7 20, i32 0.16877, i7 21, i32 -0.0913925, i7 22, i32 -0.0376617, i7 23, i32 -0.051281, i7 24, i32 -0.00313977, i7 25, i32 0.0251755, i7 26, i32 0.0432118, i7 27, i32 0.0961777, i7 28, i32 0.118082, i7 29, i32 0.0325515, i7 30, i32 0.076479, i7 31, i32 0.00293252, i7 32, i32 -0.114796, i7 33, i32 0.0858212, i7 34, i32 0.0155021, i7 35, i32 0.0511779, i7 36, i32 -0.00464329, i7 37, i32 -0.00301203, i7 38, i32 -0.0413829, i7 39, i32 0.0105966, i7 40, i32 0.0119411, i7 41, i32 -0.0290691, i7 42, i32 0.00364094, i7 43, i32 0.0309659, i7 44, i32 -0.0138549, i7 45, i32 -0.00935486, i7 46, i32 -0.000119896, i7 47, i32 0.15315, i7 48, i32 0.00850677, i7 49, i32 0.00679087, i7 50, i32 -0.00409566, i7 51, i32 0.0362644, i7 52, i32 0.0511546, i7 53, i32 0.0192657, i7 54, i32 0.00138779, i7 55, i32 0.070615, i7 56, i32 -0.081485, i7 57, i32 -0.010877, i7 58, i32 -0.0172355, i7 59, i32 0.0493633, i7 60, i32 -0.130924, i7 61, i32 0.0174463, i7 62, i32 -0.0174743, i7 63, i32 0.00461977, i7 64, i32 0.00420656, i7 65, i32 -0.0239321, i7 66, i32 -0.00105205, i7 67, i32 -0.0443667, i7 68, i32 -0.00882959, i7 69, i32 0.0407246, i7 70, i32 0.033078, i7 71, i32 0.0100109, i7 72, i32 -0.0254105, i7 73, i32 0.00823176, i7 74, i32 0.0307312, i7 75, i32 -0.0154882, i7 76, i32 0.00927773, i7 77, i32 -0.0709395, i7 78, i32 -0.00543896, i7 79, i32 -0.0135054, i7 80, i32 0.0102604, i7 81, i32 -0.0460647, i7 82, i32 -0.0131178, i7 83, i32 0.0425192, i7 84, i32 0.0163053, i7 85, i32 0.020283, i7 86, i32 -0.0482746, i7 87, i32 0.00908154, i7 88, i32 -0.017722, i7 89, i32 0.00795941, i7 90, i32 0.00317516, i7 91, i32 0.011756, i7 92, i32 -0.0218427, i7 93, i32 -0.0030729, i7 94, i32 -0.0629737, i7 95, i32 0.104538, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 612 'sparsemux' 'tmp_174' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (1.18ns)   --->   "%tmp_175 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0522521, i7 1, i32 -0.0428002, i7 2, i32 0.0384982, i7 3, i32 -0.111373, i7 4, i32 0.0276564, i7 5, i32 0.143719, i7 6, i32 -0.0239526, i7 7, i32 -0.00439573, i7 8, i32 -0.04816, i7 9, i32 0.0855486, i7 10, i32 0.0170029, i7 11, i32 -0.00028773, i7 12, i32 0.0251, i7 13, i32 0.000974279, i7 14, i32 -0.0251172, i7 15, i32 -0.0256022, i7 16, i32 -0.0503168, i7 17, i32 0.00506533, i7 18, i32 -0.000800549, i7 19, i32 0.0503193, i7 20, i32 0.0597593, i7 21, i32 0.0359605, i7 22, i32 -0.0594378, i7 23, i32 -0.0104375, i7 24, i32 -0.00250321, i7 25, i32 0.0312038, i7 26, i32 0.03407, i7 27, i32 0.175683, i7 28, i32 0.117137, i7 29, i32 0.0345533, i7 30, i32 0.122034, i7 31, i32 -0.0864408, i7 32, i32 -0.106153, i7 33, i32 0.0721868, i7 34, i32 -0.00905274, i7 35, i32 0.0527119, i7 36, i32 0.00826225, i7 37, i32 -0.0621157, i7 38, i32 -0.0136304, i7 39, i32 -0.0345056, i7 40, i32 -0.0132146, i7 41, i32 -0.00944681, i7 42, i32 0.00827125, i7 43, i32 0.0940935, i7 44, i32 0.000994004, i7 45, i32 0.00661166, i7 46, i32 -0.00921564, i7 47, i32 -0.0233562, i7 48, i32 0.0105568, i7 49, i32 -0.0012902, i7 50, i32 -0.005976, i7 51, i32 0.0359465, i7 52, i32 -0.036427, i7 53, i32 0.0222738, i7 54, i32 0.000496151, i7 55, i32 0.035892, i7 56, i32 -0.03687, i7 57, i32 -0.0032851, i7 58, i32 -0.020858, i7 59, i32 0.037541, i7 60, i32 -0.111402, i7 61, i32 0.00586463, i7 62, i32 -0.0415383, i7 63, i32 0.00754425, i7 64, i32 -0.00175881, i7 65, i32 0.00519821, i7 66, i32 -0.00368371, i7 67, i32 -0.0547748, i7 68, i32 -0.00311287, i7 69, i32 0.0384356, i7 70, i32 0.0358394, i7 71, i32 0.00747593, i7 72, i32 -0.0440222, i7 73, i32 0.0091658, i7 74, i32 0.00824346, i7 75, i32 -0.00494994, i7 76, i32 0.0153462, i7 77, i32 -0.0714923, i7 78, i32 -0.0119353, i7 79, i32 0.00358668, i7 80, i32 0.014985, i7 81, i32 -0.0360266, i7 82, i32 0.0160749, i7 83, i32 -0.000429042, i7 84, i32 0.0203325, i7 85, i32 0.0226768, i7 86, i32 -0.0736272, i7 87, i32 0.0214406, i7 88, i32 -0.0185246, i7 89, i32 0.0153658, i7 90, i32 0.000264037, i7 91, i32 0.0103402, i7 92, i32 0.0416128, i7 93, i32 0.0207953, i7 94, i32 -0.0548146, i7 95, i32 0.103503, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 613 'sparsemux' 'tmp_175' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (1.18ns)   --->   "%tmp_176 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0212698, i7 1, i32 0.124036, i7 2, i32 -0.0709431, i7 3, i32 0.142143, i7 4, i32 0.0465315, i7 5, i32 0.0143844, i7 6, i32 0.0258064, i7 7, i32 -0.022274, i7 8, i32 -0.0203912, i7 9, i32 0.0272346, i7 10, i32 0.018575, i7 11, i32 0.0548154, i7 12, i32 -0.0360379, i7 13, i32 0.0237705, i7 14, i32 -0.0407456, i7 15, i32 0.0214307, i7 16, i32 0.000198515, i7 17, i32 -0.0541606, i7 18, i32 -0.0406028, i7 19, i32 -0.00440704, i7 20, i32 -0.00580898, i7 21, i32 0.0199268, i7 22, i32 -0.0500895, i7 23, i32 -0.0209672, i7 24, i32 -0.00817474, i7 25, i32 0.0379371, i7 26, i32 -0.09011, i7 27, i32 -0.0110089, i7 28, i32 0.0571516, i7 29, i32 -0.0492948, i7 30, i32 0.0872598, i7 31, i32 -0.118697, i7 32, i32 0.0852471, i7 33, i32 -0.0655968, i7 34, i32 0.0475749, i7 35, i32 -0.00228773, i7 36, i32 0.0335177, i7 37, i32 -0.0336559, i7 38, i32 0.111529, i7 39, i32 0.0113642, i7 40, i32 -0.0209105, i7 41, i32 -0.00765475, i7 42, i32 -0.00369057, i7 43, i32 -0.00625901, i7 44, i32 0.0119765, i7 45, i32 -0.00793458, i7 46, i32 0.00622349, i7 47, i32 0.00991404, i7 48, i32 -0.00441662, i7 49, i32 0.0315202, i7 50, i32 -0.00918342, i7 51, i32 0.0192899, i7 52, i32 -0.00528078, i7 53, i32 0.00761732, i7 54, i32 -0.0602138, i7 55, i32 -0.0639162, i7 56, i32 0.00358371, i7 57, i32 -0.0111091, i7 58, i32 0.0046243, i7 59, i32 -0.00642457, i7 60, i32 0.09322, i7 61, i32 0.00934053, i7 62, i32 -0.030538, i7 63, i32 0.0117775, i7 64, i32 0.00516028, i7 65, i32 0.0238802, i7 66, i32 0.010389, i7 67, i32 0.0324612, i7 68, i32 0.00678744, i7 69, i32 -0.0583287, i7 70, i32 -0.0475229, i7 71, i32 0.0256799, i7 72, i32 0.0208883, i7 73, i32 -0.0571423, i7 74, i32 -0.0149961, i7 75, i32 -0.0294554, i7 76, i32 -0.0106462, i7 77, i32 0.0477507, i7 78, i32 -0.00922569, i7 79, i32 -0.0551494, i7 80, i32 0.00923409, i7 81, i32 0.0221472, i7 82, i32 0.0652724, i7 83, i32 0.0371826, i7 84, i32 -0.00967142, i7 85, i32 0.0401421, i7 86, i32 0.00713971, i7 87, i32 -0.00986199, i7 88, i32 -0.010984, i7 89, i32 0.0114376, i7 90, i32 -0.0235828, i7 91, i32 -0.000310448, i7 92, i32 0.0144003, i7 93, i32 0.00773552, i7 94, i32 0.0324545, i7 95, i32 -0.0897969, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 614 'sparsemux' 'tmp_176' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 615 [1/1] (1.18ns)   --->   "%tmp_177 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.055136, i7 1, i32 0.157644, i7 2, i32 -0.0383199, i7 3, i32 0.118189, i7 4, i32 0.0349845, i7 5, i32 0.0167205, i7 6, i32 0.0056932, i7 7, i32 -0.101632, i7 8, i32 -0.0239198, i7 9, i32 -0.069862, i7 10, i32 0.0135415, i7 11, i32 -0.0357967, i7 12, i32 -0.0647306, i7 13, i32 -0.124521, i7 14, i32 -0.00806422, i7 15, i32 0.0157873, i7 16, i32 -0.00296038, i7 17, i32 -0.0423085, i7 18, i32 0.213594, i7 19, i32 0.0334844, i7 20, i32 -0.117852, i7 21, i32 -0.0873913, i7 22, i32 -0.0718348, i7 23, i32 -0.145582, i7 24, i32 -0.0156042, i7 25, i32 0.0441669, i7 26, i32 -0.0596026, i7 27, i32 -0.0414869, i7 28, i32 0.0901999, i7 29, i32 -0.0237049, i7 30, i32 0.0580198, i7 31, i32 0.0145933, i7 32, i32 0.0883042, i7 33, i32 -0.0551239, i7 34, i32 0.0766342, i7 35, i32 0.00861354, i7 36, i32 0.0848411, i7 37, i32 0.0734551, i7 38, i32 0.21039, i7 39, i32 0.00320253, i7 40, i32 -0.0180321, i7 41, i32 -0.0585032, i7 42, i32 0.00607493, i7 43, i32 -0.108498, i7 44, i32 0.0178095, i7 45, i32 0.0046981, i7 46, i32 0.000726407, i7 47, i32 -0.0248247, i7 48, i32 -0.000946862, i7 49, i32 0.0349372, i7 50, i32 -0.0165861, i7 51, i32 0.0152479, i7 52, i32 -0.00164754, i7 53, i32 0.0127991, i7 54, i32 -0.0414585, i7 55, i32 -0.0603561, i7 56, i32 -0.0110689, i7 57, i32 -0.027408, i7 58, i32 0.0096104, i7 59, i32 -0.00641525, i7 60, i32 0.0950978, i7 61, i32 -0.00277852, i7 62, i32 -0.0192864, i7 63, i32 0.0125391, i7 64, i32 0.0065091, i7 65, i32 -0.0160679, i7 66, i32 0.00719165, i7 67, i32 0.0275935, i7 68, i32 0.0143183, i7 69, i32 -0.0558764, i7 70, i32 -0.0522731, i7 71, i32 0.0229611, i7 72, i32 0.00153421, i7 73, i32 -0.0563037, i7 74, i32 -0.00701145, i7 75, i32 -0.0216467, i7 76, i32 -0.0339326, i7 77, i32 0.0597012, i7 78, i32 -0.00154153, i7 79, i32 0.0531342, i7 80, i32 0.00530035, i7 81, i32 0.00891397, i7 82, i32 0.0644333, i7 83, i32 0.0968205, i7 84, i32 -0.0119191, i7 85, i32 0.0247447, i7 86, i32 0.00509793, i7 87, i32 -0.0114721, i7 88, i32 -0.014256, i7 89, i32 -0.00118529, i7 90, i32 -0.00140115, i7 91, i32 0.00497059, i7 92, i32 -0.0146427, i7 93, i32 0.00189533, i7 94, i32 0.0327894, i7 95, i32 -0.163323, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 615 'sparsemux' 'tmp_177' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (1.18ns)   --->   "%tmp_178 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0929716, i7 1, i32 0.0968974, i7 2, i32 -0.0465387, i7 3, i32 0.10953, i7 4, i32 0.00543242, i7 5, i32 0.0485897, i7 6, i32 0.0112859, i7 7, i32 -0.0409058, i7 8, i32 -0.0213021, i7 9, i32 0.0212889, i7 10, i32 0.0155325, i7 11, i32 -0.158332, i7 12, i32 -0.105587, i7 13, i32 -0.111594, i7 14, i32 0.0268101, i7 15, i32 0.0220611, i7 16, i32 -0.0053656, i7 17, i32 -0.0569819, i7 18, i32 0.0269407, i7 19, i32 0.0623775, i7 20, i32 -0.191347, i7 21, i32 0.185265, i7 22, i32 -0.0999403, i7 23, i32 0.223087, i7 24, i32 -0.00895837, i7 25, i32 0.0545328, i7 26, i32 -0.04715, i7 27, i32 0.00672244, i7 28, i32 0.0597563, i7 29, i32 -0.00605497, i7 30, i32 -0.0361821, i7 31, i32 0.210027, i7 32, i32 0.109053, i7 33, i32 -0.0629624, i7 34, i32 0.0635404, i7 35, i32 0.0349816, i7 36, i32 -0.0680423, i7 37, i32 0.181166, i7 38, i32 0.291934, i7 39, i32 0.0148211, i7 40, i32 0.0418482, i7 41, i32 0.0134528, i7 42, i32 0.00209479, i7 43, i32 -0.0808178, i7 44, i32 0.0206192, i7 45, i32 -0.00202418, i7 46, i32 -0.000957253, i7 47, i32 0.0487355, i7 48, i32 0.00096875, i7 49, i32 -0.0158463, i7 50, i32 -0.0144949, i7 51, i32 0.0182936, i7 52, i32 0.0157171, i7 53, i32 0.0102819, i7 54, i32 0.00408133, i7 55, i32 -0.0356111, i7 56, i32 -0.0262985, i7 57, i32 -0.0249097, i7 58, i32 0.00627501, i7 59, i32 -0.00631896, i7 60, i32 0.0950758, i7 61, i32 0.0216723, i7 62, i32 0.0171598, i7 63, i32 0.00933839, i7 64, i32 0.0044876, i7 65, i32 -0.065025, i7 66, i32 0.0156191, i7 67, i32 0.0291291, i7 68, i32 0.0155798, i7 69, i32 -0.0548974, i7 70, i32 -0.046164, i7 71, i32 0.022959, i7 72, i32 -0.0023437, i7 73, i32 -0.0570654, i7 74, i32 0.00817965, i7 75, i32 -0.0228334, i7 76, i32 -0.0346237, i7 77, i32 0.0592498, i7 78, i32 -0.00550232, i7 79, i32 0.0841164, i7 80, i32 -0.0247291, i7 81, i32 0.0201373, i7 82, i32 0.0599242, i7 83, i32 0.166544, i7 84, i32 -0.00802676, i7 85, i32 0.0238236, i7 86, i32 0.00657684, i7 87, i32 -0.0135369, i7 88, i32 -0.0124804, i7 89, i32 -0.0187742, i7 90, i32 0.00768236, i7 91, i32 0.00595245, i7 92, i32 -0.0192272, i7 93, i32 0.00249142, i7 94, i32 0.0314811, i7 95, i32 -0.226057, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 616 'sparsemux' 'tmp_178' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (1.18ns)   --->   "%tmp_179 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0789291, i7 1, i32 -0.0531547, i7 2, i32 -0.0168777, i7 3, i32 0.0833296, i7 4, i32 -0.0794509, i7 5, i32 0.106285, i7 6, i32 0.00791007, i7 7, i32 0.0564386, i7 8, i32 0.00823772, i7 9, i32 0.0750263, i7 10, i32 0.0155842, i7 11, i32 0.219705, i7 12, i32 -0.13311, i7 13, i32 0.0552884, i7 14, i32 0.0627162, i7 15, i32 0.0421743, i7 16, i32 -0.0100103, i7 17, i32 -0.0872053, i7 18, i32 -0.344983, i7 19, i32 0.0700398, i7 20, i32 -0.143918, i7 21, i32 -0.167834, i7 22, i32 -0.147202, i7 23, i32 0.184955, i7 24, i32 -0.00633168, i7 25, i32 0.0638452, i7 26, i32 -0.0265779, i7 27, i32 0.103781, i7 28, i32 0.0156536, i7 29, i32 0.0150869, i7 30, i32 -0.165674, i7 31, i32 0.12624, i7 32, i32 0.104002, i7 33, i32 -0.0572992, i7 34, i32 0.0471166, i7 35, i32 0.0772699, i7 36, i32 -0.114914, i7 37, i32 0.0133065, i7 38, i32 0.320489, i7 39, i32 0.024369, i7 40, i32 0.134964, i7 41, i32 0.0744567, i7 42, i32 0.00324423, i7 43, i32 0.113818, i7 44, i32 0.00223242, i7 45, i32 -0.00326488, i7 46, i32 -0.0141509, i7 47, i32 -0.134004, i7 48, i32 -0.00486564, i7 49, i32 -0.0975969, i7 50, i32 -0.0126693, i7 51, i32 0.0239446, i7 52, i32 0.0284005, i7 53, i32 -0.0112524, i7 54, i32 0.0479296, i7 55, i32 0.00923448, i7 56, i32 -0.0614444, i7 57, i32 -0.0218983, i7 58, i32 0.00371908, i7 59, i32 -0.00792313, i7 60, i32 0.0796326, i7 61, i32 0.0402366, i7 62, i32 0.0769667, i7 63, i32 -0.00147709, i7 64, i32 -0.00327601, i7 65, i32 -0.128669, i7 66, i32 0.0101581, i7 67, i32 0.0350379, i7 68, i32 0.0116982, i7 69, i32 -0.0470287, i7 70, i32 -0.0281736, i7 71, i32 0.0209773, i7 72, i32 -0.00675366, i7 73, i32 -0.0503254, i7 74, i32 0.0226732, i7 75, i32 -0.0186017, i7 76, i32 -0.0311065, i7 77, i32 0.0457253, i7 78, i32 -0.0120122, i7 79, i32 -0.191118, i7 80, i32 -0.067603, i7 81, i32 0.0222765, i7 82, i32 0.0445242, i7 83, i32 0.217276, i7 84, i32 -0.0092543, i7 85, i32 0.0228345, i7 86, i32 0.0127778, i7 87, i32 -0.0150664, i7 88, i32 -0.00676632, i7 89, i32 -0.028267, i7 90, i32 0.0208561, i7 91, i32 0.00378734, i7 92, i32 0.0356013, i7 93, i32 -0.00473319, i7 94, i32 0.0270174, i7 95, i32 -0.209407, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 617 'sparsemux' 'tmp_179' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 618 [1/1] (1.18ns)   --->   "%tmp_180 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0188614, i7 1, i32 -0.193537, i7 2, i32 0.00132686, i7 3, i32 0.0456705, i7 4, i32 -0.207721, i7 5, i32 0.1437, i7 6, i32 0.0142583, i7 7, i32 0.121987, i7 8, i32 0.0301823, i7 9, i32 -0.110588, i7 10, i32 0.0172956, i7 11, i32 0.0280095, i7 12, i32 -0.125396, i7 13, i32 0.0976519, i7 14, i32 0.0807266, i7 15, i32 0.0343028, i7 16, i32 0.0474169, i7 17, i32 -0.113369, i7 18, i32 -0.0159055, i7 19, i32 0.0465723, i7 20, i32 -0.0431143, i7 21, i32 -0.0257419, i7 22, i32 -0.138022, i7 23, i32 -0.278171, i7 24, i32 0.00186276, i7 25, i32 0.0570246, i7 26, i32 -0.000466746, i7 27, i32 0.187467, i7 28, i32 -0.0577076, i7 29, i32 0.0460102, i7 30, i32 -0.224382, i7 31, i32 -0.198714, i7 32, i32 0.0697954, i7 33, i32 -0.0357985, i7 34, i32 0.0608846, i7 35, i32 0.077828, i7 36, i32 -0.0501579, i7 37, i32 -0.268889, i7 38, i32 0.284245, i7 39, i32 0.0216967, i7 40, i32 0.127617, i7 41, i32 0.119896, i7 42, i32 0.00894493, i7 43, i32 0.188247, i7 44, i32 0.00581306, i7 45, i32 0.00611917, i7 46, i32 -0.00231904, i7 47, i32 0.230983, i7 48, i32 -0.00337671, i7 49, i32 -0.0441327, i7 50, i32 -0.00349935, i7 51, i32 0.0282028, i7 52, i32 -0.0118641, i7 53, i32 -0.0313126, i7 54, i32 0.0539641, i7 55, i32 0.0580689, i7 56, i32 -0.107927, i7 57, i32 -0.0299834, i7 58, i32 0.005978, i7 59, i32 -0.00220232, i7 60, i32 0.055067, i7 61, i32 -0.0802921, i7 62, i32 0.151122, i7 63, i32 -0.0220856, i7 64, i32 -0.0113433, i7 65, i32 -0.184999, i7 66, i32 -0.00296222, i7 67, i32 0.0269556, i7 68, i32 0.0060435, i7 69, i32 -0.0290973, i7 70, i32 -0.00359649, i7 71, i32 0.0167872, i7 72, i32 -0.0132024, i7 73, i32 -0.0360227, i7 74, i32 0.0317438, i7 75, i32 -0.0227229, i7 76, i32 -0.0210676, i7 77, i32 0.0424584, i7 78, i32 -0.00224121, i7 79, i32 0.0507859, i7 80, i32 -0.0667725, i7 81, i32 0.022625, i7 82, i32 0.0105575, i7 83, i32 0.23446, i7 84, i32 0.000661459, i7 85, i32 0.0230897, i7 86, i32 0.0286122, i7 87, i32 -0.00214633, i7 88, i32 0.0235268, i7 89, i32 -0.0340576, i7 90, i32 0.023897, i7 91, i32 0.0106473, i7 92, i32 -0.00999212, i7 93, i32 -0.0201042, i7 94, i32 0.0113987, i7 95, i32 -0.135123, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 618 'sparsemux' 'tmp_180' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (1.18ns)   --->   "%tmp_181 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0763944, i7 1, i32 -0.246254, i7 2, i32 0.00515321, i7 3, i32 -0.00274903, i7 4, i32 -0.278894, i7 5, i32 0.192389, i7 6, i32 0.00681174, i7 7, i32 0.0945898, i7 8, i32 0.0485064, i7 9, i32 0.140784, i7 10, i32 0.0156977, i7 11, i32 -0.195756, i7 12, i32 -0.0746541, i7 13, i32 0.092949, i7 14, i32 0.0707374, i7 15, i32 0.0221269, i7 16, i32 0.13568, i7 17, i32 -0.117091, i7 18, i32 0.18094, i7 19, i32 -0.055637, i7 20, i32 0.0557509, i7 21, i32 0.227848, i7 22, i32 -0.035227, i7 23, i32 -0.0572239, i7 24, i32 -9.21227e-06, i7 25, i32 0.0721753, i7 26, i32 0.0344373, i7 27, i32 0.182548, i7 28, i32 -0.14858, i7 29, i32 0.0619631, i7 30, i32 -0.211561, i7 31, i32 -0.245834, i7 32, i32 0.0449509, i7 33, i32 -0.00603251, i7 34, i32 0.0469604, i7 35, i32 0.0678887, i7 36, i32 0.0157645, i7 37, i32 -0.206797, i7 38, i32 0.206848, i7 39, i32 0.0181059, i7 40, i32 -0.0875641, i7 41, i32 0.0867817, i7 42, i32 0.00356923, i7 43, i32 0.105894, i7 44, i32 -0.00344151, i7 45, i32 0.000834645, i7 46, i32 0.00437197, i7 47, i32 -0.19782, i7 48, i32 0.00223062, i7 49, i32 0.0196831, i7 50, i32 0.0020802, i7 51, i32 0.040964, i7 52, i32 0.023844, i7 53, i32 -0.0337792, i7 54, i32 0.0320246, i7 55, i32 0.109385, i7 56, i32 -0.157898, i7 57, i32 -0.0214635, i7 58, i32 0.00243329, i7 59, i32 0.0055444, i7 60, i32 0.0215248, i7 61, i32 -0.124738, i7 62, i32 0.200784, i7 63, i32 -0.067321, i7 64, i32 -0.00922919, i7 65, i32 -0.213185, i7 66, i32 -0.0131722, i7 67, i32 0.039348, i7 68, i32 -0.00197096, i7 69, i32 -0.0084808, i7 70, i32 0.0175355, i7 71, i32 0.00801833, i7 72, i32 -0.0206801, i7 73, i32 -0.0211925, i7 74, i32 0.0323057, i7 75, i32 -0.0302621, i7 76, i32 -0.0169911, i7 77, i32 0.0268965, i7 78, i32 -0.00759086, i7 79, i32 0.106202, i7 80, i32 -0.018853, i7 81, i32 0.00952019, i7 82, i32 -0.0404914, i7 83, i32 0.230638, i7 84, i32 0.0101489, i7 85, i32 0.0338533, i7 86, i32 0.0671293, i7 87, i32 -0.000396197, i7 88, i32 0.069384, i7 89, i32 -0.0207121, i7 90, i32 0.0129898, i7 91, i32 0.0094209, i7 92, i32 -0.033048, i7 93, i32 -0.0465782, i7 94, i32 -0.0149351, i7 95, i32 -0.0455202, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 619 'sparsemux' 'tmp_181' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (1.18ns)   --->   "%tmp_182 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.168543, i7 1, i32 -0.191771, i7 2, i32 0.0204339, i7 3, i32 -0.0417697, i7 4, i32 -0.166021, i7 5, i32 0.229906, i7 6, i32 0.00868355, i7 7, i32 0.0239544, i7 8, i32 0.0496131, i7 9, i32 -0.144323, i7 10, i32 0.0154769, i7 11, i32 0.0760957, i7 12, i32 -0.0151247, i7 13, i32 0.0570842, i7 14, i32 0.0355973, i7 15, i32 -0.00123557, i7 16, i32 -0.154444, i7 17, i32 -0.0940801, i7 18, i32 0.00285403, i7 19, i32 -0.129312, i7 20, i32 0.216694, i7 21, i32 -0.257852, i7 22, i32 0.0893866, i7 23, i32 0.0784599, i7 24, i32 -0.00423736, i7 25, i32 0.0678986, i7 26, i32 0.0569508, i7 27, i32 0.0203477, i7 28, i32 -0.155226, i7 29, i32 0.0654233, i7 30, i32 -0.138834, i7 31, i32 0.030583, i7 32, i32 0.0099354, i7 33, i32 0.0283464, i7 34, i32 0.0202901, i7 35, i32 0.0512675, i7 36, i32 0.169486, i7 37, i32 0.126711, i7 38, i32 0.133153, i7 39, i32 0.0187368, i7 40, i32 -0.206855, i7 41, i32 -0.0856646, i7 42, i32 -0.00137095, i7 43, i32 0.00369425, i7 44, i32 -0.00858708, i7 45, i32 -0.00491242, i7 46, i32 -0.009668, i7 47, i32 -0.0130233, i7 48, i32 0.00447109, i7 49, i32 0.022407, i7 50, i32 0.00884517, i7 51, i32 0.0356101, i7 52, i32 -0.0712516, i7 53, i32 -0.0212284, i7 54, i32 0.0136598, i7 55, i32 0.145687, i7 56, i32 -0.183177, i7 57, i32 -0.0265756, i7 58, i32 -0.00593164, i7 59, i32 0.0126936, i7 60, i32 -0.024186, i7 61, i32 0.0323038, i7 62, i32 0.185749, i7 63, i32 -0.103266, i7 64, i32 -0.0110862, i7 65, i32 -0.190257, i7 66, i32 -0.0109997, i7 67, i32 0.0138328, i7 68, i32 -0.00871033, i7 69, i32 0.0179146, i7 70, i32 0.0296712, i7 71, i32 0.00604624, i7 72, i32 -0.0216629, i7 73, i32 -0.0109128, i7 74, i32 0.0300658, i7 75, i32 -0.0323173, i7 76, i32 -0.010919, i7 77, i32 -0.00321332, i7 78, i32 -0.0127835, i7 79, i32 -0.14803, i7 80, i32 0.0353906, i7 81, i32 0.00193386, i7 82, i32 -0.096678, i7 83, i32 0.200179, i7 84, i32 0.0121901, i7 85, i32 0.0388122, i7 86, i32 0.0943384, i7 87, i32 0.00898509, i7 88, i32 0.0755923, i7 89, i32 -0.00547315, i7 90, i32 0.000240889, i7 91, i32 0.01562, i7 92, i32 0.00469868, i7 93, i32 -0.0671803, i7 94, i32 -0.0377831, i7 95, i32 0.0229189, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 620 'sparsemux' 'tmp_182' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (1.18ns)   --->   "%tmp_183 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.18876, i7 1, i32 -0.1032, i7 2, i32 0.0339466, i7 3, i32 -0.0835055, i7 4, i32 0.063427, i7 5, i32 0.231171, i7 6, i32 0.0135067, i7 7, i32 -0.0221735, i7 8, i32 0.0307595, i7 9, i32 -0.0154024, i7 10, i32 0.0164556, i7 11, i32 0.0414311, i7 12, i32 0.0266501, i7 13, i32 -0.0346854, i7 14, i32 0.00609554, i7 15, i32 -0.0187639, i7 16, i32 -0.205403, i7 17, i32 -0.0721836, i7 18, i32 -0.00759525, i7 19, i32 -0.0834618, i7 20, i32 0.290985, i7 21, i32 0.129451, i7 22, i32 0.188842, i7 23, i32 -0.000279954, i7 24, i32 -0.000133098, i7 25, i32 0.0488782, i7 26, i32 0.0590692, i7 27, i32 -0.182996, i7 28, i32 -0.0982643, i7 29, i32 0.0645292, i7 30, i32 -0.00780192, i7 31, i32 0.0873659, i7 32, i32 -0.0243904, i7 33, i32 0.0803725, i7 34, i32 0.00816817, i7 35, i32 0.0310432, i7 36, i32 0.042461, i7 37, i32 0.286457, i7 38, i32 0.0655274, i7 39, i32 0.0129473, i7 40, i32 -0.041738, i7 41, i32 -0.168901, i7 42, i32 0.00378982, i7 43, i32 -0.181348, i7 44, i32 -0.00532374, i7 45, i32 0.00762571, i7 46, i32 -0.000794501, i7 47, i32 0.237124, i7 48, i32 0.00198084, i7 49, i32 0.0109264, i7 50, i32 -2.18658e-05, i7 51, i32 0.0335256, i7 52, i32 -0.052368, i7 53, i32 -0.00919381, i7 54, i32 0.0089421, i7 55, i32 0.157881, i7 56, i32 -0.171712, i7 57, i32 -0.0207525, i7 58, i32 -0.0124534, i7 59, i32 0.0193446, i7 60, i32 -0.0683935, i7 61, i32 0.0393342, i7 62, i32 0.124811, i7 63, i32 -0.067793, i7 64, i32 -0.00673764, i7 65, i32 -0.129437, i7 66, i32 -0.01337, i7 67, i32 -0.0517415, i7 68, i32 -0.00803155, i7 69, i32 0.0352898, i7 70, i32 0.0390701, i7 71, i32 0.00491095, i7 72, i32 -0.023334, i7 73, i32 -0.00244099, i7 74, i32 0.0213003, i7 75, i32 -0.0299905, i7 76, i32 -0.00126892, i7 77, i32 -0.0451222, i7 78, i32 -0.0144748, i7 79, i32 0.0669426, i7 80, i32 0.0517365, i7 81, i32 -0.0185462, i7 82, i32 -0.12026, i7 83, i32 0.151344, i7 84, i32 0.00876555, i7 85, i32 0.0353645, i7 86, i32 0.0501952, i7 87, i32 0.00248731, i7 88, i32 0.0421659, i7 89, i32 0.00911732, i7 90, i32 -0.00280533, i7 91, i32 0.0130567, i7 92, i32 0.0444276, i7 93, i32 -0.033214, i7 94, i32 -0.0567476, i7 95, i32 0.0677092, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 621 'sparsemux' 'tmp_183' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (1.18ns)   --->   "%tmp_184 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.139964, i7 1, i32 -0.0384024, i7 2, i32 0.0340261, i7 3, i32 -0.103198, i7 4, i32 0.20521, i7 5, i32 0.193481, i7 6, i32 -0.0137829, i7 7, i32 -0.0306317, i7 8, i32 0.00135567, i7 9, i32 0.190051, i7 10, i32 0.0161501, i7 11, i32 -0.0268646, i7 12, i32 0.0535882, i7 13, i32 -0.0775558, i7 14, i32 -0.0235994, i7 15, i32 -0.0327349, i7 16, i32 0.165377, i7 17, i32 -0.037942, i7 18, i32 -0.000147796, i7 19, i32 -0.015208, i7 20, i32 0.132457, i7 21, i32 0.0420857, i7 22, i32 0.171656, i7 23, i32 0.0477075, i7 24, i32 -0.00127595, i7 25, i32 0.051828, i7 26, i32 0.0491356, i7 27, i32 -0.287772, i7 28, i32 0.028537, i7 29, i32 0.0380554, i7 30, i32 0.10385, i7 31, i32 0.143223, i7 32, i32 -0.0563698, i7 33, i32 0.108583, i7 34, i32 -0.0119899, i7 35, i32 0.012984, i7 36, i32 -0.094897, i7 37, i32 0.065119, i7 38, i32 0.0321673, i7 39, i32 0.0121385, i7 40, i32 0.0891722, i7 41, i32 -0.101935, i7 42, i32 0.00362667, i7 43, i32 -0.17674, i7 44, i32 -0.0082148, i7 45, i32 -0.00655216, i7 46, i32 0.000519274, i7 47, i32 -0.279299, i7 48, i32 0.000258891, i7 49, i32 0.00360868, i7 50, i32 -0.000458081, i7 51, i32 0.0441215, i7 52, i32 0.16571, i7 53, i32 0.00653213, i7 54, i32 0.00706655, i7 55, i32 0.13913, i7 56, i32 -0.134021, i7 57, i32 -0.0166478, i7 58, i32 -0.012368, i7 59, i32 0.0221211, i7 60, i32 -0.097937, i7 61, i32 0.00784497, i7 62, i32 0.0540876, i7 63, i32 -0.0314036, i7 64, i32 -0.00523151, i7 65, i32 -0.0702597, i7 66, i32 -0.00698679, i7 67, i32 -0.0780584, i7 68, i32 -0.00498409, i7 69, i32 0.0496574, i7 70, i32 0.0438731, i7 71, i32 -0.00179044, i7 72, i32 -0.0302393, i7 73, i32 0.0114487, i7 74, i32 -0.00238777, i7 75, i32 -0.017306, i7 76, i32 0.00241985, i7 77, i32 -0.0668205, i7 78, i32 -0.00730035, i7 79, i32 -0.00524844, i7 80, i32 0.0257549, i7 81, i32 -0.0564257, i7 82, i32 -0.111412, i7 83, i32 0.0972453, i7 84, i32 0.0122763, i7 85, i32 0.0256096, i7 86, i32 -0.0298784, i7 87, i32 0.00716321, i7 88, i32 0.00680527, i7 89, i32 0.0159672, i7 90, i32 0.00235959, i7 91, i32 0.00980599, i7 92, i32 -0.0570996, i7 93, i32 0.00494743, i7 94, i32 -0.0857187, i7 95, i32 0.0822032, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 622 'sparsemux' 'tmp_184' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 623 [1/1] (1.18ns)   --->   "%tmp_185 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0639359, i7 1, i32 -0.0134613, i7 2, i32 0.0195144, i7 3, i32 -0.0971259, i7 4, i32 0.190175, i7 5, i32 0.108975, i7 6, i32 -0.0118513, i7 7, i32 -0.0126452, i7 8, i32 -0.025084, i7 9, i32 -0.129599, i7 10, i32 0.0144316, i7 11, i32 0.0160809, i7 12, i32 0.0321085, i7 13, i32 -0.00973525, i7 14, i32 -0.0301122, i7 15, i32 -0.0314168, i7 16, i32 0.103481, i7 17, i32 -0.0208671, i7 18, i32 -0.00750613, i7 19, i32 0.0530971, i7 20, i32 -0.0717491, i7 21, i32 -0.0953507, i7 22, i32 0.107957, i7 23, i32 0.00644036, i7 24, i32 -0.00298397, i7 25, i32 0.0321095, i7 26, i32 0.0290149, i7 27, i32 -0.142318, i7 28, i32 0.10813, i7 29, i32 0.0352215, i7 30, i32 0.151936, i7 31, i32 0.0126241, i7 32, i32 -0.0558191, i7 33, i32 0.114087, i7 34, i32 -0.0140465, i7 35, i32 -0.0104571, i7 36, i32 -0.0119363, i7 37, i32 -0.114113, i7 38, i32 0.0124753, i7 39, i32 0.0221248, i7 40, i32 0.034182, i7 41, i32 0.0150792, i7 42, i32 0.00714294, i7 43, i32 0.0524022, i7 44, i32 -0.000451307, i7 45, i32 -0.00849163, i7 46, i32 0.00818328, i7 47, i32 0.133636, i7 48, i32 0.00467796, i7 49, i32 0.00708905, i7 50, i32 -0.00783452, i7 51, i32 0.0413959, i7 52, i32 -0.0315285, i7 53, i32 0.0253389, i7 54, i32 0.00456691, i7 55, i32 0.102831, i7 56, i32 -0.0831776, i7 57, i32 -0.014287, i7 58, i32 -0.0141446, i7 59, i32 0.0264881, i7 60, i32 -0.098986, i7 61, i32 0.0183987, i7 62, i32 -0.00927064, i7 63, i32 -0.0093527, i7 64, i32 -0.000159985, i7 65, i32 -0.0174226, i7 66, i32 -0.00578486, i7 67, i32 -0.016587, i7 68, i32 -0.00351296, i7 69, i32 0.0542662, i7 70, i32 0.0460059, i7 71, i32 -0.0067738, i7 72, i32 -0.0316647, i7 73, i32 0.0113909, i7 74, i32 -0.0137251, i7 75, i32 -0.00918289, i7 76, i32 0.00758836, i7 77, i32 -0.0759309, i7 78, i32 -0.00504963, i7 79, i32 -0.0192141, i7 80, i32 0.0123792, i7 81, i32 -0.0568778, i7 82, i32 -0.0737182, i7 83, i32 0.0409472, i7 84, i32 0.019493, i7 85, i32 0.0246954, i7 86, i32 -0.0702945, i7 87, i32 0.00395824, i7 88, i32 -0.00458356, i7 89, i32 0.0190234, i7 90, i32 -0.00331743, i7 91, i32 0.00224627, i7 92, i32 0.0533681, i7 93, i32 0.0135319, i7 94, i32 -0.0827841, i7 95, i32 0.0863328, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 623 'sparsemux' 'tmp_185' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (1.18ns)   --->   "%tmp_186 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0210929, i7 1, i32 -0.0220904, i7 2, i32 0.0463135, i7 3, i32 -0.106548, i7 4, i32 0.0837963, i7 5, i32 0.0357539, i7 6, i32 -0.0438841, i7 7, i32 -0.00254633, i7 8, i32 -0.0497268, i7 9, i32 0.0137789, i7 10, i32 0.0191626, i7 11, i32 -0.00097586, i7 12, i32 0.0141385, i7 13, i32 0.0150652, i7 14, i32 -0.030277, i7 15, i32 -0.0372675, i7 16, i32 -0.0629437, i7 17, i32 -0.0250905, i7 18, i32 0.00824235, i7 19, i32 0.0473375, i7 20, i32 -0.104272, i7 21, i32 0.0387662, i7 22, i32 0.0394116, i7 23, i32 -0.0215428, i7 24, i32 -0.0103944, i7 25, i32 0.0317488, i7 26, i32 0.0125459, i7 27, i32 0.0683138, i7 28, i32 0.109679, i7 29, i32 0.0364288, i7 30, i32 0.133293, i7 31, i32 -0.0905739, i7 32, i32 -0.0646054, i7 33, i32 0.108966, i7 34, i32 -0.0254471, i7 35, i32 -0.00352063, i7 36, i32 0.0223595, i7 37, i32 -0.0488155, i7 38, i32 0.00586804, i7 39, i32 -0.00294586, i7 40, i32 0.00661392, i7 41, i32 0.0798013, i7 42, i32 0.00176934, i7 43, i32 0.10903, i7 44, i32 0.00358135, i7 45, i32 0.00929947, i7 46, i32 -0.0022247, i7 47, i32 -0.0152485, i7 48, i32 0.00947107, i7 49, i32 0.00169334, i7 50, i32 -0.004033, i7 51, i32 0.0383446, i7 52, i32 -0.0434138, i7 53, i32 0.0152836, i7 54, i32 0.00613591, i7 55, i32 0.0566373, i7 56, i32 -0.0426344, i7 57, i32 -0.00277778, i7 58, i32 -0.0167887, i7 59, i32 0.0215442, i7 60, i32 -0.0919785, i7 61, i32 0.00856262, i7 62, i32 -0.0404519, i7 63, i32 0.00200154, i7 64, i32 -3.38365e-06, i7 65, i32 0.0124005, i7 66, i32 -0.00355244, i7 67, i32 -0.0560626, i7 68, i32 0.000580139, i7 69, i32 0.0514939, i7 70, i32 0.0401482, i7 71, i32 -0.00873497, i7 72, i32 -0.0437742, i7 73, i32 0.00992508, i7 74, i32 -0.0189076, i7 75, i32 -0.000733613, i7 76, i32 0.00575036, i7 77, i32 -0.0765435, i7 78, i32 -0.00856714, i7 79, i32 0.0124758, i7 80, i32 0.0170411, i7 81, i32 -0.0394543, i7 82, i32 -0.0237331, i7 83, i32 -0.00465336, i7 84, i32 0.0282689, i7 85, i32 0.0156331, i7 86, i32 -0.0667214, i7 87, i32 0.0168861, i7 88, i32 -0.0101481, i7 89, i32 0.0216073, i7 90, i32 0.00268373, i7 91, i32 0.00614112, i7 92, i32 -0.00866566, i7 93, i32 0.0372886, i7 94, i32 -0.0719328, i7 95, i32 0.08823, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 624 'sparsemux' 'tmp_186' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 625 [1/1] (1.18ns)   --->   "%tmp_187 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00612411, i7 1, i32 0.0654006, i7 2, i32 -0.0486306, i7 3, i32 0.136157, i7 4, i32 0.0424801, i7 5, i32 0.0503474, i7 6, i32 0.0135392, i7 7, i32 -0.0499007, i7 8, i32 -0.0202554, i7 9, i32 0.0105786, i7 10, i32 0.0168496, i7 11, i32 0.0579586, i7 12, i32 -0.0864001, i7 13, i32 0.091732, i7 14, i32 -0.0524696, i7 15, i32 0.0233823, i7 16, i32 -0.00244523, i7 17, i32 -0.00232915, i7 18, i32 -0.0693331, i7 19, i32 0.00250851, i7 20, i32 -0.0756068, i7 21, i32 0.00878244, i7 22, i32 0.0225075, i7 23, i32 0.0546253, i7 24, i32 0.00362952, i7 25, i32 0.0514918, i7 26, i32 -0.0919563, i7 27, i32 0.00871953, i7 28, i32 0.0493416, i7 29, i32 -0.0696835, i7 30, i32 0.0541291, i7 31, i32 -0.112345, i7 32, i32 0.0953652, i7 33, i32 -0.0682312, i7 34, i32 0.114506, i7 35, i32 -0.0627962, i7 36, i32 0.026118, i7 37, i32 0.0123557, i7 38, i32 -0.112543, i7 39, i32 0.0133014, i7 40, i32 -0.0281548, i7 41, i32 -0.0289379, i7 42, i32 -0.00303357, i7 43, i32 -0.0123486, i7 44, i32 0.0321927, i7 45, i32 -0.00132463, i7 46, i32 0.00428471, i7 47, i32 0.0076259, i7 48, i32 -0.00496403, i7 49, i32 0.0314339, i7 50, i32 -0.00622975, i7 51, i32 0.015586, i7 52, i32 -0.000381861, i7 53, i32 -9.62999e-05, i7 54, i32 -0.0630411, i7 55, i32 -0.0672555, i7 56, i32 0.00112939, i7 57, i32 -0.00622897, i7 58, i32 0.00666588, i7 59, i32 -0.0144395, i7 60, i32 0.101692, i7 61, i32 0.00234545, i7 62, i32 -0.029143, i7 63, i32 0.010957, i7 64, i32 0.00383743, i7 65, i32 0.0168751, i7 66, i32 0.00425697, i7 67, i32 0.0310866, i7 68, i32 0.0120586, i7 69, i32 -0.0478802, i7 70, i32 -0.0341085, i7 71, i32 0.0103712, i7 72, i32 0.0292383, i7 73, i32 -0.061244, i7 74, i32 0.0318009, i7 75, i32 -0.0337978, i7 76, i32 -0.0180059, i7 77, i32 0.0526167, i7 78, i32 -0.00199609, i7 79, i32 0.0102854, i7 80, i32 0.00474047, i7 81, i32 0.016625, i7 82, i32 0.0571908, i7 83, i32 0.0200321, i7 84, i32 -0.0326707, i7 85, i32 0.0458104, i7 86, i32 0.0126797, i7 87, i32 -0.00146988, i7 88, i32 -0.0047094, i7 89, i32 0.0225417, i7 90, i32 -0.0102074, i7 91, i32 -0.00773401, i7 92, i32 0.0029341, i7 93, i32 0.00414924, i7 94, i32 0.0229963, i7 95, i32 -0.0694711, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 625 'sparsemux' 'tmp_187' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (1.18ns)   --->   "%tmp_188 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00286881, i7 1, i32 -0.0118037, i7 2, i32 -0.0129128, i7 3, i32 0.107756, i7 4, i32 0.0442804, i7 5, i32 0.0589728, i7 6, i32 -0.00581693, i7 7, i32 -0.0902058, i7 8, i32 -0.0230234, i7 9, i32 0.0176447, i7 10, i32 0.0133318, i7 11, i32 -0.104846, i7 12, i32 -0.0826917, i7 13, i32 0.153438, i7 14, i32 -0.0461145, i7 15, i32 0.00959279, i7 16, i32 0.000283465, i7 17, i32 0.0044819, i7 18, i32 0.10628, i7 19, i32 0.0295955, i7 20, i32 -0.0338084, i7 21, i32 -0.0666189, i7 22, i32 0.0042422, i7 23, i32 -0.151926, i7 24, i32 -0.0126774, i7 25, i32 0.0529142, i7 26, i32 -0.0556659, i7 27, i32 -0.0417347, i7 28, i32 0.0924182, i7 29, i32 -0.0621811, i7 30, i32 -0.00334305, i7 31, i32 0.030414, i7 32, i32 0.11802, i7 33, i32 -0.0741577, i7 34, i32 0.126502, i7 35, i32 -0.0759305, i7 36, i32 0.0938089, i7 37, i32 0.113176, i7 38, i32 -0.135556, i7 39, i32 0.00228575, i7 40, i32 -0.0558038, i7 41, i32 0.0191078, i7 42, i32 0.0038351, i7 43, i32 -0.0924746, i7 44, i32 0.0451852, i7 45, i32 -0.00192072, i7 46, i32 -0.00739703, i7 47, i32 -0.0211748, i7 48, i32 -0.000530808, i7 49, i32 0.0122227, i7 50, i32 -0.0104879, i7 51, i32 0.0148984, i7 52, i32 0.00709142, i7 53, i32 0.00270233, i7 54, i32 -0.0677098, i7 55, i32 -0.0557215, i7 56, i32 -0.0090946, i7 57, i32 -0.0290257, i7 58, i32 0.0118116, i7 59, i32 -0.0197438, i7 60, i32 0.105789, i7 61, i32 0.00856491, i7 62, i32 -0.0140668, i7 63, i32 0.00772203, i7 64, i32 -0.000472518, i7 65, i32 -0.0153605, i7 66, i32 0.0121176, i7 67, i32 0.0264666, i7 68, i32 0.0160819, i7 69, i32 -0.0459603, i7 70, i32 -0.0328761, i7 71, i32 0.00578202, i7 72, i32 0.00828442, i7 73, i32 -0.0577628, i7 74, i32 0.058223, i7 75, i32 -0.0248097, i7 76, i32 -0.0355424, i7 77, i32 0.0600646, i7 78, i32 -0.00534557, i7 79, i32 0.0278529, i7 80, i32 0.0140149, i7 81, i32 0.00871245, i7 82, i32 0.0554903, i7 83, i32 0.0646259, i7 84, i32 -0.034879, i7 85, i32 0.0315789, i7 86, i32 0.00575335, i7 87, i32 -0.00808595, i7 88, i32 -0.00715241, i7 89, i32 0.0171915, i7 90, i32 0.00860791, i7 91, i32 -0.00382841, i7 92, i32 -0.0177879, i7 93, i32 0.00687735, i7 94, i32 0.0191313, i7 95, i32 -0.127341, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 626 'sparsemux' 'tmp_188' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (1.18ns)   --->   "%tmp_189 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0456252, i7 1, i32 -0.13909, i7 2, i32 -0.0324054, i7 3, i32 0.107051, i7 4, i32 0.0500391, i7 5, i32 0.0944942, i7 6, i32 0.00443512, i7 7, i32 -0.00188569, i7 8, i32 -0.0303234, i7 9, i32 -0.0696921, i7 10, i32 0.0165731, i7 11, i32 -0.0580633, i7 12, i32 -0.0949346, i7 13, i32 -0.109565, i7 14, i32 -0.0138548, i7 15, i32 0.0140179, i7 16, i32 -0.00651338, i7 17, i32 0.0089525, i7 18, i32 0.222285, i7 19, i32 0.0628747, i7 20, i32 0.0898811, i7 21, i32 0.173315, i7 22, i32 -0.018039, i7 23, i32 -0.047563, i7 24, i32 -0.00199409, i7 25, i32 0.0539923, i7 26, i32 -0.042429, i7 27, i32 -0.0945466, i7 28, i32 0.0692748, i7 29, i32 -0.0471447, i7 30, i32 -0.101332, i7 31, i32 0.198299, i7 32, i32 0.171473, i7 33, i32 -0.0805712, i7 34, i32 0.101574, i7 35, i32 -0.0950232, i7 36, i32 -0.0579129, i7 37, i32 0.0553982, i7 38, i32 -0.128258, i7 39, i32 0.013016, i7 40, i32 0.00631362, i7 41, i32 0.0732762, i7 42, i32 0.00243638, i7 43, i32 -0.0735675, i7 44, i32 0.0662555, i7 45, i32 -0.0048464, i7 46, i32 -0.00525028, i7 47, i32 0.0568419, i7 48, i32 0.000263987, i7 49, i32 -0.0547356, i7 50, i32 -0.0114259, i7 51, i32 0.0131111, i7 52, i32 0.0124673, i7 53, i32 -0.00563009, i7 54, i32 -0.0263591, i7 55, i32 -0.0272882, i7 56, i32 -0.0173115, i7 57, i32 -0.0203391, i7 58, i32 0.00711784, i7 59, i32 -0.0244581, i7 60, i32 0.108081, i7 61, i32 0.0403487, i7 62, i32 0.0248065, i7 63, i32 0.0101557, i7 64, i32 -0.00443664, i7 65, i32 -0.0621102, i7 66, i32 0.0228896, i7 67, i32 0.0239259, i7 68, i32 0.0169173, i7 69, i32 -0.0465273, i7 70, i32 -0.0268413, i7 71, i32 -0.000149839, i7 72, i32 0.00398113, i7 73, i32 -0.0481481, i7 74, i32 0.0769316, i7 75, i32 -0.0236081, i7 76, i32 -0.0327381, i7 77, i32 0.0545164, i7 78, i32 -0.00646521, i7 79, i32 -0.0951184, i7 80, i32 -0.00605968, i7 81, i32 0.0196407, i7 82, i32 0.047779, i7 83, i32 0.125146, i7 84, i32 -0.023496, i7 85, i32 0.0320587, i7 86, i32 0.0113969, i7 87, i32 -0.0130409, i7 88, i32 -0.0154318, i7 89, i32 0.0159454, i7 90, i32 0.00207192, i7 91, i32 -0.002313, i7 92, i32 0.0368625, i7 93, i32 0.00122077, i7 94, i32 0.0183606, i7 95, i32 -0.173335, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 627 'sparsemux' 'tmp_189' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (1.18ns)   --->   "%tmp_190 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.103266, i7 1, i32 -0.249022, i7 2, i32 -0.008722, i7 3, i32 0.0907573, i7 4, i32 0.0037924, i7 5, i32 0.130259, i7 6, i32 0.00520087, i7 7, i32 0.0978783, i7 8, i32 -0.0112279, i7 9, i32 0.0299368, i7 10, i32 0.0178603, i7 11, i32 0.246519, i7 12, i32 -0.063398, i7 13, i32 -0.242269, i7 14, i32 0.0249539, i7 15, i32 0.0303491, i7 16, i32 0.00501618, i7 17, i32 -0.00723205, i7 18, i32 -0.225938, i7 19, i32 0.0410974, i7 20, i32 0.176646, i7 21, i32 -0.172542, i7 22, i32 -0.0748403, i7 23, i32 0.300137, i7 24, i32 -0.0036509, i7 25, i32 0.0545156, i7 26, i32 -0.0180758, i7 27, i32 -0.0730186, i7 28, i32 0.0342328, i7 29, i32 -0.0219159, i7 30, i32 -0.186289, i7 31, i32 0.117821, i7 32, i32 0.216165, i7 33, i32 -0.0738098, i7 34, i32 0.0691363, i7 35, i32 -0.0855023, i7 36, i32 -0.11656, i7 37, i32 -0.206682, i7 38, i32 -0.0741317, i7 39, i32 0.0253693, i7 40, i32 0.108585, i7 41, i32 0.104589, i7 42, i32 0.00548241, i7 43, i32 0.108343, i7 44, i32 0.0575134, i7 45, i32 0.00415414, i7 46, i32 -0.00842891, i7 47, i32 -0.143356, i7 48, i32 -0.000727517, i7 49, i32 -0.0772641, i7 50, i32 -0.0144532, i7 51, i32 0.0272597, i7 52, i32 0.00747374, i7 53, i32 -0.0174969, i7 54, i32 0.0191206, i7 55, i32 0.0184162, i7 56, i32 -0.0460892, i7 57, i32 -0.0254051, i7 58, i32 0.00545895, i7 59, i32 -0.0316748, i7 60, i32 0.102579, i7 61, i32 -0.0156465, i7 62, i32 0.0839253, i7 63, i32 0.00413616, i7 64, i32 -0.00877506, i7 65, i32 -0.11704, i7 66, i32 0.019525, i7 67, i32 0.0356472, i7 68, i32 0.0251275, i7 69, i32 -0.0333655, i7 70, i32 -0.0124462, i7 71, i32 -0.00975263, i7 72, i32 -0.00194936, i7 73, i32 -0.0423206, i7 74, i32 0.0756259, i7 75, i32 -0.0214397, i7 76, i32 -0.0333909, i7 77, i32 0.0501166, i7 78, i32 -0.00914663, i7 79, i32 0.000357845, i7 80, i32 -0.0409036, i7 81, i32 0.0232533, i7 82, i32 0.0227075, i7 83, i32 0.182563, i7 84, i32 -0.0154837, i7 85, i32 0.0314067, i7 86, i32 0.0182202, i7 87, i32 -0.0159457, i7 88, i32 -0.0203809, i7 89, i32 0.015257, i7 90, i32 0.0103304, i7 91, i32 -0.00997866, i7 92, i32 -0.027692, i7 93, i32 -0.00408258, i7 94, i32 0.0113851, i7 95, i32 -0.161529, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 628 'sparsemux' 'tmp_190' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (1.18ns)   --->   "%tmp_191 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.13796, i7 1, i32 -0.234202, i7 2, i32 0.0132336, i7 3, i32 0.0612783, i7 4, i32 -0.114721, i7 5, i32 0.141554, i7 6, i32 -5.39918e-05, i7 7, i32 0.121422, i7 8, i32 0.0181987, i7 9, i32 0.0224661, i7 10, i32 0.0174649, i7 11, i32 -0.114102, i7 12, i32 -0.00404511, i7 13, i32 -0.119742, i7 14, i32 0.0634483, i7 15, i32 0.0200809, i7 16, i32 0.0767244, i7 17, i32 -0.0441654, i7 18, i32 -0.200503, i7 19, i32 -0.0148808, i7 20, i32 0.215863, i7 21, i32 -0.00821042, i7 22, i32 -0.140614, i7 23, i32 -0.0469388, i7 24, i32 0.00458214, i7 25, i32 0.0445652, i7 26, i32 0.0113628, i7 27, i32 0.0491822, i7 28, i32 -0.0470783, i7 29, i32 0.00374967, i7 30, i32 -0.183787, i7 31, i32 -0.180494, i7 32, i32 0.230087, i7 33, i32 -0.055532, i7 34, i32 0.0441486, i7 35, i32 -0.0781633, i7 36, i32 -0.0520798, i7 37, i32 -0.259494, i7 38, i32 -0.023632, i7 39, i32 0.0192475, i7 40, i32 0.168512, i7 41, i32 0.0799986, i7 42, i32 0.0138756, i7 43, i32 0.177386, i7 44, i32 0.0642824, i7 45, i32 0.013717, i7 46, i32 0.0048533, i7 47, i32 0.197754, i7 48, i32 0.000144314, i7 49, i32 -0.00406337, i7 50, i32 -0.0180874, i7 51, i32 0.0290053, i7 52, i32 -0.00378457, i7 53, i32 -0.0253043, i7 54, i32 0.0448956, i7 55, i32 0.0739858, i7 56, i32 -0.0799732, i7 57, i32 -0.0266476, i7 58, i32 0.00761522, i7 59, i32 -0.0377589, i7 60, i32 0.0810472, i7 61, i32 -0.115812, i7 62, i32 0.161103, i7 63, i32 -0.00547287, i7 64, i32 -0.0197863, i7 65, i32 -0.167983, i7 66, i32 -0.00212332, i7 67, i32 0.041333, i7 68, i32 0.0153095, i7 69, i32 -0.0129518, i7 70, i32 0.0100637, i7 71, i32 -0.0120174, i7 72, i32 -0.0116134, i7 73, i32 -0.0343566, i7 74, i32 0.0518971, i7 75, i32 -0.0268364, i7 76, i32 -0.0277525, i7 77, i32 0.0404248, i7 78, i32 -0.0165095, i7 79, i32 0.103651, i7 80, i32 -0.0459065, i7 81, i32 0.0201804, i7 82, i32 -0.0240253, i7 83, i32 0.205376, i7 84, i32 -0.000685993, i7 85, i32 0.0306084, i7 86, i32 0.0395354, i7 87, i32 -0.00899658, i7 88, i32 -0.01032, i7 89, i32 0.0177304, i7 90, i32 0.0131614, i7 91, i32 -0.0187472, i7 92, i32 -0.0116016, i7 93, i32 -0.0105347, i7 94, i32 -0.000855706, i7 95, i32 -0.106267, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 629 'sparsemux' 'tmp_191' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (1.18ns)   --->   "%tmp_192 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0942309, i7 1, i32 -0.132733, i7 2, i32 0.0170688, i7 3, i32 0.00255187, i7 4, i32 -0.258201, i7 5, i32 0.139618, i7 6, i32 -0.00941624, i7 7, i32 0.0595962, i7 8, i32 0.0434591, i7 9, i32 0.047212, i7 10, i32 0.015209, i7 11, i32 -0.150355, i7 12, i32 0.0574519, i7 13, i32 0.0057304, i7 14, i32 0.0725977, i7 15, i32 0.00477776, i7 16, i32 0.0546105, i7 17, i32 -0.0645524, i7 18, i32 0.138561, i7 19, i32 -0.111341, i7 20, i32 0.222855, i7 21, i32 0.206763, i7 22, i32 -0.181841, i7 23, i32 -0.178326, i7 24, i32 -0.00248508, i7 25, i32 0.0636032, i7 26, i32 0.0399904, i7 27, i32 0.230197, i7 28, i32 -0.143016, i7 29, i32 0.0309197, i7 30, i32 -0.112663, i7 31, i32 -0.238668, i7 32, i32 0.219852, i7 33, i32 -0.02666, i7 34, i32 -0.000261631, i7 35, i32 -0.0593725, i7 36, i32 -0.00982455, i7 37, i32 0.0459259, i7 38, i32 0.0179514, i7 39, i32 0.0136088, i7 40, i32 0.0350491, i7 41, i32 -0.169402, i7 42, i32 0.00508399, i7 43, i32 0.0803374, i7 44, i32 0.0501998, i7 45, i32 0.00143886, i7 46, i32 0.00212433, i7 47, i32 -0.10746, i7 48, i32 -0.00205517, i7 49, i32 0.0291136, i7 50, i32 -0.00791716, i7 51, i32 0.0303476, i7 52, i32 0.0199648, i7 53, i32 -0.00264128, i7 54, i32 0.0332016, i7 55, i32 0.123028, i7 56, i32 -0.116334, i7 57, i32 -0.0254221, i7 58, i32 0.00135018, i7 59, i32 -0.0377566, i7 60, i32 0.0526229, i7 61, i32 -0.0628645, i7 62, i32 0.209906, i7 63, i32 -0.0357081, i7 64, i32 -0.0232231, i7 65, i32 -0.201563, i7 66, i32 -0.00805206, i7 67, i32 0.000247811, i7 68, i32 0.00535846, i7 69, i32 0.0104344, i7 70, i32 0.0276895, i7 71, i32 -0.0169353, i7 72, i32 -0.0155214, i7 73, i32 -0.0288268, i7 74, i32 0.0213073, i7 75, i32 -0.0381272, i7 76, i32 -0.0242431, i7 77, i32 0.0242746, i7 78, i32 -0.0152876, i7 79, i32 -0.113427, i7 80, i32 -0.026629, i7 81, i32 0.00931826, i7 82, i32 -0.0932971, i7 83, i32 0.204207, i7 84, i32 0.0125578, i7 85, i32 0.035296, i7 86, i32 0.0613168, i7 87, i32 0.000364323, i7 88, i32 0.0131231, i7 89, i32 0.0199729, i7 90, i32 0.00580827, i7 91, i32 -0.0161347, i7 92, i32 0.0344348, i7 93, i32 -0.0263311, i7 94, i32 -0.0251658, i7 95, i32 -0.0398969, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 630 'sparsemux' 'tmp_192' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (1.18ns)   --->   "%tmp_193 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0118368, i7 1, i32 -0.0335377, i7 2, i32 0.0351012, i7 3, i32 -0.043492, i7 4, i32 -0.260755, i7 5, i32 0.110079, i7 6, i32 -0.0165803, i7 7, i32 -0.0124777, i7 8, i32 0.0539768, i7 9, i32 -0.057314, i7 10, i32 0.0157714, i7 11, i32 0.144457, i7 12, i32 0.103032, i7 13, i32 0.12067, i7 14, i32 0.0479451, i7 15, i32 0.00238672, i7 16, i32 -0.194009, i7 17, i32 -0.0648063, i7 18, i32 0.0382936, i7 19, i32 -0.114981, i7 20, i32 0.0859652, i7 21, i32 -0.230816, i7 22, i32 -0.158572, i7 23, i32 0.05027, i7 24, i32 -0.00157357, i7 25, i32 0.07989, i7 26, i32 0.0636644, i7 27, i32 0.286746, i7 28, i32 -0.155966, i7 29, i32 0.0521618, i7 30, i32 0.00867192, i7 31, i32 0.0215364, i7 32, i32 0.209903, i7 33, i32 0.018822, i7 34, i32 -0.0557453, i7 35, i32 -0.0167967, i7 36, i32 0.159868, i7 37, i32 0.32415, i7 38, i32 0.0399582, i7 39, i32 0.0151895, i7 40, i32 -0.187621, i7 41, i32 -0.321862, i7 42, i32 -0.00391036, i7 43, i32 -0.0189451, i7 44, i32 0.0354633, i7 45, i32 -0.00493874, i7 46, i32 -0.00783326, i7 47, i32 -0.108352, i7 48, i32 0.00106699, i7 49, i32 0.0128508, i7 50, i32 -0.0018327, i7 51, i32 0.0269225, i7 52, i32 -0.069551, i7 53, i32 0.00818648, i7 54, i32 0.0160096, i7 55, i32 0.162899, i7 56, i32 -0.13798, i7 57, i32 -0.0319253, i7 58, i32 -0.000885503, i7 59, i32 -0.0298494, i7 60, i32 0.014543, i7 61, i32 0.0706084, i7 62, i32 0.204735, i7 63, i32 -0.0748484, i7 64, i32 -0.0209642, i7 65, i32 -0.168748, i7 66, i32 -0.0107606, i7 67, i32 0.00132488, i7 68, i32 0.00062408, i7 69, i32 0.0344815, i7 70, i32 0.0419241, i7 71, i32 -0.021, i7 72, i32 -0.0189387, i7 73, i32 -0.0151641, i7 74, i32 -0.017594, i7 75, i32 -0.0431753, i7 76, i32 -0.0194953, i7 77, i32 -0.00691731, i7 78, i32 -0.01614, i7 79, i32 0.00326817, i7 80, i32 0.013459, i7 81, i32 -0.0011784, i7 82, i32 -0.169814, i7 83, i32 0.178041, i7 84, i32 0.0111282, i7 85, i32 0.0353367, i7 86, i32 0.0630594, i7 87, i32 0.00238893, i7 88, i32 0.0359406, i7 89, i32 0.0287015, i7 90, i32 -0.0034284, i7 91, i32 -0.0130703, i7 92, i32 -0.0502734, i7 93, i32 -0.0223829, i7 94, i32 -0.0595029, i7 95, i32 0.0116176, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 631 'sparsemux' 'tmp_193' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (1.18ns)   --->   "%tmp_194 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0721205, i7 1, i32 0.00897123, i7 2, i32 0.0394813, i7 3, i32 -0.0804083, i7 4, i32 -0.0864559, i7 5, i32 0.0336257, i7 6, i32 -0.0138814, i7 7, i32 -0.0382383, i7 8, i32 0.0508534, i7 9, i32 -0.0913603, i7 10, i32 0.0177723, i7 11, i32 -0.0103463, i7 12, i32 0.0915122, i7 13, i32 0.1476, i7 14, i32 0.0307729, i7 15, i32 -0.00385621, i7 16, i32 -0.100119, i7 17, i32 -0.0658763, i7 18, i32 -0.014231, i7 19, i32 -0.0227279, i7 20, i32 -0.187078, i7 21, i32 0.100039, i7 22, i32 -0.0734672, i7 23, i32 -0.0102414, i7 24, i32 -0.000453322, i7 25, i32 0.064214, i7 26, i32 0.0621855, i7 27, i32 0.126873, i7 28, i32 -0.102782, i7 29, i32 0.0539841, i7 30, i32 0.123922, i7 31, i32 0.0772129, i7 32, i32 0.172241, i7 33, i32 0.0731581, i7 34, i32 -0.0638229, i7 35, i32 0.0161032, i7 36, i32 0.0620006, i7 37, i32 0.173492, i7 38, i32 0.0362659, i7 39, i32 0.010045, i7 40, i32 -0.135776, i7 41, i32 -0.114049, i7 42, i32 -0.00202596, i7 43, i32 -0.19047, i7 44, i32 0.0250045, i7 45, i32 0.000559402, i7 46, i32 0.000584484, i7 47, i32 0.266285, i7 48, i32 0.00601129, i7 49, i32 0.00590173, i7 50, i32 -0.00342916, i7 51, i32 0.0283415, i7 52, i32 0.0771863, i7 53, i32 0.0159023, i7 54, i32 0.0169215, i7 55, i32 0.176204, i7 56, i32 -0.135311, i7 57, i32 -0.0204782, i7 58, i32 -0.0113372, i7 59, i32 -0.0179917, i7 60, i32 -0.0274243, i7 61, i32 0.0239188, i7 62, i32 0.136179, i7 63, i32 -0.0624947, i7 64, i32 -0.0217437, i7 65, i32 -0.115188, i7 66, i32 -0.0168839, i7 67, i32 -0.083011, i7 68, i32 -0.00196854, i7 69, i32 0.0559608, i7 70, i32 0.0479193, i7 71, i32 -0.0206412, i7 72, i32 -0.0237397, i7 73, i32 -0.00529344, i7 74, i32 -0.0471152, i7 75, i32 -0.0226511, i7 76, i32 -0.0158467, i7 77, i32 -0.0458339, i7 78, i32 -0.0103616, i7 79, i32 0.0766655, i7 80, i32 0.0372142, i7 81, i32 -0.0223413, i7 82, i32 -0.210618, i7 83, i32 0.124013, i7 84, i32 0.013647, i7 85, i32 0.0313898, i7 86, i32 0.00404108, i7 87, i32 0.00223127, i7 88, i32 0.0378051, i7 89, i32 0.0283889, i7 90, i32 -0.000266099, i7 91, i32 -0.00838633, i7 92, i32 0.0360756, i7 93, i32 0.00730649, i7 94, i32 -0.0831151, i7 95, i32 0.0463642, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 632 'sparsemux' 'tmp_194' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (1.18ns)   --->   "%tmp_195 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.115515, i7 1, i32 0.0114261, i7 2, i32 0.0386403, i7 3, i32 -0.0948723, i7 4, i32 0.0920752, i7 5, i32 -0.0363883, i7 6, i32 -0.0346144, i7 7, i32 -0.0272407, i7 8, i32 0.0136081, i7 9, i32 0.142209, i7 10, i32 0.0178622, i7 11, i32 -0.0281636, i7 12, i32 0.0623716, i7 13, i32 0.0232438, i7 14, i32 0.0102066, i7 15, i32 -0.0262673, i7 16, i32 0.183901, i7 17, i32 -0.0453282, i7 18, i32 0.0260266, i7 19, i32 0.0185242, i7 20, i32 -0.302612, i7 21, i32 0.0476017, i7 22, i32 0.0246106, i7 23, i32 0.0111005, i7 24, i32 3.91969e-05, i7 25, i32 0.0442994, i7 26, i32 0.0451313, i7 27, i32 -0.101106, i7 28, i32 0.0253941, i7 29, i32 0.0304372, i7 30, i32 0.165874, i7 31, i32 0.142999, i7 32, i32 0.135491, i7 33, i32 0.118221, i7 34, i32 -0.0677177, i7 35, i32 0.0296053, i7 36, i32 -0.0909267, i7 37, i32 -0.154303, i7 38, i32 0.00930463, i7 39, i32 0.0132956, i7 40, i32 0.0492794, i7 41, i32 0.142499, i7 42, i32 -0.00572549, i7 43, i32 -0.181147, i7 44, i32 0.00554299, i7 45, i32 -0.0121427, i7 46, i32 -0.00020756, i7 47, i32 -0.243695, i7 48, i32 0.0037312, i7 49, i32 0.00534219, i7 50, i32 -0.00566655, i7 51, i32 0.0378229, i7 52, i32 0.103546, i7 53, i32 0.0245462, i7 54, i32 0.00936177, i7 55, i32 0.161443, i7 56, i32 -0.108686, i7 57, i32 -0.0190587, i7 58, i32 -0.00764238, i7 59, i32 -0.0082837, i7 60, i32 -0.0583582, i7 61, i32 0.00379672, i7 62, i32 0.0578837, i7 63, i32 -0.0320412, i7 64, i32 -0.00694273, i7 65, i32 -0.0596191, i7 66, i32 -0.00730574, i7 67, i32 -0.0677293, i7 68, i32 0.00225879, i7 69, i32 0.0632194, i7 70, i32 0.0509092, i7 71, i32 -0.0252243, i7 72, i32 -0.0267924, i7 73, i32 0.00626451, i7 74, i32 -0.0687949, i7 75, i32 0.00756242, i7 76, i32 -0.0118263, i7 77, i32 -0.0726743, i7 78, i32 -0.00984773, i7 79, i32 -0.0643875, i7 80, i32 0.022709, i7 81, i32 -0.0518573, i7 82, i32 -0.190845, i7 83, i32 0.073523, i7 84, i32 0.0132951, i7 85, i32 0.022931, i7 86, i32 -0.0577838, i7 87, i32 0.00188018, i7 88, i32 0.0116028, i7 89, i32 0.0293613, i7 90, i32 0.00210424, i7 91, i32 -0.00401194, i7 92, i32 0.0024921, i7 93, i32 0.0257665, i7 94, i32 -0.100744, i7 95, i32 0.0684866, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 633 'sparsemux' 'tmp_195' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (1.18ns)   --->   "%tmp_196 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0699626, i7 1, i32 0.00516394, i7 2, i32 0.0337661, i7 3, i32 -0.0949242, i7 4, i32 0.139051, i7 5, i32 -0.0744027, i7 6, i32 -0.0272774, i7 7, i32 -0.00596987, i7 8, i32 -0.026191, i7 9, i32 -0.0349053, i7 10, i32 0.0149105, i7 11, i32 0.0192467, i7 12, i32 0.0219271, i7 13, i32 -0.0601876, i7 14, i32 -0.0035266, i7 15, i32 -0.0362176, i7 16, i32 0.0455405, i7 17, i32 -0.0240833, i7 18, i32 -0.019691, i7 19, i32 0.0681729, i7 20, i32 -0.146879, i7 21, i32 -0.0913164, i7 22, i32 0.0722895, i7 23, i32 0.0190338, i7 24, i32 -0.00499403, i7 25, i32 0.0253992, i7 26, i32 0.0258446, i7 27, i32 -0.205198, i7 28, i32 0.106718, i7 29, i32 0.0206293, i7 30, i32 0.139027, i7 31, i32 0.0239265, i7 32, i32 0.0954473, i7 33, i32 0.118468, i7 34, i32 -0.0562289, i7 35, i32 0.0280896, i7 36, i32 -0.0203415, i7 37, i32 -0.140054, i7 38, i32 -0.00689916, i7 39, i32 0.0232958, i7 40, i32 0.0465652, i7 41, i32 0.192923, i7 42, i32 -0.00140875, i7 43, i32 0.0586161, i7 44, i32 0.00382011, i7 45, i32 -0.00795222, i7 46, i32 -0.000519893, i7 47, i32 0.0933363, i7 48, i32 0.00452563, i7 49, i32 0.00161498, i7 50, i32 -0.000966445, i7 51, i32 0.03982, i7 52, i32 -0.128123, i7 53, i32 0.0199776, i7 54, i32 0.00497318, i7 55, i32 0.116254, i7 56, i32 -0.0700809, i7 57, i32 -0.0153475, i7 58, i32 -0.00978944, i7 59, i32 -0.00358635, i7 60, i32 -0.0698867, i7 61, i32 0.0195537, i7 62, i32 -0.00468944, i7 63, i32 -0.0153339, i7 64, i32 -0.000545884, i7 65, i32 -0.0116256, i7 66, i32 -0.00414234, i7 67, i32 0.0206736, i7 68, i32 0.00431748, i7 69, i32 0.0671386, i7 70, i32 0.0482668, i7 71, i32 -0.024395, i7 72, i32 -0.0317478, i7 73, i32 0.00897432, i7 74, i32 -0.0659234, i7 75, i32 0.0258865, i7 76, i32 -0.00831187, i7 77, i32 -0.0826863, i7 78, i32 -0.0106895, i7 79, i32 0.025278, i7 80, i32 0.0109052, i7 81, i32 -0.0558963, i7 82, i32 -0.12882, i7 83, i32 0.0241498, i7 84, i32 0.0189718, i7 85, i32 0.0218067, i7 86, i32 -0.0806873, i7 87, i32 -0.000675082, i7 88, i32 0.00300637, i7 89, i32 0.0287515, i7 90, i32 0.00052633, i7 91, i32 -0.00470287, i7 92, i32 0.00569901, i7 93, i32 0.0292099, i7 94, i32 -0.104219, i7 95, i32 0.0706974, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 634 'sparsemux' 'tmp_196' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (1.18ns)   --->   "%tmp_197 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0540761, i7 1, i32 -0.00873071, i7 2, i32 0.0562461, i7 3, i32 -0.0968997, i7 4, i32 0.0896183, i7 5, i32 -0.0693119, i7 6, i32 -0.0580807, i7 7, i32 -8.05436e-05, i7 8, i32 -0.0616156, i7 9, i32 -0.020518, i7 10, i32 0.0178702, i7 11, i32 -0.0100541, i7 12, i32 0.019034, i7 13, i32 -0.00572952, i7 14, i32 -0.0195381, i7 15, i32 -0.0573656, i7 16, i32 -0.0634132, i7 17, i32 -0.0289681, i7 18, i32 0.00251069, i7 19, i32 0.0390855, i7 20, i32 0.0184034, i7 21, i32 0.0335528, i7 22, i32 0.0819454, i7 23, i32 0.000224768, i7 24, i32 -0.00412295, i7 25, i32 0.0174185, i7 26, i32 -0.00125519, i7 27, i32 -0.117707, i7 28, i32 0.110346, i7 29, i32 0.028205, i7 30, i32 0.072565, i7 31, i32 -0.089039, i7 32, i32 0.0584228, i7 33, i32 0.123032, i7 34, i32 -0.0406411, i7 35, i32 0.00498837, i7 36, i32 0.0226162, i7 37, i32 0.0274516, i7 38, i32 -0.0173787, i7 39, i32 0.00449823, i7 40, i32 0.0129202, i7 41, i32 0.00538706, i7 42, i32 -0.00311937, i7 43, i32 0.0998649, i7 44, i32 0.00732852, i7 45, i32 0.00937113, i7 46, i32 0.000532484, i7 47, i32 -0.00577314, i7 48, i32 0.00178267, i7 49, i32 -0.00266775, i7 50, i32 -0.00010434, i7 51, i32 0.0349975, i7 52, i32 -0.0072504, i7 53, i32 0.00776927, i7 54, i32 0.00757035, i7 55, i32 0.0653279, i7 56, i32 -0.0383467, i7 57, i32 -0.00662188, i7 58, i32 -0.01298, i7 59, i32 0.00148827, i7 60, i32 -0.0679179, i7 61, i32 0.0039718, i7 62, i32 -0.0393871, i7 63, i32 0.000328875, i7 64, i32 -0.000224752, i7 65, i32 0.0150182, i7 66, i32 -0.00488898, i7 67, i32 -0.0904086, i7 68, i32 0.00314432, i7 69, i32 0.0597148, i7 70, i32 0.046657, i7 71, i32 -0.0209104, i7 72, i32 -0.043605, i7 73, i32 0.013903, i7 74, i32 -0.0548376, i7 75, i32 0.0267026, i7 76, i32 0.00140659, i7 77, i32 -0.0814913, i7 78, i32 -0.00818347, i7 79, i32 -0.00179044, i7 80, i32 0.0172269, i7 81, i32 -0.0381086, i7 82, i32 -0.0595393, i7 83, i32 -0.0113528, i7 84, i32 0.0300153, i7 85, i32 0.0211888, i7 86, i32 -0.0563247, i7 87, i32 0.0121409, i7 88, i32 -0.0045787, i7 89, i32 0.027419, i7 90, i32 0.0022383, i7 91, i32 0.00338587, i7 92, i32 -0.00341892, i7 93, i32 0.0296465, i7 94, i32 -0.0888497, i7 95, i32 0.081176, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 635 'sparsemux' 'tmp_197' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (1.18ns)   --->   "%tmp_198 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00636618, i7 1, i32 -0.024397, i7 2, i32 -0.02438, i7 3, i32 0.118478, i7 4, i32 0.0305783, i7 5, i32 0.0825187, i7 6, i32 0.00650009, i7 7, i32 -0.0760639, i7 8, i32 -0.0203343, i7 9, i32 -0.00998963, i7 10, i32 0.0155688, i7 11, i32 0.0396196, i7 12, i32 -0.031123, i7 13, i32 -0.134639, i7 14, i32 -0.0348308, i7 15, i32 0.0208998, i7 16, i32 -0.00554855, i7 17, i32 0.0174085, i7 18, i32 -0.0537294, i7 19, i32 0.00356742, i7 20, i32 0.0519004, i7 21, i32 0.00338898, i7 22, i32 0.0193824, i7 23, i32 0.0354567, i7 24, i32 0.0170292, i7 25, i32 0.0381697, i7 26, i32 -0.0890467, i7 27, i32 0.00896535, i7 28, i32 0.0364264, i7 29, i32 -0.0783374, i7 30, i32 0.00468934, i7 31, i32 -0.093022, i7 32, i32 0.0213838, i7 33, i32 -0.0561324, i7 34, i32 0.136893, i7 35, i32 -0.0762688, i7 36, i32 0.0174161, i7 37, i32 0.0400483, i7 38, i32 0.0119703, i7 39, i32 0.00670131, i7 40, i32 -0.00956535, i7 41, i32 0.00287958, i7 42, i32 -0.0037493, i7 43, i32 -0.00478815, i7 44, i32 0.0542207, i7 45, i32 -0.00208449, i7 46, i32 0.000939035, i7 47, i32 0.00843224, i7 48, i32 -0.00201482, i7 49, i32 0.0264867, i7 50, i32 0.0142212, i7 51, i32 0.0154947, i7 52, i32 0.00172873, i7 53, i32 0.000798579, i7 54, i32 -0.0629179, i7 55, i32 -0.0699304, i7 56, i32 0.00888165, i7 57, i32 -0.00868831, i7 58, i32 0.00743295, i7 59, i32 -0.0216968, i7 60, i32 0.105697, i7 61, i32 0.00272737, i7 62, i32 -0.0259837, i7 63, i32 0.00919964, i7 64, i32 -0.00387256, i7 65, i32 0.0241977, i7 66, i32 0.0028693, i7 67, i32 0.0290369, i7 68, i32 0.0114155, i7 69, i32 -0.0418236, i7 70, i32 -0.0209256, i7 71, i32 -0.00235098, i7 72, i32 0.0343313, i7 73, i32 -0.0730243, i7 74, i32 0.0606972, i7 75, i32 -0.0369476, i7 76, i32 -0.0127998, i7 77, i32 0.0461922, i7 78, i32 -0.011348, i7 79, i32 0.0191166, i7 80, i32 -0.00186732, i7 81, i32 0.0141378, i7 82, i32 0.0464718, i7 83, i32 -0.00581961, i7 84, i32 -0.0354232, i7 85, i32 0.0614267, i7 86, i32 0.00983578, i7 87, i32 -0.00423659, i7 88, i32 0.00143821, i7 89, i32 0.0358157, i7 90, i32 -0.00236178, i7 91, i32 -0.0205126, i7 92, i32 0.00362581, i7 93, i32 -0.00301847, i7 94, i32 0.0223357, i7 95, i32 -0.042846, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 636 'sparsemux' 'tmp_198' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (1.18ns)   --->   "%tmp_199 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0168095, i7 1, i32 -0.0974018, i7 2, i32 0.00227359, i7 3, i32 0.0949956, i7 4, i32 0.0411103, i7 5, i32 0.0902551, i7 6, i32 -0.00546265, i7 7, i32 -0.055398, i7 8, i32 -0.0276873, i7 9, i32 0.0229465, i7 10, i32 0.0142102, i7 11, i32 -0.12946, i7 12, i32 0.0163464, i7 13, i32 0.121701, i7 14, i32 -0.0559794, i7 15, i32 0.00857042, i7 16, i32 0.000416804, i7 17, i32 0.0275756, i7 18, i32 -0.0291441, i7 19, i32 0.03242, i7 20, i32 0.110187, i7 21, i32 -0.0517962, i7 22, i32 0.0387735, i7 23, i32 0.00478882, i7 24, i32 -0.00544736, i7 25, i32 0.0437912, i7 26, i32 -0.0476331, i7 27, i32 0.0131343, i7 28, i32 0.0790348, i7 29, i32 -0.0873218, i7 30, i32 -0.0644428, i7 31, i32 0.0444177, i7 32, i32 0.0349883, i7 33, i32 -0.0746341, i7 34, i32 0.138554, i7 35, i32 -0.095192, i7 36, i32 0.0838514, i7 37, i32 0.0466388, i7 38, i32 -0.0289457, i7 39, i32 0.00192066, i7 40, i32 -0.0776218, i7 41, i32 0.0719266, i7 42, i32 0.00357871, i7 43, i32 -0.0738973, i7 44, i32 0.0786867, i7 45, i32 0.0058255, i7 46, i32 -0.00576003, i7 47, i32 -0.0156817, i7 48, i32 -0.00242117, i7 49, i32 -0.0139695, i7 50, i32 -0.000529637, i7 51, i32 0.0148532, i7 52, i32 0.00698891, i7 53, i32 0.000515741, i7 54, i32 -0.0810527, i7 55, i32 -0.0580554, i7 56, i32 0.000444227, i7 57, i32 -0.0228651, i7 58, i32 0.00974007, i7 59, i32 -0.0279746, i7 60, i32 0.114144, i7 61, i32 0.0166548, i7 62, i32 -0.0134707, i7 63, i32 0.0068692, i7 64, i32 -0.00681732, i7 65, i32 -0.0111215, i7 66, i32 0.0139419, i7 67, i32 0.0237836, i7 68, i32 0.0172267, i7 69, i32 -0.0407839, i7 70, i32 -0.018936, i7 71, i32 -0.00504123, i7 72, i32 0.0142888, i7 73, i32 -0.0653421, i7 74, i32 0.0950346, i7 75, i32 -0.0233293, i7 76, i32 -0.0329241, i7 77, i32 0.0548395, i7 78, i32 -0.0126283, i7 79, i32 -0.0713596, i7 80, i32 0.00274228, i7 81, i32 0.00592764, i7 82, i32 0.0399997, i7 83, i32 0.0371848, i7 84, i32 -0.0268195, i7 85, i32 0.0342598, i7 86, i32 0.00776884, i7 87, i32 -0.00526992, i7 88, i32 -0.00549891, i7 89, i32 0.0373006, i7 90, i32 0.00925406, i7 91, i32 -0.0198035, i7 92, i32 0.00335786, i7 93, i32 0.00150458, i7 94, i32 0.0121706, i7 95, i32 -0.0864837, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 637 'sparsemux' 'tmp_199' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (1.18ns)   --->   "%tmp_200 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0167739, i7 1, i32 -0.145979, i7 2, i32 -0.0106082, i7 3, i32 0.0920874, i7 4, i32 0.0666212, i7 5, i32 0.0948905, i7 6, i32 -0.00735457, i7 7, i32 0.0371563, i7 8, i32 -0.0323736, i7 9, i32 0.0108743, i7 10, i32 0.015603, i7 11, i32 0.0668845, i7 12, i32 0.0604996, i7 13, i32 0.330041, i7 14, i32 -0.0506782, i7 15, i32 0.0179002, i7 16, i32 -0.00586031, i7 17, i32 0.0346084, i7 18, i32 0.238778, i7 19, i32 0.0443428, i7 20, i32 0.0854039, i7 21, i32 0.151182, i7 22, i32 0.0553291, i7 23, i32 -0.184658, i7 24, i32 -0.00204233, i7 25, i32 0.0459093, i7 26, i32 -0.0364345, i7 27, i32 -0.0118386, i7 28, i32 0.0656833, i7 29, i32 -0.084026, i7 30, i32 -0.119061, i7 31, i32 0.162786, i7 32, i32 0.0781077, i7 33, i32 -0.0880338, i7 34, i32 0.123649, i7 35, i32 -0.153272, i7 36, i32 -0.0435642, i7 37, i32 -0.0991838, i7 38, i32 -0.103603, i7 39, i32 0.0063858, i7 40, i32 -0.0477845, i7 41, i32 0.0593968, i7 42, i32 0.00109482, i7 43, i32 -0.0503864, i7 44, i32 0.111894, i7 45, i32 0.00748543, i7 46, i32 -0.00118452, i7 47, i32 0.0496424, i7 48, i32 -0.00386876, i7 49, i32 -0.050482, i7 50, i32 -0.000655698, i7 51, i32 0.0132167, i7 52, i32 0.00444654, i7 53, i32 -0.00819731, i7 54, i32 -0.0531299, i7 55, i32 -0.0298429, i7 56, i32 -0.00544488, i7 57, i32 -0.0223662, i7 58, i32 0.00749364, i7 59, i32 -0.0381869, i7 60, i32 0.116103, i7 61, i32 0.0141211, i7 62, i32 0.0149772, i7 63, i32 0.00303669, i7 64, i32 -0.0189528, i7 65, i32 -0.0459888, i7 66, i32 0.0243447, i7 67, i32 0.0257263, i7 68, i32 0.0273286, i7 69, i32 -0.0355912, i7 70, i32 -0.0130386, i7 71, i32 -0.0214528, i7 72, i32 0.00708308, i7 73, i32 -0.050479, i7 74, i32 0.125183, i7 75, i32 -0.0203272, i7 76, i32 -0.0379845, i7 77, i32 0.0526861, i7 78, i32 -0.00837998, i7 79, i32 0.0356039, i7 80, i32 -0.00691039, i7 81, i32 0.0168357, i7 82, i32 0.0272875, i7 83, i32 0.0820901, i7 84, i32 -0.0158161, i7 85, i32 0.0341728, i7 86, i32 0.0103468, i7 87, i32 -0.0105305, i7 88, i32 -0.0131839, i7 89, i32 0.0392737, i7 90, i32 -0.00209436, i7 91, i32 -0.0248788, i7 92, i32 0.00835773, i7 93, i32 0.000470102, i7 94, i32 0.0097153, i7 95, i32 -0.106838, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 638 'sparsemux' 'tmp_200' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (1.18ns)   --->   "%tmp_201 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.015629, i7 1, i32 -0.122867, i7 2, i32 0.0138139, i7 3, i32 0.0790159, i7 4, i32 0.0558204, i7 5, i32 0.0807732, i7 6, i32 -0.0135146, i7 7, i32 0.102038, i7 8, i32 -0.0141073, i7 9, i32 -0.0362129, i7 10, i32 0.0118526, i7 11, i32 0.195214, i7 12, i32 0.0988132, i7 13, i32 0.0901601, i7 14, i32 -0.0257966, i7 15, i32 0.0295478, i7 16, i32 0.024268, i7 17, i32 0.0342709, i7 18, i32 -0.0150262, i7 19, i32 0.00144533, i7 20, i32 0.0175145, i7 21, i32 -0.159347, i7 22, i32 0.060427, i7 23, i32 0.113578, i7 24, i32 0.00130187, i7 25, i32 0.0409188, i7 26, i32 -0.00960547, i7 27, i32 -0.107386, i7 28, i32 0.0441512, i7 29, i32 -0.0697484, i7 30, i32 -0.145378, i7 31, i32 0.0937956, i7 32, i32 0.141135, i7 33, i32 -0.0842725, i7 34, i32 0.0835861, i7 35, i32 -0.188398, i7 36, i32 -0.108911, i7 37, i32 -0.218327, i7 38, i32 -0.169538, i7 39, i32 0.0176785, i7 40, i32 0.0588611, i7 41, i32 -0.0277006, i7 42, i32 0.00347253, i7 43, i32 0.111394, i7 44, i32 0.112459, i7 45, i32 0.00629247, i7 46, i32 -0.0055651, i7 47, i32 -0.111719, i7 48, i32 0.000960513, i7 49, i32 -0.0411328, i7 50, i32 -0.00305409, i7 51, i32 0.0225515, i7 52, i32 -0.00311719, i7 53, i32 -0.0152604, i7 54, i32 -0.0056935, i7 55, i32 0.0222561, i7 56, i32 -0.0238124, i7 57, i32 -0.0283355, i7 58, i32 0.00486335, i7 59, i32 -0.0587161, i7 60, i32 0.112863, i7 61, i32 -0.0647859, i7 62, i32 0.0733769, i7 63, i32 0.00417033, i7 64, i32 -0.0235521, i7 65, i32 -0.0937469, i7 66, i32 0.0222895, i7 67, i32 0.0319676, i7 68, i32 0.0316288, i7 69, i32 -0.0195071, i7 70, i32 0.00476078, i7 71, i32 -0.0319792, i7 72, i32 -0.00291477, i7 73, i32 -0.0421477, i7 74, i32 0.116342, i7 75, i32 -0.0226876, i7 76, i32 -0.0294715, i7 77, i32 0.0470355, i7 78, i32 -0.01107, i7 79, i32 0.0364389, i7 80, i32 -0.0252579, i7 81, i32 0.016952, i7 82, i32 0.00852232, i7 83, i32 0.128154, i7 84, i32 -0.00517891, i7 85, i32 0.0373142, i7 86, i32 0.0170025, i7 87, i32 -0.00812151, i7 88, i32 -0.0245957, i7 89, i32 0.0377936, i7 90, i32 0.00413995, i7 91, i32 -0.0345527, i7 92, i32 -0.0273007, i7 93, i32 -0.00579885, i7 94, i32 0.00193079, i7 95, i32 -0.0929739, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 639 'sparsemux' 'tmp_201' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (1.18ns)   --->   "%tmp_202 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0761847, i7 1, i32 -0.0270981, i7 2, i32 0.0316382, i7 3, i32 0.0493731, i7 4, i32 -0.0299221, i7 5, i32 0.0479126, i7 6, i32 -0.0172871, i7 7, i32 0.0848435, i7 8, i32 0.00794826, i7 9, i32 -0.0341506, i7 10, i32 0.014467, i7 11, i32 -0.212994, i7 12, i32 0.128371, i7 13, i32 -0.141269, i7 14, i32 0.0184815, i7 15, i32 0.0142159, i7 16, i32 0.0798365, i7 17, i32 0.0126485, i7 18, i32 -0.242681, i7 19, i32 -0.0714698, i7 20, i32 -0.0829973, i7 21, i32 0.00238194, i7 22, i32 0.0420503, i7 23, i32 0.155177, i7 24, i32 0.00357284, i7 25, i32 0.0335813, i7 26, i32 0.0153321, i7 27, i32 -0.151238, i7 28, i32 -0.0289988, i7 29, i32 -0.0487502, i7 30, i32 -0.0899659, i7 31, i32 -0.146143, i7 32, i32 0.207565, i7 33, i32 -0.0710802, i7 34, i32 0.0172957, i7 35, i32 -0.229004, i7 36, i32 -0.0527467, i7 37, i32 -0.0403138, i7 38, i32 -0.19301, i7 39, i32 0.00916379, i7 40, i32 0.15159, i7 41, i32 -0.214891, i7 42, i32 0.00791257, i7 43, i32 0.163033, i7 44, i32 0.118277, i7 45, i32 0.0186879, i7 46, i32 0.00390862, i7 47, i32 0.135132, i7 48, i32 -0.00165633, i7 49, i32 0.0202777, i7 50, i32 -0.0120488, i7 51, i32 0.026603, i7 52, i32 0.0119034, i7 53, i32 -0.00427713, i7 54, i32 0.019699, i7 55, i32 0.0731179, i7 56, i32 -0.0473486, i7 57, i32 -0.0246375, i7 58, i32 0.00812183, i7 59, i32 -0.0764556, i7 60, i32 0.0957627, i7 61, i32 -0.092587, i7 62, i32 0.136604, i7 63, i32 0.000873762, i7 64, i32 -0.0244398, i7 65, i32 -0.134338, i7 66, i32 0.0124038, i7 67, i32 0.016948, i7 68, i32 0.0204553, i7 69, i32 0.0066037, i7 70, i32 0.0189943, i7 71, i32 -0.0390329, i7 72, i32 -0.00695964, i7 73, i32 -0.0339888, i7 74, i32 0.0750253, i7 75, i32 -0.0255309, i7 76, i32 -0.0271508, i7 77, i32 0.0357401, i7 78, i32 -0.0210513, i7 79, i32 -0.0722354, i7 80, i32 -0.02701, i7 81, i32 0.0109763, i7 82, i32 -0.0436819, i7 83, i32 0.153343, i7 84, i32 0.00351592, i7 85, i32 0.0334335, i7 86, i32 0.0257093, i7 87, i32 -0.00711285, i7 88, i32 -0.0235498, i7 89, i32 0.046776, i7 90, i32 0.0109209, i7 91, i32 -0.0396741, i7 92, i32 0.0357994, i7 93, i32 -0.00714837, i7 94, i32 -0.01063, i7 95, i32 -0.0635798, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 640 'sparsemux' 'tmp_202' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (1.18ns)   --->   "%tmp_203 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.119278, i7 1, i32 0.0435359, i7 2, i32 0.038298, i7 3, i32 -0.00358628, i7 4, i32 -0.177254, i7 5, i32 0.0127609, i7 6, i32 -0.0296727, i7 7, i32 0.000381031, i7 8, i32 0.0361315, i7 9, i32 0.0908073, i7 10, i32 0.0141285, i7 11, i32 -0.0527479, i7 12, i32 0.146165, i7 13, i32 -0.195381, i7 14, i32 0.0479543, i7 15, i32 0.00882884, i7 16, i32 -0.0255146, i7 17, i32 0.00118997, i7 18, i32 0.0110581, i7 19, i32 -0.126295, i7 20, i32 -0.219316, i7 21, i32 0.168469, i7 22, i32 -0.0186273, i7 23, i32 -0.129758, i7 24, i32 -0.000825564, i7 25, i32 0.0432273, i7 26, i32 0.0325323, i7 27, i32 -0.0587394, i7 28, i32 -0.131396, i7 29, i32 -0.0190531, i7 30, i32 0.00831738, i7 31, i32 -0.213789, i7 32, i32 0.2468, i7 33, i32 -0.0413128, i7 34, i32 -0.0607614, i7 35, i32 -0.226673, i7 36, i32 -0.020579, i7 37, i32 0.262317, i7 38, i32 -0.183452, i7 39, i32 0.00158802, i7 40, i32 0.115443, i7 41, i32 -0.306098, i7 42, i32 -0.000880785, i7 43, i32 0.0605622, i7 44, i32 0.108782, i7 45, i32 0.00668706, i7 46, i32 -0.00394609, i7 47, i32 -0.0314431, i7 48, i32 0.0011369, i7 49, i32 0.0227888, i7 50, i32 -0.0139264, i7 51, i32 0.0257998, i7 52, i32 0.00212602, i7 53, i32 0.012737, i7 54, i32 0.0259672, i7 55, i32 0.116281, i7 56, i32 -0.0707115, i7 57, i32 -0.0261371, i7 58, i32 0.00162511, i7 59, i32 -0.0808588, i7 60, i32 0.0748354, i7 61, i32 -0.00705461, i7 62, i32 0.178173, i7 63, i32 -0.0139647, i7 64, i32 -0.0251971, i7 65, i32 -0.150771, i7 66, i32 0.00351803, i7 67, i32 -0.0170715, i7 68, i32 0.0152732, i7 69, i32 0.0301497, i7 70, i32 0.0350032, i7 71, i32 -0.0437188, i7 72, i32 -0.00464182, i7 73, i32 -0.0300064, i7 74, i32 0.0150419, i7 75, i32 -0.0308931, i7 76, i32 -0.0231168, i7 77, i32 0.0188235, i7 78, i32 -0.0218268, i7 79, i32 0.0054572, i7 80, i32 -0.0204011, i7 81, i32 0.00779756, i7 82, i32 -0.123793, i7 83, i32 0.147449, i7 84, i32 0.00543201, i7 85, i32 0.039044, i7 86, i32 0.032093, i7 87, i32 -0.00284427, i7 88, i32 -0.00858744, i7 89, i32 0.0456782, i7 90, i32 0.00738307, i7 91, i32 -0.0375057, i7 92, i32 -0.032752, i7 93, i32 -0.0112902, i7 94, i32 -0.0402616, i7 95, i32 -0.0220169, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 641 'sparsemux' 'tmp_203' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (1.18ns)   --->   "%tmp_204 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0971863, i7 1, i32 0.0560971, i7 2, i32 0.0477953, i7 3, i32 -0.0460829, i7 4, i32 -0.2409, i7 5, i32 -0.0389324, i7 6, i32 -0.0390974, i7 7, i32 -0.0585385, i7 8, i32 0.0546327, i7 9, i32 0.0237938, i7 10, i32 0.0139216, i7 11, i32 0.153336, i7 12, i32 0.122217, i7 13, i32 -0.152386, i7 14, i32 0.047049, i7 15, i32 0.0020294, i7 16, i32 -0.169692, i7 17, i32 -0.000728631, i7 18, i32 0.0812945, i7 19, i32 -0.0778355, i7 20, i32 -0.324991, i7 21, i32 -0.19034, i7 22, i32 -0.0924001, i7 23, i32 -0.0113286, i7 24, i32 0.00111758, i7 25, i32 0.0475692, i7 26, i32 0.0518307, i7 27, i32 0.147417, i7 28, i32 -0.144111, i7 29, i32 0.0285652, i7 30, i32 0.103121, i7 31, i32 0.0185309, i7 32, i32 0.260854, i7 33, i32 0.00889988, i7 34, i32 -0.110948, i7 35, i32 -0.196872, i7 36, i32 0.122933, i7 37, i32 0.262123, i7 38, i32 -0.154237, i7 39, i32 0.00831968, i7 40, i32 -0.0912594, i7 41, i32 0.0055806, i7 42, i32 -0.0032903, i7 43, i32 -0.0164438, i7 44, i32 0.0883134, i7 45, i32 -0.0018387, i7 46, i32 -0.00651976, i7 47, i32 -0.139354, i7 48, i32 0.0021743, i7 49, i32 0.00246651, i7 50, i32 -0.00486225, i7 51, i32 0.0262361, i7 52, i32 -0.0339793, i7 53, i32 0.0264098, i7 54, i32 0.0111758, i7 55, i32 0.154852, i7 56, i32 -0.0773604, i7 57, i32 -0.021992, i7 58, i32 -0.00047865, i7 59, i32 -0.0761138, i7 60, i32 0.0454806, i7 61, i32 0.076138, i7 62, i32 0.169018, i7 63, i32 -0.0320948, i7 64, i32 -0.0263163, i7 65, i32 -0.123582, i7 66, i32 0.00425998, i7 67, i32 -0.00960348, i7 68, i32 0.00805352, i7 69, i32 0.0492844, i7 70, i32 0.0467163, i7 71, i32 -0.0503026, i7 72, i32 -0.00688679, i7 73, i32 -0.0228475, i7 74, i32 -0.0535047, i7 75, i32 -0.0303586, i7 76, i32 -0.0158769, i7 77, i32 -0.0137371, i7 78, i32 -0.0223381, i7 79, i32 0.072872, i7 80, i32 0.000164071, i7 81, i32 0.00267317, i7 82, i32 -0.209208, i7 83, i32 0.130152, i7 84, i32 0.0101472, i7 85, i32 0.0366573, i7 86, i32 0.0237141, i7 87, i32 0.00298611, i7 88, i32 0.0151784, i7 89, i32 0.0458753, i7 90, i32 -0.000878465, i7 91, i32 -0.034612, i7 92, i32 0.00185916, i7 93, i32 -0.00288148, i7 94, i32 -0.0678061, i7 95, i32 0.0154745, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 642 'sparsemux' 'tmp_204' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (1.18ns)   --->   "%tmp_205 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0448072, i7 1, i32 0.0360331, i7 2, i32 0.0526158, i7 3, i32 -0.0736277, i7 4, i32 -0.165172, i7 5, i32 -0.0869138, i7 6, i32 -0.0401584, i7 7, i32 -0.0338788, i7 8, i32 0.0592648, i7 9, i32 -0.141457, i7 10, i32 0.0172358, i7 11, i32 -0.0583587, i7 12, i32 0.0613327, i7 13, i32 0.000202694, i7 14, i32 0.0400759, i7 15, i32 -0.00502515, i7 16, i32 -0.0130008, i7 17, i32 -0.0073445, i7 18, i32 -0.0210561, i7 19, i32 0.0147577, i7 20, i32 -0.181059, i7 21, i32 0.0759945, i7 22, i32 -0.120761, i7 23, i32 -0.00114409, i7 24, i32 0.00283244, i7 25, i32 0.0259447, i7 26, i32 0.0537631, i7 27, i32 0.257343, i7 28, i32 -0.0910605, i7 29, i32 0.0337643, i7 30, i32 0.162876, i7 31, i32 0.0724558, i7 32, i32 0.248721, i7 33, i32 0.0675978, i7 34, i32 -0.11039, i7 35, i32 -0.15889, i7 36, i32 0.0663702, i7 37, i32 -0.0982593, i7 38, i32 -0.102095, i7 39, i32 0.0212001, i7 40, i32 -0.161525, i7 41, i32 0.337197, i7 42, i32 0.00124191, i7 43, i32 -0.156124, i7 44, i32 0.0581865, i7 45, i32 -0.00236618, i7 46, i32 0.00214675, i7 47, i32 0.22813, i7 48, i32 0.00586244, i7 49, i32 0.00198209, i7 50, i32 -0.00691153, i7 51, i32 0.0283398, i7 52, i32 0.102634, i7 53, i32 0.0237752, i7 54, i32 0.0131141, i7 55, i32 0.168842, i7 56, i32 -0.0814218, i7 57, i32 -0.0198341, i7 58, i32 -0.00480065, i7 59, i32 -0.0662076, i7 60, i32 0.005742, i7 61, i32 -0.00207905, i7 62, i32 0.110182, i7 63, i32 -0.0270148, i7 64, i32 -0.0221965, i7 65, i32 -0.0841375, i7 66, i32 -0.00284356, i7 67, i32 -0.104621, i7 68, i32 0.00573509, i7 69, i32 0.0680147, i7 70, i32 0.0541909, i7 71, i32 -0.0481965, i7 72, i32 -0.0233109, i7 73, i32 -0.0136649, i7 74, i32 -0.107912, i7 75, i32 0.0139572, i7 76, i32 -0.0135437, i7 77, i32 -0.0429786, i7 78, i32 -0.0185491, i7 79, i32 -0.0641736, i7 80, i32 0.0288026, i7 81, i32 -0.0212892, i7 82, i32 -0.259671, i7 83, i32 0.0916586, i7 84, i32 0.0167929, i7 85, i32 0.0266287, i7 86, i32 -0.0284501, i7 87, i32 -0.00320211, i7 88, i32 0.0214313, i7 89, i32 0.0408519, i7 90, i32 -0.00180485, i7 91, i32 -0.0277854, i7 92, i32 0.0403427, i7 93, i32 0.0160953, i7 94, i32 -0.104069, i7 95, i32 0.0420654, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 643 'sparsemux' 'tmp_205' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (1.18ns)   --->   "%tmp_206 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0231757, i7 1, i32 0.0150771, i7 2, i32 0.0591484, i7 3, i32 -0.0875981, i7 4, i32 -0.0145091, i7 5, i32 -0.0928897, i7 6, i32 -0.053498, i7 7, i32 -0.0156503, i7 8, i32 0.0235831, i7 9, i32 0.070997, i7 10, i32 0.0135503, i7 11, i32 0.00242308, i7 12, i32 0.0238509, i7 13, i32 0.117992, i7 14, i32 0.0183217, i7 15, i32 -0.031646, i7 16, i32 0.156872, i7 17, i32 -0.0179988, i7 18, i32 0.0255142, i7 19, i32 0.0520992, i7 20, i32 0.102088, i7 21, i32 0.0475538, i7 22, i32 -0.0963333, i7 23, i32 0.0015863, i7 24, i32 -1.9287e-05, i7 25, i32 0.000457568, i7 26, i32 0.0362642, i7 27, i32 0.176089, i7 28, i32 0.0164613, i7 29, i32 0.0139904, i7 30, i32 0.129937, i7 31, i32 0.137764, i7 32, i32 0.21634, i7 33, i32 0.109392, i7 34, i32 -0.0956408, i7 35, i32 -0.116842, i7 36, i32 -0.0735535, i7 37, i32 -0.240034, i7 38, i32 -0.0494809, i7 39, i32 0.0129884, i7 40, i32 -0.012248, i7 41, i32 0.257483, i7 42, i32 -0.00745735, i7 43, i32 -0.143506, i7 44, i32 0.0252417, i7 45, i32 -0.020796, i7 46, i32 -0.00881846, i7 47, i32 -0.165541, i7 48, i32 0.00119718, i7 49, i32 0.00189474, i7 50, i32 -0.00775238, i7 51, i32 0.0405311, i7 52, i32 -0.0280667, i7 53, i32 0.0258873, i7 54, i32 0.00817364, i7 55, i32 0.152079, i7 56, i32 -0.0712404, i7 57, i32 -0.016233, i7 58, i32 -0.00724664, i7 59, i32 -0.0455573, i7 60, i32 -0.0231483, i7 61, i32 0.00115558, i7 62, i32 0.0434013, i7 63, i32 -0.0115591, i7 64, i32 -0.00895651, i7 65, i32 -0.0375397, i7 66, i32 -0.00842895, i7 67, i32 0.0331172, i7 68, i32 0.0101614, i7 69, i32 0.0749114, i7 70, i32 0.0553634, i7 71, i32 -0.0484544, i7 72, i32 -0.0267085, i7 73, i32 0.00353246, i7 74, i32 -0.134861, i7 75, i32 0.0732526, i7 76, i32 -0.0148816, i7 77, i32 -0.0688136, i7 78, i32 -0.0138721, i7 79, i32 0.0169085, i7 80, i32 0.0198433, i7 81, i32 -0.0356803, i7 82, i32 -0.246726, i7 83, i32 0.0416612, i7 84, i32 0.0134188, i7 85, i32 0.0250129, i7 86, i32 -0.069988, i7 87, i32 0.00168291, i7 88, i32 0.0122826, i7 89, i32 0.0351157, i7 90, i32 0.00651755, i7 91, i32 -0.0224572, i7 92, i32 -0.03659, i7 93, i32 0.0302199, i7 94, i32 -0.12254, i7 95, i32 0.0571296, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 644 'sparsemux' 'tmp_206' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (1.18ns)   --->   "%tmp_207 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0368061, i7 1, i32 0.0105503, i7 2, i32 0.0519861, i7 3, i32 -0.0850485, i7 4, i32 0.0593315, i7 5, i32 -0.0569728, i7 6, i32 -0.0434076, i7 7, i32 0.00325192, i7 8, i32 -0.0235428, i7 9, i32 0.0202752, i7 10, i32 0.0133232, i7 11, i32 0.00982744, i7 12, i32 0.00959207, i7 13, i32 0.0586298, i7 14, i32 0.00628378, i7 15, i32 -0.0455195, i7 16, i32 -0.00198595, i7 17, i32 -0.0110975, i7 18, i32 -0.000786942, i7 19, i32 0.0682847, i7 20, i32 0.186575, i7 21, i32 -0.0777193, i7 22, i32 -0.0458441, i7 23, i32 0.00140413, i7 24, i32 -0.00093079, i7 25, i32 -0.00612873, i7 26, i32 0.0160362, i7 27, i32 -0.0154375, i7 28, i32 0.0889159, i7 29, i32 0.0121656, i7 30, i32 0.0725336, i7 31, i32 0.0286903, i7 32, i32 0.176337, i7 33, i32 0.109431, i7 34, i32 -0.0633898, i7 35, i32 -0.0691932, i7 36, i32 -0.0332305, i7 37, i32 -0.0120557, i7 38, i32 -0.0193575, i7 39, i32 0.0129499, i7 40, i32 0.0337276, i7 41, i32 -0.0449378, i7 42, i32 -0.00546627, i7 43, i32 0.0700402, i7 44, i32 0.0168097, i7 45, i32 -0.00775543, i7 46, i32 -0.0079807, i7 47, i32 0.0526006, i7 48, i32 0.00344236, i7 49, i32 0.00145974, i7 50, i32 0.000605248, i7 51, i32 0.0414702, i7 52, i32 -0.117345, i7 53, i32 0.0167515, i7 54, i32 0.00142722, i7 55, i32 0.111547, i7 56, i32 -0.0451154, i7 57, i32 -0.0058142, i7 58, i32 -0.0109918, i7 59, i32 -0.0273745, i7 60, i32 -0.041412, i7 61, i32 0.00288477, i7 62, i32 -0.00774657, i7 63, i32 -0.00628116, i7 64, i32 -0.00419284, i7 65, i32 -0.00581813, i7 66, i32 -0.0030164, i7 67, i32 -0.00309122, i7 68, i32 0.00909303, i7 69, i32 0.0727717, i7 70, i32 0.0535831, i7 71, i32 -0.047704, i7 72, i32 -0.0282789, i7 73, i32 0.00190588, i7 74, i32 -0.118247, i7 75, i32 0.0981648, i7 76, i32 -0.0109723, i7 77, i32 -0.0827519, i7 78, i32 -0.00932365, i7 79, i32 0.0255689, i7 80, i32 0.00788624, i7 81, i32 -0.0421867, i7 82, i32 -0.169592, i7 83, i32 0.00651705, i7 84, i32 0.0177272, i7 85, i32 0.0337177, i7 86, i32 -0.0737002, i7 87, i32 -0.00371491, i7 88, i32 0.00452594, i7 89, i32 0.0358526, i7 90, i32 -0.000503357, i7 91, i32 -0.0107208, i7 92, i32 0.0124171, i7 93, i32 0.0239713, i7 94, i32 -0.118928, i7 95, i32 0.05965, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 645 'sparsemux' 'tmp_207' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 646 [1/1] (1.18ns)   --->   "%tmp_208 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0392377, i7 1, i32 0.00530509, i7 2, i32 0.0751727, i7 3, i32 -0.0837258, i7 4, i32 0.0642967, i7 5, i32 -0.0304205, i7 6, i32 -0.0733142, i7 7, i32 -0.000727449, i7 8, i32 -0.0605124, i7 9, i32 -0.0233073, i7 10, i32 0.0180426, i7 11, i32 -0.0146045, i7 12, i32 0.0170204, i7 13, i32 -0.0240865, i7 14, i32 -0.00187798, i7 15, i32 -0.0616741, i7 16, i32 -0.043767, i7 17, i32 -0.0181944, i7 18, i32 -0.00547421, i7 19, i32 0.0166561, i7 20, i32 0.0875299, i7 21, i32 0.0281052, i7 22, i32 0.00972737, i7 23, i32 0.00725003, i7 24, i32 -0.00119203, i7 25, i32 -0.00873137, i7 26, i32 -0.00174549, i7 27, i32 -0.122171, i7 28, i32 0.105124, i7 29, i32 0.0259703, i7 30, i32 0.00892595, i7 31, i32 -0.0819599, i7 32, i32 0.148044, i7 33, i32 0.126234, i7 34, i32 -0.0259439, i7 35, i32 -0.0538088, i7 36, i32 0.0143927, i7 37, i32 0.0585535, i7 38, i32 -0.0127634, i7 39, i32 0.000554363, i7 40, i32 0.00739356, i7 41, i32 -0.125321, i7 42, i32 -0.00764706, i7 43, i32 0.0986238, i7 44, i32 0.0124252, i7 45, i32 0.0156245, i7 46, i32 0.000879767, i7 47, i32 0.000593455, i7 48, i32 0.00410841, i7 49, i32 0.00141425, i7 50, i32 0.000907909, i7 51, i32 0.0387725, i7 52, i32 0.029161, i7 53, i32 -0.00342285, i7 54, i32 0.0052581, i7 55, i32 0.0626794, i7 56, i32 -0.0238004, i7 57, i32 -0.00272607, i7 58, i32 -0.0100208, i7 59, i32 -0.0133814, i7 60, i32 -0.0502114, i7 61, i32 -0.00418121, i7 62, i32 -0.0377482, i7 63, i32 -0.000520317, i7 64, i32 -0.000255737, i7 65, i32 0.0181532, i7 66, i32 -0.00234129, i7 67, i32 -0.152535, i7 68, i32 0.00710582, i7 69, i32 0.0661861, i7 70, i32 0.0484856, i7 71, i32 -0.0341972, i7 72, i32 -0.0433166, i7 73, i32 0.00475109, i7 74, i32 -0.0855234, i7 75, i32 0.0789839, i7 76, i32 0.0012452, i7 77, i32 -0.0855358, i7 78, i32 -0.0153597, i7 79, i32 -0.00508222, i7 80, i32 0.0126949, i7 81, i32 -0.02656, i7 82, i32 -0.0765326, i7 83, i32 -0.0235561, i7 84, i32 0.0246496, i7 85, i32 0.0331405, i7 86, i32 -0.0407056, i7 87, i32 0.00712406, i7 88, i32 -0.00669203, i7 89, i32 0.0384615, i7 90, i32 -0.00144815, i7 91, i32 -0.00664018, i7 92, i32 0.0110335, i7 93, i32 0.0144811, i7 94, i32 -0.0965235, i7 95, i32 0.0669228, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 646 'sparsemux' 'tmp_208' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (1.18ns)   --->   "%tmp_209 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0141905, i7 1, i32 -0.036321, i7 2, i32 -0.00992398, i7 3, i32 0.0957308, i7 4, i32 0.0293179, i7 5, i32 -0.0216395, i7 6, i32 -0.0171217, i7 7, i32 -0.0773361, i7 8, i32 -0.0163992, i7 9, i32 0.000846726, i7 10, i32 0.0126782, i7 11, i32 0.0140784, i7 12, i32 0.0247366, i7 13, i32 -0.0643179, i7 14, i32 -0.00542159, i7 15, i32 0.0143492, i7 16, i32 0.000443743, i7 17, i32 0.0236933, i7 18, i32 -0.0105018, i7 19, i32 0.0047898, i7 20, i32 0.00698438, i7 21, i32 -0.00357283, i7 22, i32 -0.00612393, i7 23, i32 0.00198045, i7 24, i32 0.0393638, i7 25, i32 0.0358543, i7 26, i32 -0.0804703, i7 27, i32 -0.00397279, i7 28, i32 0.0361556, i7 29, i32 -0.061758, i7 30, i32 -0.0223544, i7 31, i32 -0.0757756, i7 32, i32 -0.0541054, i7 33, i32 -0.0282702, i7 34, i32 0.12181, i7 35, i32 -0.0477077, i7 36, i32 0.0130826, i7 37, i32 0.0253389, i7 38, i32 0.0515779, i7 39, i32 0.0111591, i7 40, i32 0.0213721, i7 41, i32 0.0585599, i7 42, i32 -0.00585468, i7 43, i32 0.000888195, i7 44, i32 0.0711638, i7 45, i32 -0.0103377, i7 46, i32 -0.00157481, i7 47, i32 -0.000869017, i7 48, i32 -0.00112178, i7 49, i32 0.0237022, i7 50, i32 0.0182613, i7 51, i32 0.00714529, i7 52, i32 0.00645747, i7 53, i32 0.00164485, i7 54, i32 -0.0408531, i7 55, i32 -0.0638264, i7 56, i32 0.00958594, i7 57, i32 -0.00422578, i7 58, i32 0.00699801, i7 59, i32 -0.0264204, i7 60, i32 0.106887, i7 61, i32 0.000154877, i7 62, i32 -0.0299342, i7 63, i32 0.0139475, i7 64, i32 -0.0017404, i7 65, i32 0.022511, i7 66, i32 -0.00541786, i7 67, i32 0.0176272, i7 68, i32 0.0102679, i7 69, i32 -0.0377161, i7 70, i32 -0.0117559, i7 71, i32 -0.014364, i7 72, i32 0.0255065, i7 73, i32 -0.0827745, i7 74, i32 0.0750267, i7 75, i32 -0.0328316, i7 76, i32 -0.0137616, i7 77, i32 0.0450442, i7 78, i32 -0.0107612, i7 79, i32 -0.0135624, i7 80, i32 -0.00747577, i7 81, i32 0.0152321, i7 82, i32 0.0418353, i7 83, i32 -0.0302115, i7 84, i32 -0.00502081, i7 85, i32 0.0542828, i7 86, i32 0.0131096, i7 87, i32 -0.0036953, i7 88, i32 -0.000883708, i7 89, i32 0.0381972, i7 90, i32 -0.00093899, i7 91, i32 -0.0298538, i7 92, i32 0.000467291, i7 93, i32 0.00225552, i7 94, i32 0.0189555, i7 95, i32 -0.0220912, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 647 'sparsemux' 'tmp_209' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 648 [1/1] (1.18ns)   --->   "%tmp_210 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00628916, i7 1, i32 -0.0609451, i7 2, i32 0.000352417, i7 3, i32 0.0878527, i7 4, i32 0.0514717, i7 5, i32 -0.0630894, i7 6, i32 -0.023494, i7 7, i32 -0.0165368, i7 8, i32 -0.0269055, i7 9, i32 -0.00966492, i7 10, i32 0.013113, i7 11, i32 -0.0949691, i7 12, i32 0.0519581, i7 13, i32 -0.282285, i7 14, i32 -0.0236693, i7 15, i32 -0.00434748, i7 16, i32 -0.00280437, i7 17, i32 0.0288181, i7 18, i32 -0.0873239, i7 19, i32 0.0216298, i7 20, i32 -0.0485123, i7 21, i32 -0.0336117, i7 22, i32 -0.00931185, i7 23, i32 0.0634227, i7 24, i32 0.0061403, i7 25, i32 0.031698, i7 26, i32 -0.045808, i7 27, i32 0.0103381, i7 28, i32 0.069793, i7 29, i32 -0.0794988, i7 30, i32 -0.0648183, i7 31, i32 0.0465908, i7 32, i32 -0.0765217, i7 33, i32 -0.06593, i7 34, i32 0.121339, i7 35, i32 -0.0318351, i7 36, i32 0.0658604, i7 37, i32 -0.0223897, i7 38, i32 0.112006, i7 39, i32 0.00622604, i7 40, i32 -0.0445655, i7 41, i32 0.00324085, i7 42, i32 0.000578568, i7 43, i32 -0.0669245, i7 44, i32 0.107351, i7 45, i32 0.00996863, i7 46, i32 -7.68674e-05, i7 47, i32 -0.00506201, i7 48, i32 -0.00276033, i7 49, i32 -0.015814, i7 50, i32 0.0124863, i7 51, i32 0.010929, i7 52, i32 0.000479495, i7 53, i32 -0.0041869, i7 54, i32 -0.0727088, i7 55, i32 -0.0577317, i7 56, i32 0.00791118, i7 57, i32 -0.0202553, i7 58, i32 0.00643395, i7 59, i32 -0.0338363, i7 60, i32 0.116882, i7 61, i32 0.0139253, i7 62, i32 -0.0151775, i7 63, i32 0.0103089, i7 64, i32 -0.00667305, i7 65, i32 0.00290105, i7 66, i32 0.0135238, i7 67, i32 0.0258245, i7 68, i32 0.0151629, i7 69, i32 -0.0324076, i7 70, i32 -0.0108647, i7 71, i32 -0.0220753, i7 72, i32 0.0102013, i7 73, i32 -0.0756991, i7 74, i32 0.116684, i7 75, i32 -0.0216605, i7 76, i32 -0.0298877, i7 77, i32 0.0488277, i7 78, i32 -0.012696, i7 79, i32 0.00767701, i7 80, i32 -0.00326406, i7 81, i32 0.00959273, i7 82, i32 0.0322508, i7 83, i32 0.00407046, i7 84, i32 0.00214898, i7 85, i32 0.0280584, i7 86, i32 0.000890087, i7 87, i32 -0.00563599, i7 88, i32 0.000626684, i7 89, i32 0.0430131, i7 90, i32 0.00472543, i7 91, i32 -0.0368777, i7 92, i32 -0.00149407, i7 93, i32 0.00431147, i7 94, i32 0.00531479, i7 95, i32 -0.0415933, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 648 'sparsemux' 'tmp_210' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (1.18ns)   --->   "%tmp_211 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00679602, i7 1, i32 -0.0445202, i7 2, i32 -0.00155548, i7 3, i32 0.0811635, i7 4, i32 0.0714175, i7 5, i32 -0.111131, i7 6, i32 -0.0270367, i7 7, i32 0.0706766, i7 8, i32 -0.033497, i7 9, i32 0.00915746, i7 10, i32 0.0150791, i7 11, i32 0.135113, i7 12, i32 0.0759208, i7 13, i32 -0.0424473, i7 14, i32 -0.0405662, i7 15, i32 0.00192843, i7 16, i32 -0.00428167, i7 17, i32 0.0341566, i7 18, i32 0.129106, i7 19, i32 0.0205805, i7 20, i32 -0.0988943, i7 21, i32 0.113479, i7 22, i32 -0.00709939, i7 23, i32 -0.0706131, i7 24, i32 -0.00270832, i7 25, i32 0.0373868, i7 26, i32 -0.0254779, i7 27, i32 0.0427397, i7 28, i32 0.0478044, i7 29, i32 -0.0986832, i7 30, i32 -0.0777496, i7 31, i32 0.119916, i7 32, i32 -0.0899589, i7 33, i32 -0.0860472, i7 34, i32 0.11057, i7 35, i32 -0.0446303, i7 36, i32 -0.035518, i7 37, i32 -0.108892, i7 38, i32 0.171143, i7 39, i32 0.0116871, i7 40, i32 -0.0790541, i7 41, i32 -0.0815776, i7 42, i32 -0.00344062, i7 43, i32 -0.0397508, i7 44, i32 0.141677, i7 45, i32 0.0158545, i7 46, i32 0.000904622, i7 47, i32 0.0248925, i7 48, i32 0.00136254, i7 49, i32 -0.0343992, i7 50, i32 0.00969327, i7 51, i32 0.0149178, i7 52, i32 0.00272686, i7 53, i32 -0.0107091, i7 54, i32 -0.0538405, i7 55, i32 -0.031688, i7 56, i32 0.00485458, i7 57, i32 -0.0244787, i7 58, i32 0.0014776, i7 59, i32 -0.0449956, i7 60, i32 0.119582, i7 61, i32 -0.0137107, i7 62, i32 -0.00205189, i7 63, i32 0.00788998, i7 64, i32 -0.0203383, i7 65, i32 -0.025102, i7 66, i32 0.0226706, i7 67, i32 0.0267176, i7 68, i32 0.0249294, i7 69, i32 -0.0227603, i7 70, i32 -0.00330437, i7 71, i32 -0.0378423, i7 72, i32 0.00685732, i7 73, i32 -0.0573757, i7 74, i32 0.141352, i7 75, i32 -0.0189416, i7 76, i32 -0.0352354, i7 77, i32 0.0410651, i7 78, i32 -0.0161643, i7 79, i32 0.0320923, i7 80, i32 -0.0051521, i7 81, i32 0.0166608, i7 82, i32 0.0251437, i7 83, i32 0.0358404, i7 84, i32 0.0100577, i7 85, i32 0.0268141, i7 86, i32 0.00711553, i7 87, i32 -0.00956574, i7 88, i32 -0.00899242, i7 89, i32 0.053017, i7 90, i32 -0.00584985, i7 91, i32 -0.0394675, i7 92, i32 0.00290802, i7 93, i32 0.00425966, i7 94, i32 0.00392077, i7 95, i32 -0.0497871, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 649 'sparsemux' 'tmp_211' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (1.18ns)   --->   "%tmp_212 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0294561, i7 1, i32 0.0177219, i7 2, i32 0.0255053, i7 3, i32 0.0679915, i7 4, i32 0.0799812, i7 5, i32 -0.155232, i7 6, i32 -0.0362377, i7 7, i32 0.0903025, i7 8, i32 -0.0254486, i7 9, i32 0.029679, i7 10, i32 0.0104823, i7 11, i32 0.0622049, i7 12, i32 0.0773118, i7 13, i32 0.270982, i7 14, i32 -0.0483645, i7 15, i32 0.0158457, i7 16, i32 0.0395534, i7 17, i32 0.026744, i7 18, i32 0.117907, i7 19, i32 -0.0347141, i7 20, i32 -0.131092, i7 21, i32 -0.139629, i7 22, i32 0.00102738, i7 23, i32 -0.0784351, i7 24, i32 -0.000652946, i7 25, i32 0.0368698, i7 26, i32 -0.00276928, i7 27, i32 0.024291, i7 28, i32 0.038114, i7 29, i32 -0.107932, i7 30, i32 -0.0507354, i7 31, i32 0.0648134, i7 32, i32 -0.0917227, i7 33, i32 -0.0961883, i7 34, i32 0.061586, i7 35, i32 -0.0597592, i7 36, i32 -0.0953601, i7 37, i32 -0.064855, i7 38, i32 0.193798, i7 39, i32 0.018043, i7 40, i32 -0.0178762, i7 41, i32 -0.154494, i7 42, i32 -0.00280812, i7 43, i32 0.10393, i7 44, i32 0.157572, i7 45, i32 0.000805017, i7 46, i32 -0.00961079, i7 47, i32 -0.0755285, i7 48, i32 -0.00226755, i7 49, i32 -0.00521613, i7 50, i32 -0.00266247, i7 51, i32 0.0147302, i7 52, i32 0.0101217, i7 53, i32 -0.00884328, i7 54, i32 -0.0212066, i7 55, i32 0.0143531, i7 56, i32 -0.00351287, i7 57, i32 -0.0309146, i7 58, i32 0.00376519, i7 59, i32 -0.0723004, i7 60, i32 0.114618, i7 61, i32 -0.0526235, i7 62, i32 0.0377951, i7 63, i32 0.00862156, i7 64, i32 -0.0312172, i7 65, i32 -0.0590538, i7 66, i32 0.0249438, i7 67, i32 0.0235287, i7 68, i32 0.0323395, i7 69, i32 -0.00412442, i7 70, i32 0.0114963, i7 71, i32 -0.0461346, i7 72, i32 0.000129823, i7 73, i32 -0.045931, i7 74, i32 0.124946, i7 75, i32 -0.0205716, i7 76, i32 -0.0262497, i7 77, i32 0.0374179, i7 78, i32 -0.0231721, i7 79, i32 -0.071017, i7 80, i32 -0.0135613, i7 81, i32 0.0169246, i7 82, i32 0.00307595, i7 83, i32 0.0692722, i7 84, i32 0.0129261, i7 85, i32 0.0317416, i7 86, i32 0.00824786, i7 87, i32 -0.00988966, i7 88, i32 -0.0193518, i7 89, i32 0.0549393, i7 90, i32 0.000706166, i7 91, i32 -0.0511551, i7 92, i32 -0.0115556, i7 93, i32 0.00720746, i7 94, i32 -0.00696128, i7 95, i32 -0.0398982, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 650 'sparsemux' 'tmp_212' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 651 [1/1] (1.18ns)   --->   "%tmp_213 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0104369, i7 1, i32 0.0597405, i7 2, i32 0.0444584, i7 3, i32 0.0351355, i7 4, i32 0.0422048, i7 5, i32 -0.181202, i7 6, i32 -0.0388056, i7 7, i32 0.0410287, i7 8, i32 0.000649072, i7 9, i32 -0.0550162, i7 10, i32 0.0104358, i7 11, i32 -0.220472, i7 12, i32 0.0725933, i7 13, i32 0.237467, i7 14, i32 -0.0314192, i7 15, i32 0.0105878, i7 16, i32 0.037139, i7 17, i32 0.0213764, i7 18, i32 -0.143649, i7 19, i32 -0.0832633, i7 20, i32 -0.11858, i7 21, i32 0.00962313, i7 22, i32 0.0309089, i7 23, i32 0.129417, i7 24, i32 0.00409695, i7 25, i32 0.0279199, i7 26, i32 0.0161705, i7 27, i32 -0.0761932, i7 28, i32 -0.00495898, i7 29, i32 -0.0942072, i7 30, i32 0.00143263, i7 31, i32 -0.108445, i7 32, i32 -0.0553439, i7 33, i32 -0.0871891, i7 34, i32 -0.0126723, i7 35, i32 -0.0805759, i7 36, i32 -0.0334334, i7 37, i32 0.149457, i7 38, i32 0.21032, i7 39, i32 0.0195615, i7 40, i32 0.0893216, i7 41, i32 -0.139598, i7 42, i32 0.00435118, i7 43, i32 0.144875, i7 44, i32 0.165853, i7 45, i32 0.00535225, i7 46, i32 -0.0063205, i7 47, i32 0.0815094, i7 48, i32 0.0014121, i7 49, i32 0.0247533, i7 50, i32 -0.0107504, i7 51, i32 0.0199162, i7 52, i32 0.00941483, i7 53, i32 0.000945508, i7 54, i32 0.00410096, i7 55, i32 0.0578013, i7 56, i32 -0.0143148, i7 57, i32 -0.0249016, i7 58, i32 0.00466863, i7 59, i32 -0.0961364, i7 60, i32 0.106278, i7 61, i32 -0.0478594, i7 62, i32 0.0858585, i7 63, i32 0.00267295, i7 64, i32 -0.0348013, i7 65, i32 -0.0872789, i7 66, i32 0.0206767, i7 67, i32 -0.0181443, i7 68, i32 0.0275538, i7 69, i32 0.0200589, i7 70, i32 0.025857, i7 71, i32 -0.0613828, i7 72, i32 -0.00294423, i7 73, i32 -0.0388477, i7 74, i32 0.0778746, i7 75, i32 -0.0319371, i7 76, i32 -0.0227985, i7 77, i32 0.0294463, i7 78, i32 -0.0217757, i7 79, i32 0.0190308, i7 80, i32 -0.0239534, i7 81, i32 0.0131573, i7 82, i32 -0.0396412, i7 83, i32 0.0853442, i7 84, i32 0.0155505, i7 85, i32 0.0312844, i7 86, i32 0.00814624, i7 87, i32 -0.00877537, i7 88, i32 -0.0193838, i7 89, i32 0.0531503, i7 90, i32 0.00736309, i7 91, i32 -0.0538184, i7 92, i32 0.0090371, i7 93, i32 0.00705261, i7 94, i32 -0.0248469, i7 95, i32 -0.0244204, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 651 'sparsemux' 'tmp_213' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (1.18ns)   --->   "%tmp_214 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0415905, i7 1, i32 0.0487021, i7 2, i32 0.0483644, i7 3, i32 -0.00873481, i7 4, i32 -0.0671621, i7 5, i32 -0.192905, i7 6, i32 -0.0514703, i7 7, i32 -0.0341011, i7 8, i32 0.0351173, i7 9, i32 -0.0204205, i7 10, i32 0.0106504, i7 11, i32 0.0732021, i7 12, i32 0.0355634, i7 13, i32 0.0889053, i7 14, i32 0.00685336, i7 15, i32 0.00131531, i7 16, i32 -0.069607, i7 17, i32 0.0261216, i7 18, i32 -0.0744287, i7 19, i32 -0.0819847, i7 20, i32 -0.0401273, i7 21, i32 0.125743, i7 22, i32 0.0548626, i7 23, i32 -0.0108202, i7 24, i32 0.00313838, i7 25, i32 0.0059649, i7 26, i32 0.0234513, i7 27, i32 -0.176263, i7 28, i32 -0.0983316, i7 29, i32 -0.0629725, i7 30, i32 0.0596441, i7 31, i32 -0.170866, i7 32, i32 0.00390625, i7 33, i32 -0.0561153, i7 34, i32 -0.0884206, i7 35, i32 -0.0984623, i7 36, i32 -0.0128096, i7 37, i32 0.242821, i7 38, i32 0.208783, i7 39, i32 0.0220184, i7 40, i32 0.159219, i7 41, i32 0.132852, i7 42, i32 0.000140301, i7 43, i32 0.0515308, i7 44, i32 0.149979, i7 45, i32 0.000500266, i7 46, i32 -0.00721959, i7 47, i32 0.0181939, i7 48, i32 0.00275478, i7 49, i32 0.0133959, i7 50, i32 -0.0059738, i7 51, i32 0.0172355, i7 52, i32 -0.00820645, i7 53, i32 0.0134697, i7 54, i32 0.0150396, i7 55, i32 0.0944702, i7 56, i32 -0.021413, i7 57, i32 -0.0271412, i7 58, i32 0.00834194, i7 59, i32 -0.112166, i7 60, i32 0.0878877, i7 61, i32 0.0352258, i7 62, i32 0.107534, i7 63, i32 -0.000979862, i7 64, i32 -0.0311189, i7 65, i32 -0.0940685, i7 66, i32 0.0108329, i7 67, i32 -0.00306594, i7 68, i32 0.0169565, i7 69, i32 0.0469131, i7 70, i32 0.0361365, i7 71, i32 -0.0615042, i7 72, i32 0.00263055, i7 73, i32 -0.0327038, i7 74, i32 0.00942087, i7 75, i32 -0.0344038, i7 76, i32 -0.0139164, i7 77, i32 0.0105996, i7 78, i32 -0.0296461, i7 79, i32 0.0494889, i7 80, i32 -0.0191143, i7 81, i32 0.0096113, i7 82, i32 -0.109933, i7 83, i32 0.0876525, i7 84, i32 0.0206732, i7 85, i32 0.03693, i7 86, i32 0.0160927, i7 87, i32 -0.00251706, i7 88, i32 -0.0196038, i7 89, i32 0.0533106, i7 90, i32 0.00432009, i7 91, i32 -0.0570473, i7 92, i32 -0.0157497, i7 93, i32 0.0116566, i7 94, i32 -0.0492729, i7 95, i32 -0.0042522, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 652 'sparsemux' 'tmp_214' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (1.18ns)   --->   "%tmp_215 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0817442, i7 1, i32 0.0113764, i7 2, i32 0.0447201, i7 3, i32 -0.0356774, i7 4, i32 -0.151963, i7 5, i32 -0.196321, i7 6, i32 -0.0569265, i7 7, i32 -0.0592788, i7 8, i32 0.0533636, i7 9, i32 0.104007, i7 10, i32 0.015377, i7 11, i32 0.0901016, i7 12, i32 -0.0258002, i7 13, i32 -0.0677608, i7 14, i32 0.0277346, i7 15, i32 -0.0155806, i7 16, i32 -0.09266, i7 17, i32 0.0251795, i7 18, i32 0.0582467, i7 19, i32 -0.0213749, i7 20, i32 0.151139, i7 21, i32 -0.141687, i7 22, i32 0.0318854, i7 23, i32 -0.0381715, i7 24, i32 0.00593905, i7 25, i32 -0.0137681, i7 26, i32 0.037224, i7 27, i32 -0.128454, i7 28, i32 -0.125263, i7 29, i32 -0.0155674, i7 30, i32 0.115475, i7 31, i32 0.0187569, i7 32, i32 0.0501343, i7 33, i32 -0.0045087, i7 34, i32 -0.126847, i7 35, i32 -0.127032, i7 36, i32 0.111525, i7 37, i32 -0.00700894, i7 38, i32 0.161327, i7 39, i32 0.035841, i7 40, i32 0.0310212, i7 41, i32 0.363366, i7 42, i32 0.0015089, i7 43, i32 -0.0152952, i7 44, i32 0.119236, i7 45, i32 -0.0124695, i7 46, i32 -0.00634403, i7 47, i32 -0.123958, i7 48, i32 -7.84372e-06, i7 49, i32 -0.00213968, i7 50, i32 -0.00208997, i7 51, i32 0.0252111, i7 52, i32 -0.00368666, i7 53, i32 0.0290069, i7 54, i32 0.00225756, i7 55, i32 0.128372, i7 56, i32 -0.0337682, i7 57, i32 -0.0259646, i7 58, i32 0.00727656, i7 59, i32 -0.115332, i7 60, i32 0.0598093, i7 61, i32 0.0499332, i7 62, i32 0.100133, i7 63, i32 -0.0107127, i7 64, i32 -0.0294251, i7 65, i32 -0.0848916, i7 66, i32 0.00847098, i7 67, i32 -0.0378909, i7 68, i32 0.0138712, i7 69, i32 0.0602049, i7 70, i32 0.0494968, i7 71, i32 -0.0674782, i7 72, i32 -0.000842405, i7 73, i32 -0.0237717, i7 74, i32 -0.0772865, i7 75, i32 -0.00266822, i7 76, i32 -0.0112178, i7 77, i32 -0.0188598, i7 78, i32 -0.0291577, i7 79, i32 -0.0407577, i7 80, i32 -0.00595984, i7 81, i32 0.0011333, i7 82, i32 -0.1908, i7 83, i32 0.0671531, i7 84, i32 0.0182209, i7 85, i32 0.0373305, i7 86, i32 -0.00492422, i7 87, i32 -0.00549477, i7 88, i32 -0.00293072, i7 89, i32 0.0523259, i7 90, i32 -0.00625235, i7 91, i32 -0.0496048, i7 92, i32 0.0267953, i7 93, i32 0.0129865, i7 94, i32 -0.0718987, i7 95, i32 0.014386, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 653 'sparsemux' 'tmp_215' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (1.18ns)   --->   "%tmp_216 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0668837, i7 1, i32 0.00122967, i7 2, i32 0.0436875, i7 3, i32 -0.0571116, i7 4, i32 -0.161558, i7 5, i32 -0.175006, i7 6, i32 -0.0584068, i7 7, i32 -0.0204015, i7 8, i32 0.0606484, i7 9, i32 -0.050885, i7 10, i32 0.0152515, i7 11, i32 -0.0828216, i7 12, i32 -0.0558034, i7 13, i32 -0.164656, i7 14, i32 0.0388387, i7 15, i32 -0.0257479, i7 16, i32 0.0426046, i7 17, i32 0.0188594, i7 18, i32 0.0020538, i7 19, i32 0.060879, i7 20, i32 0.287184, i7 21, i32 0.0554056, i7 22, i32 -0.00324297, i7 23, i32 0.0147292, i7 24, i32 0.00884692, i7 25, i32 -0.0443899, i7 26, i32 0.0371993, i7 27, i32 0.0452339, i7 28, i32 -0.0891167, i7 29, i32 0.00191481, i7 30, i32 0.132973, i7 31, i32 0.0626965, i7 32, i32 0.0818856, i7 33, i32 0.0507461, i7 34, i32 -0.106991, i7 35, i32 -0.140776, i7 36, i32 0.0729072, i7 37, i32 -0.246527, i7 38, i32 0.0963358, i7 39, i32 0.0275689, i7 40, i32 -0.11842, i7 41, i32 0.174118, i7 42, i32 0.00682221, i7 43, i32 -0.132512, i7 44, i32 0.0828362, i7 45, i32 -0.0131994, i7 46, i32 -0.00144675, i7 47, i32 0.155998, i7 48, i32 0.000470147, i7 49, i32 0.000915518, i7 50, i32 -0.0148255, i7 51, i32 0.0246129, i7 52, i32 0.0615926, i7 53, i32 0.0255131, i7 54, i32 0.00651656, i7 55, i32 0.138539, i7 56, i32 -0.0351449, i7 57, i32 -0.0261568, i7 58, i32 -0.0050421, i7 59, i32 -0.106571, i7 60, i32 0.0264509, i7 61, i32 -0.0245487, i7 62, i32 0.0602661, i7 63, i32 -0.00916183, i7 64, i32 -0.0249835, i7 65, i32 -0.0516779, i7 66, i32 0.000417361, i7 67, i32 -0.0511571, i7 68, i32 0.0126096, i7 69, i32 0.0776267, i7 70, i32 0.0534981, i7 71, i32 -0.0696962, i7 72, i32 -0.00758755, i7 73, i32 -0.0164737, i7 74, i32 -0.141655, i7 75, i32 0.063546, i7 76, i32 -0.00770735, i7 77, i32 -0.0460693, i7 78, i32 -0.0287293, i7 79, i32 -0.00295808, i7 80, i32 0.0216664, i7 81, i32 -0.00801945, i7 82, i32 -0.244721, i7 83, i32 0.0435259, i7 84, i32 0.016806, i7 85, i32 0.0311642, i7 86, i32 -0.04976, i7 87, i32 -0.00115304, i7 88, i32 0.0124913, i7 89, i32 0.0496932, i7 90, i32 0.00320918, i7 91, i32 -0.0482351, i7 92, i32 -0.00265113, i7 93, i32 0.0268018, i7 94, i32 -0.109212, i7 95, i32 0.0343929, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 654 'sparsemux' 'tmp_216' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (1.18ns)   --->   "%tmp_217 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0188804, i7 1, i32 0.00894351, i7 2, i32 0.0475132, i7 3, i32 -0.0735799, i7 4, i32 -0.0786965, i7 5, i32 -0.110265, i7 6, i32 -0.067764, i7 7, i32 -0.00384428, i7 8, i32 0.0359627, i7 9, i32 -0.0396198, i7 10, i32 0.0105472, i7 11, i32 0.0326684, i7 12, i32 -0.0376931, i7 13, i32 -0.0865728, i7 14, i32 0.02027, i7 15, i32 -0.034352, i7 16, i32 0.107354, i7 17, i32 0.0114073, i7 18, i32 0.00172863, i7 19, i32 0.070311, i7 20, i32 0.157379, i7 21, i32 0.0421736, i7 22, i32 -0.0415511, i7 23, i32 -0.010558, i7 24, i32 0.00576802, i7 25, i32 -0.0406492, i7 26, i32 0.0196555, i7 27, i32 0.161725, i7 28, i32 0.00252052, i7 29, i32 -0.000673578, i7 30, i32 0.0746239, i7 31, i32 0.120806, i7 32, i32 0.0916821, i7 33, i32 0.0848969, i7 34, i32 -0.0789215, i7 35, i32 -0.120912, i7 36, i32 -0.0552822, i7 37, i32 -0.0683212, i7 38, i32 0.0689302, i7 39, i32 0.0150335, i7 40, i32 -0.0537003, i7 41, i32 -0.174429, i7 42, i32 -0.00810388, i7 43, i32 -0.11761, i7 44, i32 0.0453014, i7 45, i32 -0.0098665, i7 46, i32 -0.005058, i7 47, i32 -0.0901131, i7 48, i32 -0.000217156, i7 49, i32 0.00498477, i7 50, i32 -0.00215561, i7 51, i32 0.0289744, i7 52, i32 -0.0903821, i7 53, i32 0.0228103, i7 54, i32 0.000629732, i7 55, i32 0.129983, i7 56, i32 -0.0333651, i7 57, i32 -0.0117004, i7 58, i32 -0.0058254, i7 59, i32 -0.0810562, i7 60, i32 0.00123114, i7 61, i32 0.00270746, i7 62, i32 0.0217293, i7 63, i32 -0.00336819, i7 64, i32 -0.0139268, i7 65, i32 -0.0161576, i7 66, i32 -0.00327292, i7 67, i32 0.0652088, i7 68, i32 0.0122105, i7 69, i32 0.0781862, i7 70, i32 0.0565791, i7 71, i32 -0.0714115, i7 72, i32 -0.0139973, i7 73, i32 -0.00458866, i7 74, i32 -0.164411, i7 75, i32 0.146324, i7 76, i32 -0.0111711, i7 77, i32 -0.0685946, i7 78, i32 -0.0187135, i7 79, i32 0.0319975, i7 80, i32 0.0191983, i7 81, i32 -0.0204106, i7 82, i32 -0.235824, i7 83, i32 0.0163376, i7 84, i32 0.0121771, i7 85, i32 0.0305216, i7 86, i32 -0.0657637, i7 87, i32 0.00149613, i7 88, i32 0.00989349, i7 89, i32 0.0483995, i7 90, i32 0.00447062, i7 91, i32 -0.0422045, i7 92, i32 -0.00642318, i7 93, i32 0.0314193, i7 94, i32 -0.128066, i7 95, i32 0.0482104, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 655 'sparsemux' 'tmp_217' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (1.18ns)   --->   "%tmp_218 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0135539, i7 1, i32 0.0140616, i7 2, i32 0.0438092, i7 3, i32 -0.0631925, i7 4, i32 0.011039, i7 5, i32 -0.065473, i7 6, i32 -0.0565983, i7 7, i32 -0.000671928, i7 8, i32 -0.00708162, i7 9, i32 0.0417124, i7 10, i32 0.0111342, i7 11, i32 -0.0097466, i7 12, i32 -0.0187523, i7 13, i32 0.0469485, i7 14, i32 0.00970678, i7 15, i32 -0.0363094, i7 16, i32 -0.0307034, i7 17, i32 0.00409135, i7 18, i32 0.00835593, i7 19, i32 0.0413107, i7 20, i32 -0.0289513, i7 21, i32 -0.0676044, i7 22, i32 -0.0451382, i7 23, i32 0.00820783, i7 24, i32 0.00324231, i7 25, i32 -0.0381312, i7 26, i32 0.00355943, i7 27, i32 0.112273, i7 28, i32 0.0731284, i7 29, i32 -0.00135641, i7 30, i32 0.00871604, i7 31, i32 0.0287156, i7 32, i32 0.0875552, i7 33, i32 0.093847, i7 34, i32 -0.0390522, i7 35, i32 -0.0901792, i7 36, i32 -0.0369809, i7 37, i32 0.0881031, i7 38, i32 0.0463536, i7 39, i32 0.0127931, i7 40, i32 0.0187437, i7 41, i32 -0.193225, i7 42, i32 -0.0111661, i7 43, i32 0.0500376, i7 44, i32 0.0276454, i7 45, i32 0.00372242, i7 46, i32 -0.00457619, i7 47, i32 0.0255861, i7 48, i32 -0.0023919, i7 49, i32 0.00366338, i7 50, i32 0.00388251, i7 51, i32 0.0327145, i7 52, i32 -0.0482989, i7 53, i32 0.00355495, i7 54, i32 -0.00330389, i7 55, i32 0.087832, i7 56, i32 -0.0198087, i7 57, i32 -0.00706755, i7 58, i32 -0.00833837, i7 59, i32 -0.054758, i7 60, i32 -0.014945, i7 61, i32 0.00480426, i7 62, i32 -0.0212418, i7 63, i32 -0.000635744, i7 64, i32 -0.00247371, i7 65, i32 0.00472445, i7 66, i32 -0.00193335, i7 67, i32 -0.156435, i7 68, i32 0.015583, i7 69, i32 0.0759223, i7 70, i32 0.0541701, i7 71, i32 -0.0635412, i7 72, i32 -0.0159702, i7 73, i32 -0.00423153, i7 74, i32 -0.145727, i7 75, i32 0.176206, i7 76, i32 -0.00480094, i7 77, i32 -0.0758564, i7 78, i32 -0.0192668, i7 79, i32 -0.0139949, i7 80, i32 0.00499867, i7 81, i32 -0.0212019, i7 82, i32 -0.165457, i7 83, i32 -0.0160814, i7 84, i32 0.0219375, i7 85, i32 0.0312436, i7 86, i32 -0.0479272, i7 87, i32 0.000123991, i7 88, i32 0.0034517, i7 89, i32 0.0438865, i7 90, i32 -0.000278597, i7 91, i32 -0.0297416, i7 92, i32 0.0218776, i7 93, i32 0.0216103, i7 94, i32 -0.120003, i7 95, i32 0.0505838, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 656 'sparsemux' 'tmp_218' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (1.18ns)   --->   "%tmp_219 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0231627, i7 1, i32 0.01056, i7 2, i32 0.0687569, i7 3, i32 -0.0553571, i7 4, i32 0.0429056, i7 5, i32 -0.0637989, i7 6, i32 -0.0730796, i7 7, i32 -0.000568552, i7 8, i32 -0.0542414, i7 9, i32 -0.00141171, i7 10, i32 0.0176828, i7 11, i32 -0.00530302, i7 12, i32 -0.0117754, i7 13, i32 0.0270442, i7 14, i32 0.00440453, i7 15, i32 -0.0598179, i7 16, i32 -0.0209587, i7 17, i32 -0.00439339, i7 18, i32 -0.000534494, i7 19, i32 -0.0075978, i7 20, i32 -0.0737181, i7 21, i32 0.0204662, i7 22, i32 -0.0454592, i7 23, i32 -0.00179462, i7 24, i32 0.00385728, i7 25, i32 -0.0290153, i7 26, i32 -0.0045429, i7 27, i32 -0.0135572, i7 28, i32 0.0953138, i7 29, i32 0.0179385, i7 30, i32 -0.0248367, i7 31, i32 -0.0736341, i7 32, i32 0.100797, i7 33, i32 0.118738, i7 34, i32 -0.00322915, i7 35, i32 -0.0777846, i7 36, i32 0.0134689, i7 37, i32 0.0260964, i7 38, i32 0.0228767, i7 39, i32 0.0118779, i7 40, i32 0.0198609, i7 41, i32 0.0138467, i7 42, i32 -0.00797468, i7 43, i32 0.0900899, i7 44, i32 0.019592, i7 45, i32 0.0196255, i7 46, i32 -5.27591e-05, i7 47, i32 0.00865659, i7 48, i32 0.0040615, i7 49, i32 0.00178893, i7 50, i32 0.00772673, i7 51, i32 0.0316628, i7 52, i32 0.0372673, i7 53, i32 -0.013409, i7 54, i32 -0.00189833, i7 55, i32 0.0561115, i7 56, i32 -0.00786817, i7 57, i32 -0.00567419, i7 58, i32 -0.00435925, i7 59, i32 -0.0357782, i7 60, i32 -0.0298036, i7 61, i32 0.00574642, i7 62, i32 -0.0477008, i7 63, i32 0.00430647, i7 64, i32 0.00103006, i7 65, i32 0.0290019, i7 66, i32 -0.00548886, i7 67, i32 -0.14984, i7 68, i32 0.0137626, i7 69, i32 0.0641022, i7 70, i32 0.0519665, i7 71, i32 -0.0434725, i7 72, i32 -0.0325124, i7 73, i32 -0.00234556, i7 74, i32 -0.0983014, i7 75, i32 0.134861, i7 76, i32 0.00817568, i7 77, i32 -0.0781675, i7 78, i32 -0.01738, i7 79, i32 0.000232719, i7 80, i32 0.0117604, i7 81, i32 -0.0161556, i7 82, i32 -0.0757186, i7 83, i32 -0.0370884, i7 84, i32 0.0316443, i7 85, i32 0.0318186, i7 86, i32 -0.0152193, i7 87, i32 0.00652918, i7 88, i32 -0.00890988, i7 89, i32 0.0426269, i7 90, i32 -0.00144521, i7 91, i32 -0.0199174, i7 92, i32 -0.00861332, i7 93, i32 0.0125105, i7 94, i32 -0.09672, i7 95, i32 0.058447, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 657 'sparsemux' 'tmp_219' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (1.18ns)   --->   "%tmp_220 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00390472, i7 1, i32 -0.0161701, i7 2, i32 0.00201973, i7 3, i32 0.0783787, i7 4, i32 0.00958084, i7 5, i32 -0.0722185, i7 6, i32 -0.034646, i7 7, i32 -0.0532386, i7 8, i32 -0.00624054, i7 9, i32 -0.00509494, i7 10, i32 0.0105622, i7 11, i32 -0.0134816, i7 12, i32 0.0139517, i7 13, i32 0.150033, i7 14, i32 0.0116477, i7 15, i32 0.0192264, i7 16, i32 0.00461627, i7 17, i32 0.0225951, i7 18, i32 0.0181592, i7 19, i32 0.000376725, i7 20, i32 -0.0280548, i7 21, i32 0.00129864, i7 22, i32 0.0125731, i7 23, i32 -6.59482e-05, i7 24, i32 0.0584641, i7 25, i32 0.0218622, i7 26, i32 -0.0663377, i7 27, i32 0.00303469, i7 28, i32 0.0305586, i7 29, i32 -0.0229769, i7 30, i32 -0.0266175, i7 31, i32 -0.0563249, i7 32, i32 -0.0407822, i7 33, i32 -0.0163195, i7 34, i32 0.0758685, i7 35, i32 0.00990963, i7 36, i32 0.00532602, i7 37, i32 0.000186257, i7 38, i32 -0.024978, i7 39, i32 0.00535676, i7 40, i32 0.0202964, i7 41, i32 -0.0126407, i7 42, i32 -0.0079598, i7 43, i32 -0.00786645, i7 44, i32 0.0621991, i7 45, i32 -0.0271769, i7 46, i32 -0.00198269, i7 47, i32 0.00160531, i7 48, i32 0.000937996, i7 49, i32 0.0224163, i7 50, i32 0.0274999, i7 51, i32 -0.00248184, i7 52, i32 0.000481605, i7 53, i32 0.00234336, i7 54, i32 -0.0248946, i7 55, i32 -0.0639056, i7 56, i32 0.0140793, i7 57, i32 -0.00532175, i7 58, i32 0.00727535, i7 59, i32 -0.0297431, i7 60, i32 0.102021, i7 61, i32 0.0038623, i7 62, i32 -0.0233815, i7 63, i32 0.01666, i7 64, i32 -0.0051612, i7 65, i32 0.0310159, i7 66, i32 -0.00818916, i7 67, i32 0.0114157, i7 68, i32 0.00711641, i7 69, i32 -0.0278133, i7 70, i32 -0.00209612, i7 71, i32 -0.0286779, i7 72, i32 0.028608, i7 73, i32 -0.0876192, i7 74, i32 0.0663269, i7 75, i32 -0.0295612, i7 76, i32 -0.00676427, i7 77, i32 0.0409053, i7 78, i32 -0.0112058, i7 79, i32 -0.00145226, i7 80, i32 -0.00197326, i7 81, i32 0.0178058, i7 82, i32 0.0345789, i7 83, i32 -0.0536017, i7 84, i32 0.0108318, i7 85, i32 0.0544919, i7 86, i32 0.0160314, i7 87, i32 -0.00558059, i7 88, i32 -0.00227759, i7 89, i32 0.0446892, i7 90, i32 -0.000880569, i7 91, i32 -0.0404907, i7 92, i32 -0.000953213, i7 93, i32 0.00626021, i7 94, i32 0.0153313, i7 95, i32 -0.0154037, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 658 'sparsemux' 'tmp_220' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (1.18ns)   --->   "%tmp_221 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00896416, i7 1, i32 -0.0107666, i7 2, i32 0.00268019, i7 3, i32 0.0638519, i7 4, i32 0.0272762, i7 5, i32 -0.0874914, i7 6, i32 -0.032647, i7 7, i32 0.0119219, i7 8, i32 -0.02332, i7 9, i32 0.000564395, i7 10, i32 0.00800049, i7 11, i32 -0.0297541, i7 12, i32 0.00885891, i7 13, i32 0.0400817, i7 14, i32 0.00198758, i7 15, i32 0.00337261, i7 16, i32 -0.00327125, i7 17, i32 0.0224721, i7 18, i32 -0.0702396, i7 19, i32 0.0146745, i7 20, i32 -0.0166607, i7 21, i32 -0.0165124, i7 22, i32 0.0116657, i7 23, i32 0.0112322, i7 24, i32 0.0142586, i7 25, i32 0.0150148, i7 26, i32 -0.0312879, i7 27, i32 -0.000409183, i7 28, i32 0.0562213, i7 29, i32 -0.0425326, i7 30, i32 -0.0384273, i7 31, i32 0.0381801, i7 32, i32 -0.0687303, i7 33, i32 -0.0527272, i7 34, i32 0.0768695, i7 35, i32 0.0396328, i7 36, i32 0.0437202, i7 37, i32 -0.032551, i7 38, i32 -0.0455418, i7 39, i32 -0.00522009, i7 40, i32 -0.00640346, i7 41, i32 -0.0703522, i7 42, i32 0.000357476, i7 43, i32 -0.0572213, i7 44, i32 0.0969425, i7 45, i32 -0.00819557, i7 46, i32 -0.00540182, i7 47, i32 0.00651662, i7 48, i32 -0.00037026, i7 49, i32 -0.0148569, i7 50, i32 0.0223622, i7 51, i32 0.00195089, i7 52, i32 0.00145514, i7 53, i32 -0.000162961, i7 54, i32 -0.0458034, i7 55, i32 -0.0564958, i7 56, i32 0.0104774, i7 57, i32 -0.0176512, i7 58, i32 0.00522429, i7 59, i32 -0.0363084, i7 60, i32 0.101362, i7 61, i32 0.00795604, i7 62, i32 -0.0207683, i7 63, i32 0.0176426, i7 64, i32 -0.0105234, i7 65, i32 0.0102912, i7 66, i32 0.00441496, i7 67, i32 0.0240454, i7 68, i32 0.0190962, i7 69, i32 -0.0176639, i7 70, i32 -0.00156138, i7 71, i32 -0.0429529, i7 72, i32 0.0134469, i7 73, i32 -0.0795405, i7 74, i32 0.0964271, i7 75, i32 -0.0190146, i7 76, i32 -0.0328395, i7 77, i32 0.0373509, i7 78, i32 -0.0106348, i7 79, i32 0.00757609, i7 80, i32 -0.00824612, i7 81, i32 0.00934306, i7 82, i32 0.0303096, i7 83, i32 -0.0318017, i7 84, i32 0.0192628, i7 85, i32 0.0302501, i7 86, i32 0.00434443, i7 87, i32 -0.00813303, i7 88, i32 0.00284747, i7 89, i32 0.0461308, i7 90, i32 -0.000733163, i7 91, i32 -0.0429008, i7 92, i32 0.000327755, i7 93, i32 0.00617687, i7 94, i32 0.000203884, i7 95, i32 -0.0174135, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 659 'sparsemux' 'tmp_221' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (1.18ns)   --->   "%tmp_222 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0148028, i7 1, i32 0.018578, i7 2, i32 -0.00911717, i7 3, i32 0.0628556, i7 4, i32 0.0560846, i7 5, i32 -0.106405, i7 6, i32 -0.0462005, i7 7, i32 0.064512, i7 8, i32 -0.0345774, i7 9, i32 -0.0139757, i7 10, i32 0.0123504, i7 11, i32 0.132574, i7 12, i32 0.00420848, i7 13, i32 -0.267284, i7 14, i32 -0.0103203, i7 15, i32 0.000205906, i7 16, i32 -0.0020912, i7 17, i32 0.0303124, i7 18, i32 0.0330361, i7 19, i32 0.00257565, i7 20, i32 0.0157656, i7 21, i32 0.0772594, i7 22, i32 0.0124658, i7 23, i32 0.032345, i7 24, i32 -0.00292807, i7 25, i32 -0.00744409, i7 26, i32 -0.0112735, i7 27, i32 0.0108788, i7 28, i32 0.0330535, i7 29, i32 -0.0688003, i7 30, i32 -0.0307476, i7 31, i32 0.0660991, i7 32, i32 -0.105091, i7 33, i32 -0.0730356, i7 34, i32 0.0750919, i7 35, i32 0.0843521, i7 36, i32 -0.0322115, i7 37, i32 -0.0579458, i7 38, i32 -0.0703654, i7 39, i32 0.000341729, i7 40, i32 -0.0680663, i7 41, i32 -0.0510588, i7 42, i32 -0.00361535, i7 43, i32 -0.03939, i7 44, i32 0.147844, i7 45, i32 -0.00582309, i7 46, i32 -0.000366804, i7 47, i32 0.0138459, i7 48, i32 0.000226456, i7 49, i32 -0.012403, i7 50, i32 0.0127343, i7 51, i32 0.00502911, i7 52, i32 0.00843769, i7 53, i32 -0.0152091, i7 54, i32 -0.0407201, i7 55, i32 -0.0345082, i7 56, i32 0.0140742, i7 57, i32 -0.0159668, i7 58, i32 -0.00199462, i7 59, i32 -0.0507248, i7 60, i32 0.109491, i7 61, i32 -0.0223405, i7 62, i32 -0.0113316, i7 63, i32 0.014153, i7 64, i32 -0.0209244, i7 65, i32 -0.0140762, i7 66, i32 0.0184162, i7 67, i32 0.00754229, i7 68, i32 0.0326839, i7 69, i32 -0.00867345, i7 70, i32 0.00808032, i7 71, i32 -0.0526858, i7 72, i32 0.00951768, i7 73, i32 -0.0623813, i7 74, i32 0.11485, i7 75, i32 -0.0164365, i7 76, i32 -0.0267003, i7 77, i32 0.0340822, i7 78, i32 -0.0121712, i7 79, i32 -0.0283748, i7 80, i32 -0.0145793, i7 81, i32 0.0146147, i7 82, i32 0.0242374, i7 83, i32 -0.00473142, i7 84, i32 0.0266611, i7 85, i32 0.0298222, i7 86, i32 0.00540292, i7 87, i32 -0.00524315, i7 88, i32 -0.000200336, i7 89, i32 0.0534578, i7 90, i32 -0.0116067, i7 91, i32 -0.045542, i7 92, i32 0.00413322, i7 93, i32 0.00979507, i7 94, i32 -0.00162136, i7 95, i32 -0.0216457, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 660 'sparsemux' 'tmp_222' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (1.18ns)   --->   "%tmp_223 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00493794, i7 1, i32 0.0412907, i7 2, i32 0.0115529, i7 3, i32 0.0461055, i7 4, i32 0.0780237, i7 5, i32 -0.0978054, i7 6, i32 -0.0532573, i7 7, i32 0.0559587, i7 8, i32 -0.0314568, i7 9, i32 0.0161842, i7 10, i32 0.0129486, i7 11, i32 -0.0516681, i7 12, i32 -0.00786259, i7 13, i32 -0.21019, i7 14, i32 -0.032062, i7 15, i32 0.00706452, i7 16, i32 0.0354764, i7 17, i32 0.0304192, i7 18, i32 0.106039, i7 19, i32 -0.0505976, i7 20, i32 0.0639937, i7 21, i32 -0.085234, i7 22, i32 -0.00614398, i7 23, i32 -0.0724392, i7 24, i32 -0.00348911, i7 25, i32 -0.0206515, i7 26, i32 0.0051914, i7 27, i32 0.0380428, i7 28, i32 0.0283493, i7 29, i32 -0.101616, i7 30, i32 -0.00956079, i7 31, i32 0.0323508, i7 32, i32 -0.14006, i7 33, i32 -0.0962011, i7 34, i32 0.0206198, i7 35, i32 0.125846, i7 36, i32 -0.075558, i7 37, i32 0.0526748, i7 38, i32 -0.0765545, i7 39, i32 0.00932637, i7 40, i32 -0.0666841, i7 41, i32 0.00791376, i7 42, i32 -0.00226181, i7 43, i32 0.0619124, i7 44, i32 0.164502, i7 45, i32 -0.0187282, i7 46, i32 -0.00806619, i7 47, i32 -0.0423851, i7 48, i32 -0.0034333, i7 49, i32 0.00259658, i7 50, i32 0.00771574, i7 51, i32 0.0100642, i7 52, i32 0.00546416, i7 53, i32 -0.0147251, i7 54, i32 -0.0122191, i7 55, i32 -0.00328878, i7 56, i32 0.0142756, i7 57, i32 -0.0247699, i7 58, i32 0.00374326, i7 59, i32 -0.0718443, i7 60, i32 0.107647, i7 61, i32 -0.0348032, i7 62, i32 0.00395303, i7 63, i32 0.0140267, i7 64, i32 -0.0330039, i7 65, i32 -0.0330564, i7 66, i32 0.0165645, i7 67, i32 -0.00359916, i7 68, i32 0.0321267, i7 69, i32 0.00713804, i7 70, i32 0.0199087, i7 71, i32 -0.0621008, i7 72, i32 -0.000556576, i7 73, i32 -0.0512873, i7 74, i32 0.0997942, i7 75, i32 -0.0215229, i7 76, i32 -0.0271543, i7 77, i32 0.0232724, i7 78, i32 -0.0189541, i7 79, i32 -0.0171201, i7 80, i32 -0.0125404, i7 81, i32 0.0122967, i7 82, i32 0.00753952, i7 83, i32 0.0187141, i7 84, i32 0.0228336, i7 85, i32 0.0347057, i7 86, i32 0.00107132, i7 87, i32 -0.00403867, i7 88, i32 -0.00516836, i7 89, i32 0.0617102, i7 90, i32 -0.00217326, i7 91, i32 -0.051973, i7 92, i32 -0.0221753, i7 93, i32 0.0118448, i7 94, i32 -0.00999722, i7 95, i32 -0.013268, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 661 'sparsemux' 'tmp_223' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (1.18ns)   --->   "%tmp_224 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0135358, i7 1, i32 0.0302593, i7 2, i32 0.0356479, i7 3, i32 0.0194396, i7 4, i32 0.0804607, i7 5, i32 -0.0924255, i7 6, i32 -0.0493262, i7 7, i32 0.00529716, i7 8, i32 -0.0128032, i7 9, i32 0.0207328, i7 10, i32 0.0112753, i7 11, i32 -0.143993, i7 12, i32 -0.0323153, i7 13, i32 0.00393929, i7 14, i32 -0.0327221, i7 15, i32 0.00343921, i7 16, i32 0.00397224, i7 17, i32 0.0214198, i7 18, i32 -0.0347078, i7 19, i32 -0.0532675, i7 20, i32 0.117488, i7 21, i32 0.0135261, i7 22, i32 -0.00856903, i7 23, i32 0.00737655, i7 24, i32 -0.0046716, i7 25, i32 -0.0381362, i7 26, i32 0.0192179, i7 27, i32 0.0411769, i7 28, i32 0.00940047, i7 29, i32 -0.103645, i7 30, i32 0.0317476, i7 31, i32 -0.0698579, i7 32, i32 -0.160836, i7 33, i32 -0.0891609, i7 34, i32 -0.0380623, i7 35, i32 0.144063, i7 36, i32 -0.0274069, i7 37, i32 0.1614, i7 38, i32 -0.0896879, i7 39, i32 0.0192664, i7 40, i32 0.0198125, i7 41, i32 0.123702, i7 42, i32 0.00358615, i7 43, i32 0.0998051, i7 44, i32 0.177003, i7 45, i32 -0.0128792, i7 46, i32 -0.00634951, i7 47, i32 0.0441032, i7 48, i32 -0.00211046, i7 49, i32 0.0199309, i7 50, i32 -0.00439981, i7 51, i32 0.00139589, i7 52, i32 0.0043408, i7 53, i32 0.00113444, i7 54, i32 -0.00155753, i7 55, i32 0.0332738, i7 56, i32 0.0035046, i7 57, i32 -0.0219197, i7 58, i32 0.0106668, i7 59, i32 -0.0977808, i7 60, i32 0.100406, i7 61, i32 -0.0238095, i7 62, i32 0.0299927, i7 63, i32 0.011234, i7 64, i32 -0.0362003, i7 65, i32 -0.0469617, i7 66, i32 0.0166847, i7 67, i32 -0.0135338, i7 68, i32 0.0289785, i7 69, i32 0.0337517, i7 70, i32 0.0279732, i7 71, i32 -0.0745208, i7 72, i32 -0.00337835, i7 73, i32 -0.0352791, i7 74, i32 0.0634205, i7 75, i32 -0.0300015, i7 76, i32 -0.024078, i7 77, i32 0.0180296, i7 78, i32 -0.0181707, i7 79, i32 0.0418342, i7 80, i32 -0.0149718, i7 81, i32 0.0136873, i7 82, i32 -0.0272888, i7 83, i32 0.0250505, i7 84, i32 0.0226142, i7 85, i32 0.025756, i7 86, i32 0.0081464, i7 87, i32 -0.00159006, i7 88, i32 -0.0132681, i7 89, i32 0.0545008, i7 90, i32 0.00326535, i7 91, i32 -0.0601047, i7 92, i32 0.0250941, i7 93, i32 0.0138302, i7 94, i32 -0.0262018, i7 95, i32 -0.00304851, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 662 'sparsemux' 'tmp_224' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (1.18ns)   --->   "%tmp_225 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00148475, i7 1, i32 0.00714904, i7 2, i32 0.0406241, i7 3, i32 -0.0111187, i7 4, i32 0.0188483, i7 5, i32 -0.0842159, i7 6, i32 -0.0668993, i7 7, i32 -0.0397256, i7 8, i32 0.0218358, i7 9, i32 -0.0526892, i7 10, i32 0.0105137, i7 11, i32 0.129115, i7 12, i32 -0.0463882, i7 13, i32 0.10972, i7 14, i32 -0.0144017, i7 15, i32 0.000680852, i7 16, i32 -0.0592446, i7 17, i32 0.0234736, i7 18, i32 -0.0747248, i7 19, i32 -0.0265987, i7 20, i32 0.154657, i7 21, i32 0.0883639, i7 22, i32 0.00220517, i7 23, i32 0.0387206, i7 24, i32 -0.00220249, i7 25, i32 -0.0485917, i7 26, i32 0.0231189, i7 27, i32 -0.0381245, i7 28, i32 -0.0597869, i7 29, i32 -0.0846027, i7 30, i32 0.0747311, i7 31, i32 -0.119429, i7 32, i32 -0.169506, i7 33, i32 -0.0629406, i7 34, i32 -0.0867442, i7 35, i32 0.140426, i7 36, i32 -0.0122436, i7 37, i32 0.0429193, i7 38, i32 -0.0970382, i7 39, i32 0.0227247, i7 40, i32 0.12334, i7 41, i32 0.196509, i7 42, i32 0.00273903, i7 43, i32 0.0207131, i7 44, i32 0.152409, i7 45, i32 -0.0195185, i7 46, i32 -0.00237298, i7 47, i32 0.0261768, i7 48, i32 -0.00171504, i7 49, i32 0.00742517, i7 50, i32 -0.00443166, i7 51, i32 0.00633151, i7 52, i32 -0.00687802, i7 53, i32 0.020968, i7 54, i32 0.00968291, i7 55, i32 0.0626155, i7 56, i32 0.0027345, i7 57, i32 -0.0263752, i7 58, i32 0.00276345, i7 59, i32 -0.122733, i7 60, i32 0.0886176, i7 61, i32 0.0453893, i7 62, i32 0.0421987, i7 63, i32 0.00985489, i7 64, i32 -0.039192, i7 65, i32 -0.0513162, i7 66, i32 0.0114937, i7 67, i32 0.00314578, i7 68, i32 0.0180649, i7 69, i32 0.0498222, i7 70, i32 0.038178, i7 71, i32 -0.0771905, i7 72, i32 0.000607061, i7 73, i32 -0.0290525, i7 74, i32 0.00129874, i7 75, i32 -0.0226554, i7 76, i32 -0.0169723, i7 77, i32 -0.000298708, i7 78, i32 -0.0236697, i7 79, i32 -0.036879, i7 80, i32 -0.0172399, i7 81, i32 0.0121217, i7 82, i32 -0.0770268, i7 83, i32 0.0331013, i7 84, i32 0.0199664, i7 85, i32 0.028354, i7 86, i32 0.00193548, i7 87, i32 0.000907495, i7 88, i32 -0.0168733, i7 89, i32 0.0515028, i7 90, i32 0.000460373, i7 91, i32 -0.0591667, i7 92, i32 -0.0120294, i7 93, i32 0.0130236, i7 94, i32 -0.0439682, i7 95, i32 0.00906685, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 663 'sparsemux' 'tmp_225' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (1.18ns)   --->   "%tmp_226 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0301535, i7 1, i32 0.00449989, i7 2, i32 0.0368842, i7 3, i32 -0.0226124, i7 4, i32 -0.0708404, i7 5, i32 -0.0673391, i7 6, i32 -0.0663201, i7 7, i32 -0.0342181, i7 8, i32 0.031665, i7 9, i32 0.00455145, i7 10, i32 0.0126654, i7 11, i32 0.0237016, i7 12, i32 -0.0526768, i7 13, i32 0.136793, i7 14, i32 6.15265e-05, i7 15, i32 -0.00760493, i7 16, i32 -0.0352378, i7 17, i32 0.0212002, i7 18, i32 0.0148422, i7 19, i32 0.0136833, i7 20, i32 0.0860469, i7 21, i32 -0.0854138, i7 22, i32 0.0125305, i7 23, i32 -0.0285558, i7 24, i32 0.00165537, i7 25, i32 -0.0591334, i7 26, i32 0.0285084, i7 27, i32 -0.108487, i7 28, i32 -0.0954376, i7 29, i32 -0.051359, i7 30, i32 0.0970324, i7 31, i32 0.00677347, i7 32, i32 -0.154384, i7 33, i32 -0.0187362, i7 34, i32 -0.0952873, i7 35, i32 0.123123, i7 36, i32 0.0728914, i7 37, i32 -0.184767, i7 38, i32 -0.0819594, i7 39, i32 0.0167334, i7 40, i32 0.0836439, i7 41, i32 0.0358389, i7 42, i32 0.00536892, i7 43, i32 -0.0311238, i7 44, i32 0.121128, i7 45, i32 -0.023695, i7 46, i32 -0.00609168, i7 47, i32 -0.0871847, i7 48, i32 -0.00177104, i7 49, i32 -0.000590838, i7 50, i32 -0.0031929, i7 51, i32 0.0159166, i7 52, i32 -0.000910899, i7 53, i32 0.0242723, i7 54, i32 0.000582647, i7 55, i32 0.0830463, i7 56, i32 -0.00486014, i7 57, i32 -0.0232422, i7 58, i32 0.00186812, i7 59, i32 -0.135949, i7 60, i32 0.0614912, i7 61, i32 0.0166742, i7 62, i32 0.0328892, i7 63, i32 0.00543445, i7 64, i32 -0.031198, i7 65, i32 -0.0446501, i7 66, i32 0.00934649, i7 67, i32 -0.0463169, i7 68, i32 0.0159768, i7 69, i32 0.0654899, i7 70, i32 0.0470405, i7 71, i32 -0.0771697, i7 72, i32 -0.00615899, i7 73, i32 -0.0233167, i7 74, i32 -0.0717853, i7 75, i32 0.00373285, i7 76, i32 -0.0105246, i7 77, i32 -0.0218258, i7 78, i32 -0.0199751, i7 79, i32 -0.00125125, i7 80, i32 -0.00954812, i7 81, i32 0.0042302, i7 82, i32 -0.140011, i7 83, i32 0.0230089, i7 84, i32 0.0171443, i7 85, i32 0.0332271, i7 86, i32 -0.0203658, i7 87, i32 -0.00172091, i7 88, i32 -0.011518, i7 89, i32 0.0535808, i7 90, i32 -0.00105068, i7 91, i32 -0.0582161, i7 92, i32 0.000468515, i7 93, i32 0.0146951, i7 94, i32 -0.0681812, i7 95, i32 0.0145294, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 664 'sparsemux' 'tmp_226' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (1.18ns)   --->   "%tmp_227 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.045684, i7 1, i32 0.0142484, i7 2, i32 0.0338384, i7 3, i32 -0.0383246, i7 4, i32 -0.123645, i7 5, i32 -0.0508009, i7 6, i32 -0.0658302, i7 7, i32 -0.00613099, i7 8, i32 0.0378945, i7 9, i32 0.0483429, i7 10, i32 0.0108469, i7 11, i32 -0.0549438, i7 12, i32 -0.0392337, i7 13, i32 0.0828415, i7 14, i32 0.0217671, i7 15, i32 -0.0137258, i7 16, i32 0.0370781, i7 17, i32 0.00947316, i7 18, i32 0.0122821, i7 19, i32 0.0698671, i7 20, i32 -0.0860929, i7 21, i32 0.0305923, i7 22, i32 0.0233652, i7 23, i32 0.00869804, i7 24, i32 0.000512941, i7 25, i32 -0.0662329, i7 26, i32 0.0210286, i7 27, i32 -0.0988455, i7 28, i32 -0.0798692, i7 29, i32 -0.02472, i7 30, i32 0.0751988, i7 31, i32 0.0266903, i7 32, i32 -0.104639, i7 33, i32 0.0225985, i7 34, i32 -0.0772731, i7 35, i32 0.091887, i7 36, i32 0.0433092, i7 37, i32 -0.1033, i7 38, i32 -0.0489909, i7 39, i32 0.00885983, i7 40, i32 -0.0563467, i7 41, i32 -0.210816, i7 42, i32 0.00325025, i7 43, i32 -0.120711, i7 44, i32 0.0900251, i7 45, i32 -0.00993552, i7 46, i32 -0.00824481, i7 47, i32 0.0891215, i7 48, i32 0.00283255, i7 49, i32 0.00527053, i7 50, i32 -0.00197301, i7 51, i32 0.0215964, i7 52, i32 0.0177288, i7 53, i32 0.0213567, i7 54, i32 -0.00094753, i7 55, i32 0.0928067, i7 56, i32 -0.0089903, i7 57, i32 -0.0215395, i7 58, i32 -0.00363171, i7 59, i32 -0.126587, i7 60, i32 0.0358045, i7 61, i32 -0.0170597, i7 62, i32 0.021352, i7 63, i32 -0.0022585, i7 64, i32 -0.0261553, i7 65, i32 -0.0255659, i7 66, i32 -0.000507396, i7 67, i32 -0.0161115, i7 68, i32 0.0109942, i7 69, i32 0.0752329, i7 70, i32 0.055323, i7 71, i32 -0.0829462, i7 72, i32 -0.0107901, i7 73, i32 -0.0144343, i7 74, i32 -0.129478, i7 75, i32 0.0658294, i7 76, i32 -0.0124936, i7 77, i32 -0.0475331, i7 78, i32 -0.0183005, i7 79, i32 0.0390993, i7 80, i32 0.0149189, i7 81, i32 -0.000205784, i7 82, i32 -0.178893, i7 83, i32 0.00477149, i7 84, i32 0.0123039, i7 85, i32 0.0281384, i7 86, i32 -0.0437914, i7 87, i32 -0.0089841, i7 88, i32 0.00519541, i7 89, i32 0.0534629, i7 90, i32 -0.00270393, i7 91, i32 -0.050427, i7 92, i32 0.0208196, i7 93, i32 0.0149663, i7 94, i32 -0.0933606, i7 95, i32 0.0256922, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 665 'sparsemux' 'tmp_227' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (1.18ns)   --->   "%tmp_228 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0284826, i7 1, i32 0.0209882, i7 2, i32 0.0422089, i7 3, i32 -0.0459401, i7 4, i32 -0.100075, i7 5, i32 -0.0276146, i7 6, i32 -0.0706924, i7 7, i32 -0.0062887, i7 8, i32 0.0345467, i7 9, i32 -0.0245191, i7 10, i32 0.00787654, i7 11, i32 0.0314223, i7 12, i32 -0.00677433, i7 13, i32 -0.0473125, i7 14, i32 0.0188936, i7 15, i32 -0.0252176, i7 16, i32 0.0559387, i7 17, i32 0.00616882, i7 18, i32 -0.001505, i7 19, i32 0.0399699, i7 20, i32 -0.155228, i7 21, i32 0.0368958, i7 22, i32 0.0135092, i7 23, i32 -0.0118556, i7 24, i32 0.00189865, i7 25, i32 -0.0432385, i7 26, i32 0.00820164, i7 27, i32 -0.0251518, i7 28, i32 -0.0109947, i7 29, i32 -0.0129419, i7 30, i32 0.00353127, i7 31, i32 0.0871986, i7 32, i32 -0.0500762, i7 33, i32 0.0523723, i7 34, i32 -0.0547421, i7 35, i32 0.0726224, i7 36, i32 -0.0367158, i7 37, i32 0.0853723, i7 38, i32 -0.0245461, i7 39, i32 0.00441929, i7 40, i32 -0.0616668, i7 41, i32 -0.185851, i7 42, i32 -0.0160032, i7 43, i32 -0.0978778, i7 44, i32 0.0497392, i7 45, i32 -0.000542084, i7 46, i32 -0.0100439, i7 47, i32 -0.0427467, i7 48, i32 -0.00167247, i7 49, i32 0.000778831, i7 50, i32 -0.000663568, i7 51, i32 0.0202803, i7 52, i32 -0.0799855, i7 53, i32 0.00650232, i7 54, i32 -0.000814226, i7 55, i32 0.0839392, i7 56, i32 -0.00902374, i7 57, i32 -0.011714, i7 58, i32 -0.00847002, i7 59, i32 -0.105108, i7 60, i32 0.011962, i7 61, i32 0.0101138, i7 62, i32 -0.0121785, i7 63, i32 0.00421186, i7 64, i32 -0.0115762, i7 65, i32 -0.00693905, i7 66, i32 -0.00321322, i7 67, i32 -0.0492738, i7 68, i32 0.0133233, i7 69, i32 0.0774044, i7 70, i32 0.0543434, i7 71, i32 -0.0809861, i7 72, i32 -0.0127566, i7 73, i32 -0.0024177, i7 74, i32 -0.156495, i7 75, i32 0.150986, i7 76, i32 -0.0135961, i7 77, i32 -0.0653934, i7 78, i32 -0.0131316, i7 79, i32 -0.0116402, i7 80, i32 0.0157125, i7 81, i32 -0.00991166, i7 82, i32 -0.167093, i7 83, i32 -0.0182165, i7 84, i32 0.0176531, i7 85, i32 0.0309387, i7 86, i32 -0.0427114, i7 87, i32 -0.00327773, i7 88, i32 0.00930929, i7 89, i32 0.0495012, i7 90, i32 0.00228556, i7 91, i32 -0.0497874, i7 92, i32 -0.000610384, i7 93, i32 0.0123567, i7 94, i32 -0.113364, i7 95, i32 0.0322634, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 666 'sparsemux' 'tmp_228' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (1.18ns)   --->   "%tmp_229 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00462237, i7 1, i32 0.014427, i7 2, i32 0.0323908, i7 3, i32 -0.0421272, i7 4, i32 -0.0210224, i7 5, i32 -0.0226483, i7 6, i32 -0.0563997, i7 7, i32 -0.00450979, i7 8, i32 0.00775894, i7 9, i32 -0.0137, i7 10, i32 0.00891609, i7 11, i32 -0.0178077, i7 12, i32 -0.00475495, i7 13, i32 -0.0641216, i7 14, i32 0.00665321, i7 15, i32 -0.0223349, i7 16, i32 -0.0307334, i7 17, i32 0.000672737, i7 18, i32 0.00518987, i7 19, i32 0.00955418, i7 20, i32 -0.0738834, i7 21, i32 -0.0424155, i7 22, i32 0.000957152, i7 23, i32 0.00120601, i7 24, i32 0.00334521, i7 25, i32 -0.0311194, i7 26, i32 -0.00663644, i7 27, i32 0.0721819, i7 28, i32 0.0445027, i7 29, i32 -0.0012333, i7 30, i32 -0.0295609, i7 31, i32 0.0194564, i7 32, i32 -0.00470831, i7 33, i32 0.065228, i7 34, i32 -0.0108265, i7 35, i32 0.0359419, i7 36, i32 -0.0282372, i7 37, i32 0.0520393, i7 38, i32 -0.0141989, i7 39, i32 0.0107307, i7 40, i32 -0.00726265, i7 41, i32 0.0590413, i7 42, i32 -0.00884475, i7 43, i32 0.0311613, i7 44, i32 0.0299111, i7 45, i32 0.0081819, i7 46, i32 -0.00165279, i7 47, i32 0.00936864, i7 48, i32 0.0013935, i7 49, i32 -0.000171167, i7 50, i32 0.0145095, i7 51, i32 0.0208728, i7 52, i32 0.00440146, i7 53, i32 -0.00808721, i7 54, i32 0.00437668, i7 55, i32 0.0608879, i7 56, i32 -0.00251071, i7 57, i32 -0.00667891, i7 58, i32 -0.00985181, i7 59, i32 -0.0749439, i7 60, i32 0.00142462, i7 61, i32 0.0150023, i7 62, i32 -0.0353979, i7 63, i32 0.0104359, i7 64, i32 -0.0084956, i7 65, i32 0.0156778, i7 66, i32 -0.00773621, i7 67, i32 -0.227983, i7 68, i32 0.0110568, i7 69, i32 0.0713671, i7 70, i32 0.0540239, i7 71, i32 -0.0691925, i7 72, i32 -0.0183391, i7 73, i32 0.00235039, i7 74, i32 -0.137823, i7 75, i32 0.183871, i7 76, i32 -0.00760292, i7 77, i32 -0.0730179, i7 78, i32 -0.0113862, i7 79, i32 0.00180977, i7 80, i32 0.00334523, i7 81, i32 -0.00762688, i7 82, i32 -0.113942, i7 83, i32 -0.0357212, i7 84, i32 0.0191857, i7 85, i32 0.0340178, i7 86, i32 -0.0257282, i7 87, i32 -0.00151354, i7 88, i32 0.00268341, i7 89, i32 0.0467571, i7 90, i32 -0.00426855, i7 91, i32 -0.0370976, i7 92, i32 0.00307378, i7 93, i32 0.00638218, i7 94, i32 -0.101695, i7 95, i32 0.0428834, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 667 'sparsemux' 'tmp_229' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (1.18ns)   --->   "%tmp_230 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0205178, i7 1, i32 0.010612, i7 2, i32 0.0469555, i7 3, i32 -0.0359757, i7 4, i32 0.0302583, i7 5, i32 -0.0254218, i7 6, i32 -0.0622521, i7 7, i32 -0.00262548, i7 8, i32 -0.0444226, i7 9, i32 0.00462267, i7 10, i32 0.0137864, i7 11, i32 0.00077941, i7 12, i32 0.000846199, i7 13, i32 0.0129491, i7 14, i32 0.0022234, i7 15, i32 -0.0530723, i7 16, i32 -0.00381617, i7 17, i32 0.0023377, i7 18, i32 0.00404994, i7 19, i32 -0.0117044, i7 20, i32 0.0073189, i7 21, i32 0.0184385, i7 22, i32 -0.00991002, i7 23, i32 0.000542264, i7 24, i32 -0.00118347, i7 25, i32 -0.0239759, i7 26, i32 -0.0100832, i7 27, i32 0.0453078, i7 28, i32 0.0623007, i7 29, i32 0.00595629, i7 30, i32 -0.0279775, i7 31, i32 -0.0678622, i7 32, i32 0.0327679, i7 33, i32 0.0875095, i7 34, i32 0.00841535, i7 35, i32 -0.00269631, i7 36, i32 0.0123184, i7 37, i32 -0.00419376, i7 38, i32 -0.00663283, i7 39, i32 0.00641339, i7 40, i32 0.0171184, i7 41, i32 0.0809777, i7 42, i32 -0.0104924, i7 43, i32 0.0527292, i7 44, i32 0.0236828, i7 45, i32 0.0187325, i7 46, i32 0.0127558, i7 47, i32 0.00677306, i7 48, i32 0.00246298, i7 49, i32 -0.00436155, i7 50, i32 0.0125155, i7 51, i32 0.0269193, i7 52, i32 0.0282571, i7 53, i32 -0.0209291, i7 54, i32 0.00472043, i7 55, i32 0.0351374, i7 56, i32 0.00556475, i7 57, i32 -0.00500714, i7 58, i32 -0.00493311, i7 59, i32 -0.0496679, i7 60, i32 -0.0163562, i7 61, i32 0.0113313, i7 62, i32 -0.0429295, i7 63, i32 0.00912171, i7 64, i32 -0.000385303, i7 65, i32 0.0356242, i7 66, i32 -0.00581905, i7 67, i32 -0.0947776, i7 68, i32 0.0170412, i7 69, i32 0.0603664, i7 70, i32 0.050615, i7 71, i32 -0.0603208, i7 72, i32 -0.0338188, i7 73, i32 5.81972e-06, i7 74, i32 -0.0938949, i7 75, i32 0.139165, i7 76, i32 0.00657689, i7 77, i32 -0.0731981, i7 78, i32 -0.0131848, i7 79, i32 0.0113351, i7 80, i32 0.00908237, i7 81, i32 0.00221755, i7 82, i32 -0.0479463, i7 83, i32 -0.0546789, i7 84, i32 0.0355, i7 85, i32 0.0299484, i7 86, i32 0.00156481, i7 87, i32 0.00654038, i7 88, i32 -0.00448244, i7 89, i32 0.0470496, i7 90, i32 -0.00268681, i7 91, i32 -0.0309067, i7 92, i32 0.00210943, i7 93, i32 0.0104743, i7 94, i32 -0.0935053, i7 95, i32 0.0463871, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 668 'sparsemux' 'tmp_230' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (1.18ns)   --->   "%tmp_231 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00287828, i7 1, i32 -0.0167982, i7 2, i32 0.0229998, i7 3, i32 0.0763702, i7 4, i32 -0.0030105, i7 5, i32 0.0248805, i7 6, i32 -0.0567798, i7 7, i32 -0.0361501, i7 8, i32 -0.01647, i7 9, i32 0.00249571, i7 10, i32 0.0180411, i7 11, i32 -0.0161461, i7 12, i32 0.00421719, i7 13, i32 -0.0540106, i7 14, i32 0.0170938, i7 15, i32 -0.00478748, i7 16, i32 0.0041784, i7 17, i32 0.00942227, i7 18, i32 0.0204307, i7 19, i32 -0.00379405, i7 20, i32 0.0100561, i7 21, i32 -0.00676059, i7 22, i32 0.0088385, i7 23, i32 0.0116682, i7 24, i32 0.0756589, i7 25, i32 -0.0402905, i7 26, i32 -0.0749105, i7 27, i32 0.0111023, i7 28, i32 0.0305979, i7 29, i32 0.0194196, i7 30, i32 -0.0116975, i7 31, i32 -0.0360722, i7 32, i32 0.00455149, i7 33, i32 0.000566629, i7 34, i32 0.0524626, i7 35, i32 0.0271262, i7 36, i32 0.00997118, i7 37, i32 0.000685553, i7 38, i32 0.00336271, i7 39, i32 0.0151794, i7 40, i32 0.0172738, i7 41, i32 -0.0237001, i7 42, i32 -0.00996539, i7 43, i32 -0.0139564, i7 44, i32 0.049337, i7 45, i32 -0.0461286, i7 46, i32 0.00416198, i7 47, i32 -0.00815449, i7 48, i32 -0.00933303, i7 49, i32 0.0236721, i7 50, i32 0.0267021, i7 51, i32 -0.00725827, i7 52, i32 0.00518848, i7 53, i32 -0.00115033, i7 54, i32 -0.00300529, i7 55, i32 -0.0622961, i7 56, i32 0.0204114, i7 57, i32 0.000237554, i7 58, i32 -0.00298612, i7 59, i32 -0.0382158, i7 60, i32 0.0987272, i7 61, i32 -0.00232523, i7 62, i32 -0.0348282, i7 63, i32 0.0189868, i7 64, i32 -0.0281695, i7 65, i32 0.0368498, i7 66, i32 -0.0202696, i7 67, i32 0.0133274, i7 68, i32 0.0122368, i7 69, i32 -0.0173007, i7 70, i32 0.00422842, i7 71, i32 -0.031078, i7 72, i32 0.0407315, i7 73, i32 -0.0953763, i7 74, i32 0.0392569, i7 75, i32 -0.0348994, i7 76, i32 0.0147641, i7 77, i32 0.0352357, i7 78, i32 -0.0213125, i7 79, i32 -0.0111482, i7 80, i32 -0.00610128, i7 81, i32 0.0314105, i7 82, i32 0.0318915, i7 83, i32 -0.0750983, i7 84, i32 0.0316157, i7 85, i32 0.0610237, i7 86, i32 0.0141454, i7 87, i32 -0.00622173, i7 88, i32 0.00278052, i7 89, i32 0.0546824, i7 90, i32 -0.00467818, i7 91, i32 -0.0584749, i7 92, i32 -0.00344335, i7 93, i32 0.0166586, i7 94, i32 0.00733082, i7 95, i32 -0.0143961, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 669 'sparsemux' 'tmp_231' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (1.18ns)   --->   "%tmp_232 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00574162, i7 1, i32 0.0065309, i7 2, i32 0.021817, i7 3, i32 0.058872, i7 4, i32 0.0132178, i7 5, i32 0.0440275, i7 6, i32 -0.0488001, i7 7, i32 0.053135, i7 8, i32 -0.03384, i7 9, i32 0.00476153, i7 10, i32 0.0147099, i7 11, i32 0.0284819, i7 12, i32 -0.00270042, i7 13, i32 0.0836902, i7 14, i32 0.00512859, i7 15, i32 -0.0030797, i7 16, i32 -0.00427793, i7 17, i32 0.00922831, i7 18, i32 -0.0460278, i7 19, i32 0.00661424, i7 20, i32 0.021634, i7 21, i32 -0.00751223, i7 22, i32 0.00321647, i7 23, i32 -0.00577424, i7 24, i32 0.0259693, i7 25, i32 -0.0450385, i7 26, i32 -0.0328158, i7 27, i32 0.00459419, i7 28, i32 0.0525814, i7 29, i32 0.000390144, i7 30, i32 -0.00881292, i7 31, i32 0.0381707, i7 32, i32 -0.00142355, i7 33, i32 -0.0270723, i7 34, i32 0.0377799, i7 35, i32 0.0238772, i7 36, i32 0.0281831, i7 37, i32 -0.0233077, i7 38, i32 0.0115297, i7 39, i32 0.00670042, i7 40, i32 0.0114992, i7 41, i32 0.0141646, i7 42, i32 0.0035535, i7 43, i32 -0.0307069, i7 44, i32 0.0823946, i7 45, i32 -0.0363089, i7 46, i32 -0.00326804, i7 47, i32 0.00500449, i7 48, i32 -0.00199209, i7 49, i32 -0.0119334, i7 50, i32 0.0259189, i7 51, i32 -0.000256531, i7 52, i32 0.00611843, i7 53, i32 -0.00751577, i7 54, i32 -0.0247562, i7 55, i32 -0.0580468, i7 56, i32 0.0176682, i7 57, i32 -0.0095729, i7 58, i32 0.000336008, i7 59, i32 -0.0421918, i7 60, i32 0.0993818, i7 61, i32 -0.00503028, i7 62, i32 -0.0352513, i7 63, i32 0.0137694, i7 64, i32 -0.0332525, i7 65, i32 0.0253631, i7 66, i32 -0.00523211, i7 67, i32 0.000962517, i7 68, i32 0.0246033, i7 69, i32 -0.00699425, i7 70, i32 0.0110127, i7 71, i32 -0.039033, i7 72, i32 0.0211686, i7 73, i32 -0.0902753, i7 74, i32 0.0612789, i7 75, i32 -0.0229088, i7 76, i32 -0.017249, i7 77, i32 0.0327065, i7 78, i32 -0.0244589, i7 79, i32 -0.00770283, i7 80, i32 -0.00195654, i7 81, i32 0.0220613, i7 82, i32 0.0249859, i7 83, i32 -0.0573165, i7 84, i32 0.0397055, i7 85, i32 0.0341126, i7 86, i32 0.00712591, i7 87, i32 -0.00282183, i7 88, i32 0.00188552, i7 89, i32 0.0530016, i7 90, i32 0.00216942, i7 91, i32 -0.0552055, i7 92, i32 -0.00269657, i7 93, i32 0.0173708, i7 94, i32 0.00555133, i7 95, i32 -0.00926797, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 670 'sparsemux' 'tmp_232' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (1.18ns)   --->   "%tmp_233 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00653218, i7 1, i32 0.0279125, i7 2, i32 0.0168373, i7 3, i32 0.0601956, i7 4, i32 0.044875, i7 5, i32 0.0584083, i7 6, i32 -0.0758417, i7 7, i32 0.0757064, i7 8, i32 -0.0514402, i7 9, i32 0.00241404, i7 10, i32 0.0205116, i7 11, i32 0.070149, i7 12, i32 -0.00246268, i7 13, i32 0.133539, i7 14, i32 -5.20042e-05, i7 15, i32 -0.00735843, i7 16, i32 0.00559146, i7 17, i32 0.0103417, i7 18, i32 -0.000994791, i7 19, i32 -0.0117594, i7 20, i32 0.0190588, i7 21, i32 0.0396982, i7 22, i32 0.00493195, i7 23, i32 0.0062447, i7 24, i32 0.0140658, i7 25, i32 -0.0760243, i7 26, i32 -0.0125838, i7 27, i32 0.00538956, i7 28, i32 0.0295843, i7 29, i32 -0.0176261, i7 30, i32 0.00023764, i7 31, i32 0.0432637, i7 32, i32 -0.015525, i7 33, i32 -0.0593394, i7 34, i32 0.0405246, i7 35, i32 0.0228229, i7 36, i32 -0.0356427, i7 37, i32 0.018993, i7 38, i32 0.00710222, i7 39, i32 0.00577546, i7 40, i32 -0.0307913, i7 41, i32 0.0449387, i7 42, i32 0.00265435, i7 43, i32 -0.00625781, i7 44, i32 0.128732, i7 45, i32 -0.0404028, i7 46, i32 0.0037615, i7 47, i32 0.000434079, i7 48, i32 -0.00391195, i7 49, i32 -0.00951864, i7 50, i32 0.0220055, i7 51, i32 -0.00638253, i7 52, i32 0.00978039, i7 53, i32 -0.0120045, i7 54, i32 -0.0311461, i7 55, i32 -0.0454443, i7 56, i32 0.0206695, i7 57, i32 -0.0117444, i7 58, i32 -0.00394151, i7 59, i32 -0.0526923, i7 60, i32 0.104168, i7 61, i32 -0.0241981, i7 62, i32 -0.0300038, i7 63, i32 0.00979397, i7 64, i32 -0.0483517, i7 65, i32 0.00836392, i7 66, i32 0.00152811, i7 67, i32 0.00523269, i7 68, i32 0.0283669, i7 69, i32 0.00307599, i7 70, i32 0.0155808, i7 71, i32 -0.052983, i7 72, i32 0.0120239, i7 73, i32 -0.0744075, i7 74, i32 0.0735161, i7 75, i32 -0.0242186, i7 76, i32 -0.0102418, i7 77, i32 0.0255171, i7 78, i32 -0.0283454, i7 79, i32 0.00219249, i7 80, i32 -0.0125275, i7 81, i32 0.0151574, i7 82, i32 0.0219166, i7 83, i32 -0.0358043, i7 84, i32 0.041092, i7 85, i32 0.0383162, i7 86, i32 0.00929525, i7 87, i32 -0.00587108, i7 88, i32 0.00453676, i7 89, i32 0.0553668, i7 90, i32 -0.00753383, i7 91, i32 -0.0650461, i7 92, i32 -0.0049809, i7 93, i32 0.0179515, i7 94, i32 -0.00504966, i7 95, i32 -0.00741581, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 671 'sparsemux' 'tmp_233' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (1.18ns)   --->   "%tmp_234 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00723969, i7 1, i32 0.0153797, i7 2, i32 0.0399014, i7 3, i32 0.0510363, i7 4, i32 0.0801242, i7 5, i32 0.0835922, i7 6, i32 -0.0865024, i7 7, i32 0.0458794, i7 8, i32 -0.0531083, i7 9, i32 -0.00792812, i7 10, i32 0.0272806, i7 11, i32 -0.109835, i7 12, i32 -0.0142591, i7 13, i32 -0.0133684, i7 14, i32 -0.018311, i7 15, i32 -0.00839098, i7 16, i32 0.0198564, i7 17, i32 0.0158389, i7 18, i32 0.0774373, i7 19, i32 -0.0425985, i7 20, i32 -0.00452697, i7 21, i32 -0.0596139, i7 22, i32 0.00905089, i7 23, i32 0.0123014, i7 24, i32 0.0104941, i7 25, i32 -0.0863734, i7 26, i32 0.00814504, i7 27, i32 -0.000102103, i7 28, i32 0.0115495, i7 29, i32 -0.0600804, i7 30, i32 0.0144449, i7 31, i32 0.00691705, i7 32, i32 -0.0179845, i7 33, i32 -0.0860086, i7 34, i32 -0.00389254, i7 35, i32 0.0250988, i7 36, i32 -0.054874, i7 37, i32 0.0866227, i7 38, i32 0.0121563, i7 39, i32 0.021833, i7 40, i32 -0.0692321, i7 41, i32 0.0325963, i7 42, i32 0.00668261, i7 43, i32 0.0829253, i7 44, i32 0.143164, i7 45, i32 -0.0568106, i7 46, i32 -0.00485766, i7 47, i32 -0.0282774, i7 48, i32 -0.00485024, i7 49, i32 0.0119788, i7 50, i32 0.0118285, i7 51, i32 0.00426488, i7 52, i32 -0.00594687, i7 53, i32 -0.0151926, i7 54, i32 -0.00735447, i7 55, i32 -0.0205043, i7 56, i32 0.0231463, i7 57, i32 -0.0156543, i7 58, i32 -0.00293258, i7 59, i32 -0.0743413, i7 60, i32 0.104367, i7 61, i32 -0.0283086, i7 62, i32 -0.0211357, i7 63, i32 0.0102243, i7 64, i32 -0.0519083, i7 65, i32 -0.00540966, i7 66, i32 0.00732885, i7 67, i32 0.00752751, i7 68, i32 0.0276817, i7 69, i32 0.0174257, i7 70, i32 0.0226442, i7 71, i32 -0.0637119, i7 72, i32 -0.00400676, i7 73, i32 -0.059717, i7 74, i32 0.0642493, i7 75, i32 -0.0211401, i7 76, i32 -0.00915489, i7 77, i32 0.0192034, i7 78, i32 -0.034165, i7 79, i32 -0.0045086, i7 80, i32 -0.0148416, i7 81, i32 0.0203962, i7 82, i32 0.0125062, i7 83, i32 -0.0189299, i7 84, i32 0.0344951, i7 85, i32 0.0413564, i7 86, i32 0.0045723, i7 87, i32 -0.00462766, i7 88, i32 -0.00332966, i7 89, i32 0.0598829, i7 90, i32 -0.00148093, i7 91, i32 -0.0709266, i7 92, i32 0.00530076, i7 93, i32 0.023256, i7 94, i32 -0.0173681, i7 95, i32 -0.00265676, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 672 'sparsemux' 'tmp_234' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (1.18ns)   --->   "%tmp_235 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.000459316, i7 1, i32 0.00729372, i7 2, i32 0.0548507, i7 3, i32 0.0378, i7 4, i32 0.0948753, i7 5, i32 0.095887, i7 6, i32 -0.0893997, i7 7, i32 0.00640177, i7 8, i32 -0.0381114, i7 9, i32 0.0190783, i7 10, i32 0.0252266, i7 11, i32 -0.032316, i7 12, i32 -0.024754, i7 13, i32 -0.083444, i7 14, i32 -0.0254963, i7 15, i32 -0.0192962, i7 16, i32 -0.0220838, i7 17, i32 0.00931547, i7 18, i32 0.0106762, i7 19, i32 -0.0194365, i7 20, i32 -0.0192988, i7 21, i32 -0.00282896, i7 22, i32 0.0158879, i7 23, i32 -0.00732382, i7 24, i32 0.00691926, i7 25, i32 -0.0932512, i7 26, i32 0.0169331, i7 27, i32 0.0343497, i7 28, i32 -0.0119408, i7 29, i32 -0.0927237, i7 30, i32 0.0601112, i7 31, i32 -0.070582, i7 32, i32 -0.0399388, i7 33, i32 -0.0825039, i7 34, i32 -0.0410593, i7 35, i32 0.0243701, i7 36, i32 -0.033511, i7 37, i32 0.0340507, i7 38, i32 0.0105439, i7 39, i32 0.0211025, i7 40, i32 -0.0435535, i7 41, i32 0.0405875, i7 42, i32 0.00782305, i7 43, i32 0.108471, i7 44, i32 0.157058, i7 45, i32 -0.0493952, i7 46, i32 -0.00101679, i7 47, i32 0.0254113, i7 48, i32 -0.0019242, i7 49, i32 0.0151454, i7 50, i32 0.00133089, i7 51, i32 -0.0012725, i7 52, i32 0.00514034, i7 53, i32 -0.00129895, i7 54, i32 0.00447765, i7 55, i32 0.00307449, i7 56, i32 0.0182424, i7 57, i32 -0.0188446, i7 58, i32 0.000448036, i7 59, i32 -0.0946376, i7 60, i32 0.0979491, i7 61, i32 -0.00787722, i7 62, i32 -0.0177046, i7 63, i32 0.0109084, i7 64, i32 -0.0579023, i7 65, i32 -0.0208215, i7 66, i32 0.00782176, i7 67, i32 -0.00150124, i7 68, i32 0.027117, i7 69, i32 0.0324548, i7 70, i32 0.0324357, i7 71, i32 -0.0704255, i7 72, i32 -0.00908567, i7 73, i32 -0.0457673, i7 74, i32 0.0323996, i7 75, i32 -0.0176347, i7 76, i32 -0.00552131, i7 77, i32 0.00599494, i7 78, i32 -0.0384274, i7 79, i32 -0.00106907, i7 80, i32 -0.0192277, i7 81, i32 0.0125077, i7 82, i32 -0.00727422, i7 83, i32 -0.0168136, i7 84, i32 0.0361725, i7 85, i32 0.0316423, i7 86, i32 0.0071721, i7 87, i32 -0.000941505, i7 88, i32 -0.0125359, i7 89, i32 0.0629786, i7 90, i32 0.00652663, i7 91, i32 -0.0751804, i7 92, i32 0.0117265, i7 93, i32 0.0242099, i7 94, i32 -0.0303172, i7 95, i32 0.00395485, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 673 'sparsemux' 'tmp_235' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (1.18ns)   --->   "%tmp_236 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0121005, i7 1, i32 0.0161495, i7 2, i32 0.0573968, i7 3, i32 0.0118893, i7 4, i32 0.0745736, i7 5, i32 0.101845, i7 6, i32 -0.101922, i7 7, i32 -0.0359041, i7 8, i32 0.00382843, i7 9, i32 0.0123252, i7 10, i32 0.0237281, i7 11, i32 0.112248, i7 12, i32 -0.0120874, i7 13, i32 -0.0673758, i7 14, i32 -0.0256136, i7 15, i32 -0.0138179, i7 16, i32 -0.0535385, i7 17, i32 0.00807523, i7 18, i32 -0.0486126, i7 19, i32 0.00168101, i7 20, i32 -0.0564198, i7 21, i32 0.0507084, i7 22, i32 0.0102735, i7 23, i32 0.0137741, i7 24, i32 0.00558385, i7 25, i32 -0.0854406, i7 26, i32 0.0223237, i7 27, i32 0.0605175, i7 28, i32 -0.0718577, i7 29, i32 -0.0996617, i7 30, i32 0.0793022, i7 31, i32 -0.103326, i7 32, i32 -0.0742262, i7 33, i32 -0.0635435, i7 34, i32 -0.0527363, i7 35, i32 0.0323665, i7 36, i32 -0.0188673, i7 37, i32 -0.0958793, i7 38, i32 0.0142922, i7 39, i32 0.0130775, i7 40, i32 0.0602641, i7 41, i32 -0.0332915, i7 42, i32 0.00201316, i7 43, i32 0.0165065, i7 44, i32 0.15092, i7 45, i32 -0.0364987, i7 46, i32 -0.00514082, i7 47, i32 0.0161981, i7 48, i32 -0.00603482, i7 49, i32 0.0110281, i7 50, i32 0.00189554, i7 51, i32 0.00633041, i7 52, i32 -0.0156917, i7 53, i32 0.0114324, i7 54, i32 0.00984642, i7 55, i32 0.0203624, i7 56, i32 0.0160991, i7 57, i32 -0.0240188, i7 58, i32 0.00139892, i7 59, i32 -0.122086, i7 60, i32 0.0862828, i7 61, i32 0.0409588, i7 62, i32 -0.00967846, i7 63, i32 0.00747151, i7 64, i32 -0.0561217, i7 65, i32 -0.0215137, i7 66, i32 0.00936544, i7 67, i32 -0.0249582, i7 68, i32 0.0261471, i7 69, i32 0.0499841, i7 70, i32 0.04052, i7 71, i32 -0.0774536, i7 72, i32 -0.0147946, i7 73, i32 -0.0356698, i7 74, i32 -0.0177291, i7 75, i32 -0.00881295, i7 76, i32 0.00420431, i7 77, i32 -0.00964842, i7 78, i32 -0.0393943, i7 79, i32 0.00253356, i7 80, i32 -0.0237691, i7 81, i32 0.00676155, i7 82, i32 -0.0337311, i7 83, i32 -0.018217, i7 84, i32 0.0336946, i7 85, i32 0.0334806, i7 86, i32 -0.00309798, i7 87, i32 -0.0023305, i7 88, i32 -0.0128067, i7 89, i32 0.0612642, i7 90, i32 0.00168474, i7 91, i32 -0.0747843, i7 92, i32 -0.0255019, i7 93, i32 0.0201123, i7 94, i32 -0.0394913, i7 95, i32 0.00714441, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 674 'sparsemux' 'tmp_236' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (1.18ns)   --->   "%tmp_237 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00816846, i7 1, i32 0.023559, i7 2, i32 0.060211, i7 3, i32 -0.00431336, i7 4, i32 -0.00259301, i7 5, i32 0.102436, i7 6, i32 -0.100404, i7 7, i32 -0.021105, i7 8, i32 0.0335258, i7 9, i32 -0.0120617, i7 10, i32 0.0229384, i7 11, i32 -0.0204566, i7 12, i32 0.00937915, i7 13, i32 -0.0442077, i7 14, i32 -0.0214803, i7 15, i32 -0.0212781, i7 16, i32 -0.00561468, i7 17, i32 0.0155261, i7 18, i32 -0.0173674, i7 19, i32 0.050927, i7 20, i32 -0.0741084, i7 21, i32 -0.0624068, i7 22, i32 0.00230262, i7 23, i32 -0.00517844, i7 24, i32 0.0110712, i7 25, i32 -0.0498614, i7 26, i32 0.0268344, i7 27, i32 0.00950007, i7 28, i32 -0.103703, i7 29, i32 -0.0940715, i7 30, i32 0.0597117, i7 31, i32 -0.00643589, i7 32, i32 -0.100646, i7 33, i32 -0.0426868, i7 34, i32 -0.0509006, i7 35, i32 0.0516913, i7 36, i32 0.0610952, i7 37, i32 -0.0935178, i7 38, i32 0.0161504, i7 39, i32 0.0138456, i7 40, i32 0.0959308, i7 41, i32 -0.121485, i7 42, i32 0.00216475, i7 43, i32 -0.0378879, i7 44, i32 0.118551, i7 45, i32 -0.0188737, i7 46, i32 -0.0128344, i7 47, i32 -0.0525225, i7 48, i32 0.000305981, i7 49, i32 -0.00105092, i7 50, i32 0.00144929, i7 51, i32 0.0148212, i7 52, i32 0.00684702, i7 53, i32 0.00853678, i7 54, i32 -0.0057628, i7 55, i32 0.0376487, i7 56, i32 0.0146205, i7 57, i32 -0.0205569, i7 58, i32 -0.000530181, i7 59, i32 -0.132587, i7 60, i32 0.066484, i7 61, i32 0.00606798, i7 62, i32 -0.0144145, i7 63, i32 0.00396069, i7 64, i32 -0.0492945, i7 65, i32 -0.0176086, i7 66, i32 0.00637105, i7 67, i32 -0.062082, i7 68, i32 0.024373, i7 69, i32 0.0630068, i7 70, i32 0.0460944, i7 71, i32 -0.0765792, i7 72, i32 -0.0211356, i7 73, i32 -0.0320997, i7 74, i32 -0.0577362, i7 75, i32 0.00960511, i7 76, i32 0.00363646, i7 77, i32 -0.0243181, i7 78, i32 -0.0364719, i7 79, i32 0.0233864, i7 80, i32 -0.0184406, i7 81, i32 0.0121184, i7 82, i32 -0.0717143, i7 83, i32 -0.0192752, i7 84, i32 0.031215, i7 85, i32 0.0400932, i7 86, i32 -0.0140398, i7 87, i32 -0.00373714, i7 88, i32 -0.0116168, i7 89, i32 0.0613313, i7 90, i32 -0.00340904, i7 91, i32 -0.0721373, i7 92, i32 0.030115, i7 93, i32 0.0201188, i7 94, i32 -0.053188, i7 95, i32 0.00930394, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 675 'sparsemux' 'tmp_237' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (1.18ns)   --->   "%tmp_238 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0165661, i7 1, i32 0.0169987, i7 2, i32 0.0590421, i7 3, i32 -0.00605745, i7 4, i32 -0.0621272, i7 5, i32 0.0829045, i7 6, i32 -0.0923672, i7 7, i32 -0.00455333, i7 8, i32 0.0506578, i7 9, i32 -0.0117133, i7 10, i32 0.0202278, i7 11, i32 -0.0215052, i7 12, i32 -0.00047335, i7 13, i32 0.017819, i7 14, i32 -0.00285874, i7 15, i32 -0.0245815, i7 16, i32 0.033464, i7 17, i32 0.0132681, i7 18, i32 -0.0055211, i7 19, i32 0.0703239, i7 20, i32 -0.0209786, i7 21, i32 0.0122465, i7 22, i32 0.00960446, i7 23, i32 0.000753371, i7 24, i32 0.00611006, i7 25, i32 -0.0465545, i7 26, i32 0.0263997, i7 27, i32 -0.0434141, i7 28, i32 -0.0895982, i7 29, i32 -0.0666863, i7 30, i32 0.00327772, i7 31, i32 0.0230639, i7 32, i32 -0.112657, i7 33, i32 0.000780425, i7 34, i32 -0.0307371, i7 35, i32 0.0619696, i7 36, i32 0.0571829, i7 37, i32 0.0593639, i7 38, i32 0.0132174, i7 39, i32 0.0128182, i7 40, i32 0.0171151, i7 41, i32 -0.059109, i7 42, i32 0.00684673, i7 43, i32 -0.100469, i7 44, i32 0.0834195, i7 45, i32 0.00477363, i7 46, i32 -0.0158909, i7 47, i32 0.034981, i7 48, i32 0.00315416, i7 49, i32 0.000442708, i7 50, i32 -0.00112436, i7 51, i32 0.0188339, i7 52, i32 -0.00225597, i7 53, i32 0.00869641, i7 54, i32 -0.00875887, i7 55, i32 0.0432153, i7 56, i32 0.0128251, i7 57, i32 -0.0152548, i7 58, i32 -0.00317463, i7 59, i32 -0.125298, i7 60, i32 0.0476841, i7 61, i32 -0.000847349, i7 62, i32 -0.0220381, i7 63, i32 -0.00320536, i7 64, i32 -0.040837, i7 65, i32 -0.00975921, i7 66, i32 0.00312109, i7 67, i32 -0.0641093, i7 68, i32 0.0164918, i7 69, i32 0.0708733, i7 70, i32 0.0494181, i7 71, i32 -0.0787552, i7 72, i32 -0.0231375, i7 73, i32 -0.021553, i7 74, i32 -0.0892953, i7 75, i32 0.0455501, i7 76, i32 0.00553694, i7 77, i32 -0.044871, i7 78, i32 -0.0334784, i7 79, i32 -0.00772898, i7 80, i32 0.00524482, i7 81, i32 0.00721243, i7 82, i32 -0.0899348, i7 83, i32 -0.0327625, i7 84, i32 0.0273284, i7 85, i32 0.0352832, i7 86, i32 -0.0244092, i7 87, i32 -0.0067878, i7 88, i32 0.00059955, i7 89, i32 0.0607683, i7 90, i32 -0.0021406, i7 91, i32 -0.0629936, i7 92, i32 0.0144403, i7 93, i32 0.020892, i7 94, i32 -0.0646403, i7 95, i32 0.0214953, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 676 'sparsemux' 'tmp_238' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (1.18ns)   --->   "%tmp_239 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0308993, i7 1, i32 0.0098466, i7 2, i32 0.0585625, i7 3, i32 -0.0121454, i7 4, i32 -0.0760011, i7 5, i32 0.0794878, i7 6, i32 -0.083127, i7 7, i32 -0.00961746, i7 8, i32 0.0566802, i7 9, i32 0.0238179, i7 10, i32 0.0217663, i7 11, i32 0.00773681, i7 12, i32 0.00175302, i7 13, i32 0.0508222, i7 14, i32 0.0117644, i7 15, i32 -0.0407496, i7 16, i32 0.0366743, i7 17, i32 0.0109668, i7 18, i32 0.00923992, i7 19, i32 0.0165243, i7 20, i32 0.0429598, i7 21, i32 0.0274921, i7 22, i32 0.00764948, i7 23, i32 0.00437401, i7 24, i32 0.0045992, i7 25, i32 -0.0296763, i7 26, i32 0.010197, i7 27, i32 -0.0690139, i7 28, i32 -0.0291838, i7 29, i32 -0.0514889, i7 30, i32 -0.0340425, i7 31, i32 0.0901496, i7 32, i32 -0.0990034, i7 33, i32 0.0359095, i7 34, i32 -0.0202095, i7 35, i32 0.0738235, i7 36, i32 -0.0145992, i7 37, i32 0.0421522, i7 38, i32 0.0101824, i7 39, i32 0.0178094, i7 40, i32 -0.0246548, i7 41, i32 0.0815801, i7 42, i32 -0.00676775, i7 43, i32 -0.0840516, i7 44, i32 0.0517126, i7 45, i32 0.0175822, i7 46, i32 -0.0149675, i7 47, i32 -0.0195108, i7 48, i32 -0.00206903, i7 49, i32 -0.00017002, i7 50, i32 0.007214, i7 51, i32 0.0198264, i7 52, i32 -0.0502961, i7 53, i32 -0.00778899, i7 54, i32 -0.00280363, i7 55, i32 0.0384771, i7 56, i32 0.0113626, i7 57, i32 -0.0126251, i7 58, i32 -0.00242332, i7 59, i32 -0.108827, i7 60, i32 0.0282801, i7 61, i32 0.0216996, i7 62, i32 -0.0369004, i7 63, i32 0.000491246, i7 64, i32 -0.0237957, i7 65, i32 0.0081765, i7 66, i32 -0.00187319, i7 67, i32 -0.153445, i7 68, i32 0.0198535, i7 69, i32 0.0692632, i7 70, i32 0.0514378, i7 71, i32 -0.078452, i7 72, i32 -0.0313872, i7 73, i32 -0.00834098, i7 74, i32 -0.120112, i7 75, i32 0.09651, i7 76, i32 0.00126696, i7 77, i32 -0.0594916, i7 78, i32 -0.0257745, i7 79, i32 0.001049, i7 80, i32 0.0164381, i7 81, i32 0.00212172, i7 82, i32 -0.0849703, i7 83, i32 -0.042254, i7 84, i32 0.0244914, i7 85, i32 0.0352296, i7 86, i32 -0.0175202, i7 87, i32 0.000880126, i7 88, i32 0.00950091, i7 89, i32 0.0564936, i7 90, i32 0.00648608, i7 91, i32 -0.0592774, i7 92, i32 -0.0123889, i7 93, i32 0.0179744, i7 94, i32 -0.0836366, i7 95, i32 0.0259078, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 677 'sparsemux' 'tmp_239' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (1.18ns)   --->   "%tmp_240 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0247648, i7 1, i32 0.00768001, i7 2, i32 0.0454429, i7 3, i32 -0.0122775, i7 4, i32 -0.0399501, i7 5, i32 0.0627062, i7 6, i32 -0.066517, i7 7, i32 0.000235315, i7 8, i32 0.0299045, i7 9, i32 -0.000468816, i7 10, i32 0.020892, i7 11, i32 -0.0141773, i7 12, i32 0.00110696, i7 13, i32 0.00793734, i7 14, i32 0.0126317, i7 15, i32 -0.0343665, i7 16, i32 -0.0245434, i7 17, i32 0.014143, i7 18, i32 -0.00312191, i7 19, i32 0.00740497, i7 20, i32 0.044884, i7 21, i32 -0.0432272, i7 22, i32 0.00836449, i7 23, i32 -0.00739128, i7 24, i32 0.0029554, i7 25, i32 -0.00860214, i7 26, i32 -0.00106884, i7 27, i32 -0.0244636, i7 28, i32 0.0165793, i7 29, i32 -0.0322824, i7 30, i32 -0.0271838, i7 31, i32 0.0361298, i7 32, i32 -0.0701723, i7 33, i32 0.0491808, i7 34, i32 -0.00350604, i7 35, i32 0.0576126, i7 36, i32 -0.0289688, i7 37, i32 -0.0188279, i7 38, i32 0.00398788, i7 39, i32 0.0191286, i7 40, i32 -0.0222876, i7 41, i32 0.0659742, i7 42, i32 -0.00668024, i7 43, i32 0.00978826, i7 44, i32 0.0331533, i7 45, i32 0.0379989, i7 46, i32 0.00545477, i7 47, i32 -0.00737798, i7 48, i32 -0.00188961, i7 49, i32 0.00288045, i7 50, i32 0.0127217, i7 51, i32 0.025165, i7 52, i32 0.0328166, i7 53, i32 -0.0193249, i7 54, i32 0.00192755, i7 55, i32 0.0305379, i7 56, i32 0.0150193, i7 57, i32 -0.00844602, i7 58, i32 -0.00451491, i7 59, i32 -0.0878368, i7 60, i32 0.0145275, i7 61, i32 0.00609628, i7 62, i32 -0.0465219, i7 63, i32 0.00982706, i7 64, i32 -0.00730116, i7 65, i32 0.0284088, i7 66, i32 -0.0067319, i7 67, i32 -0.171485, i7 68, i32 0.0218118, i7 69, i32 0.0630888, i7 70, i32 0.0515768, i7 71, i32 -0.0652801, i7 72, i32 -0.035549, i7 73, i32 -0.00548559, i7 74, i32 -0.102144, i7 75, i32 0.118683, i7 76, i32 0.000781212, i7 77, i32 -0.0637531, i7 78, i32 -0.0218095, i7 79, i32 0.0155954, i7 80, i32 0.0119579, i7 81, i32 0.000864866, i7 82, i32 -0.0526015, i7 83, i32 -0.051336, i7 84, i32 0.0279635, i7 85, i32 0.032573, i7 86, i32 -0.00389055, i7 87, i32 0.00283632, i7 88, i32 0.00814483, i7 89, i32 0.0463886, i7 90, i32 0.00141131, i7 91, i32 -0.049956, i7 92, i32 0.00962381, i7 93, i32 0.0162701, i7 94, i32 -0.0852521, i7 95, i32 0.0318096, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 678 'sparsemux' 'tmp_240' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (1.18ns)   --->   "%tmp_241 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00116843, i7 1, i32 0.0148858, i7 2, i32 0.0349496, i7 3, i32 -0.0192451, i7 4, i32 0.0141233, i7 5, i32 0.0412034, i7 6, i32 -0.0598554, i7 7, i32 -0.00741874, i7 8, i32 -0.0366722, i7 9, i32 -0.00881184, i7 10, i32 0.0214842, i7 11, i32 0.00533083, i7 12, i32 0.000355748, i7 13, i32 -0.00893128, i7 14, i32 0.00743116, i7 15, i32 -0.056662, i7 16, i32 -0.00311926, i7 17, i32 0.00970954, i7 18, i32 0.00437169, i7 19, i32 -0.0102004, i7 20, i32 0.0102812, i7 21, i32 0.0107809, i7 22, i32 -0.00112886, i7 23, i32 0.0034651, i7 24, i32 0.00385696, i7 25, i32 -0.0102195, i7 26, i32 -0.00378996, i7 27, i32 0.0352874, i7 28, i32 0.0450689, i7 29, i32 -0.0152859, i7 30, i32 -0.00709863, i7 31, i32 -0.0494498, i7 32, i32 -0.0299493, i7 33, i32 0.0698893, i7 34, i32 0.000115486, i7 35, i32 0.0407903, i7 36, i32 0.00264471, i7 37, i32 0.00886462, i7 38, i32 -0.00121845, i7 39, i32 0.0173931, i7 40, i32 -0.00177925, i7 41, i32 -0.0245414, i7 42, i32 -0.0086233, i7 43, i32 0.0315847, i7 44, i32 0.0251956, i7 45, i32 0.0449661, i7 46, i32 0.0234456, i7 47, i32 0.00332725, i7 48, i32 -0.00352915, i7 49, i32 -0.00212113, i7 50, i32 0.0155197, i7 51, i32 0.0304962, i7 52, i32 0.00209159, i7 53, i32 -0.0230331, i7 54, i32 -0.000232007, i7 55, i32 0.0107666, i7 56, i32 0.0184455, i7 57, i32 -0.0126968, i7 58, i32 -0.00589999, i7 59, i32 -0.0610056, i7 60, i32 -0.0070873, i7 61, i32 0.00331517, i7 62, i32 -0.0480695, i7 63, i32 0.00536838, i7 64, i32 -0.00839672, i7 65, i32 0.0439928, i7 66, i32 -0.0108841, i7 67, i32 -0.0150507, i7 68, i32 0.0234439, i7 69, i32 0.0553648, i7 70, i32 0.0482734, i7 71, i32 -0.0640058, i7 72, i32 -0.0509564, i7 73, i32 -0.0111048, i7 74, i32 -0.0716171, i7 75, i32 0.0961419, i7 76, i32 0.0153927, i7 77, i32 -0.0634816, i7 78, i32 -0.0226739, i7 79, i32 -0.00246818, i7 80, i32 0.00765361, i7 81, i32 0.00955362, i7 82, i32 -0.0138975, i7 83, i32 -0.0681439, i7 84, i32 0.0376792, i7 85, i32 0.0330225, i7 86, i32 0.00906527, i7 87, i32 0.0148952, i7 88, i32 0.00533471, i7 89, i32 0.0538033, i7 90, i32 0.000519332, i7 91, i32 -0.0441819, i7 92, i32 0.00525805, i7 93, i32 0.0194656, i7 94, i32 -0.078676, i7 95, i32 0.0395369, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 679 'sparsemux' 'tmp_241' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 680 [1/1] (1.18ns)   --->   "%tmp_242 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0144388, i7 1, i32 -0.00586946, i7 2, i32 -0.0458271, i7 3, i32 0.0154888, i7 4, i32 -0.00295823, i7 5, i32 0.0209057, i7 6, i32 0.0301719, i7 7, i32 0.0462417, i7 8, i32 -0.0163239, i7 9, i32 -0.0011132, i7 10, i32 -0.0167533, i7 11, i32 -0.00741136, i7 12, i32 -0.00764229, i7 13, i32 0.00705653, i7 14, i32 0.0228628, i7 15, i32 -0.0170512, i7 16, i32 -0.000262725, i7 17, i32 0.0287532, i7 18, i32 0.0060305, i7 19, i32 -0.0131131, i7 20, i32 -0.0109014, i7 21, i32 0.0056086, i7 22, i32 -0.0102799, i7 23, i32 -0.00227201, i7 24, i32 -0.00679304, i7 25, i32 -0.0210937, i7 26, i32 -0.0332309, i7 27, i32 -0.000291048, i7 28, i32 0.0620314, i7 29, i32 0.00542342, i7 30, i32 -0.0474231, i7 31, i32 -0.0444515, i7 32, i32 -0.00701571, i7 33, i32 -0.00234767, i7 34, i32 -0.06132, i7 35, i32 0.00450998, i7 36, i32 0.0415106, i7 37, i32 -0.0109123, i7 38, i32 -0.0077193, i7 39, i32 0.00763949, i7 40, i32 0.00239966, i7 41, i32 0.00795774, i7 42, i32 -0.0282767, i7 43, i32 -0.0122919, i7 44, i32 -0.0712572, i7 45, i32 0.0227566, i7 46, i32 0.0146091, i7 47, i32 -0.00882723, i7 48, i32 -0.0121352, i7 49, i32 0.00319907, i7 50, i32 0.00512197, i7 51, i32 -0.0167503, i7 52, i32 -0.000864574, i7 53, i32 0.141788, i7 54, i32 -0.000742872, i7 55, i32 0.0423305, i7 56, i32 -0.0145006, i7 57, i32 0.00237523, i7 58, i32 0.0199893, i7 59, i32 -0.0728647, i7 60, i32 -0.0421735, i7 61, i32 -0.0118718, i7 62, i32 0.00507036, i7 63, i32 0.00986427, i7 64, i32 -0.00536781, i7 65, i32 -0.10533, i7 66, i32 -0.0144594, i7 67, i32 -0.0172503, i7 68, i32 0.0259819, i7 69, i32 -0.0442272, i7 70, i32 0.166844, i7 71, i32 -0.081899, i7 72, i32 0.000980088, i7 73, i32 0.0421938, i7 74, i32 -0.0282859, i7 75, i32 0.00020563, i7 76, i32 0.0805149, i7 77, i32 -0.0661168, i7 78, i32 -0.0261361, i7 79, i32 -0.00542115, i7 80, i32 0.00836342, i7 81, i32 -0.00268986, i7 82, i32 -0.0316122, i7 83, i32 0.00713371, i7 84, i32 0.0287979, i7 85, i32 -0.016776, i7 86, i32 0.0123583, i7 87, i32 -0.0168519, i7 88, i32 -0.000410747, i7 89, i32 -0.0243417, i7 90, i32 0.0434524, i7 91, i32 0.0289716, i7 92, i32 -0.0111971, i7 93, i32 -0.00103409, i7 94, i32 -0.00959158, i7 95, i32 0.00186339, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 680 'sparsemux' 'tmp_242' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (1.18ns)   --->   "%tmp_243 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0094532, i7 1, i32 -0.00701322, i7 2, i32 -0.0620395, i7 3, i32 0.0084384, i7 4, i32 0.00700368, i7 5, i32 0.0106384, i7 6, i32 0.0376423, i7 7, i32 0.00573844, i7 8, i32 0.00127832, i7 9, i32 0.0098493, i7 10, i32 -0.0145672, i7 11, i32 0.00821139, i7 12, i32 -0.0272204, i7 13, i32 0.00676697, i7 14, i32 -0.0154628, i7 15, i32 -0.00559183, i7 16, i32 0.00094823, i7 17, i32 0.0237253, i7 18, i32 -0.0475052, i7 19, i32 -0.0133959, i7 20, i32 -0.0292611, i7 21, i32 -0.0150061, i7 22, i32 -0.0152791, i7 23, i32 -0.0454553, i7 24, i32 -0.0085237, i7 25, i32 -0.0205078, i7 26, i32 -0.0338544, i7 27, i32 -0.0069094, i7 28, i32 0.0374506, i7 29, i32 0.0277224, i7 30, i32 -0.025384, i7 31, i32 0.0271884, i7 32, i32 0.0189613, i7 33, i32 0.00789798, i7 34, i32 -0.0735993, i7 35, i32 0.0159782, i7 36, i32 -0.00258677, i7 37, i32 -0.00394527, i7 38, i32 0.0188552, i7 39, i32 -0.00139792, i7 40, i32 0.00668208, i7 41, i32 0.0110924, i7 42, i32 -0.0156218, i7 43, i32 -0.049417, i7 44, i32 -0.103019, i7 45, i32 0.0177516, i7 46, i32 0.00122097, i7 47, i32 0.00913376, i7 48, i32 -0.0028586, i7 49, i32 0.00974377, i7 50, i32 0.0194184, i7 51, i32 -0.0186347, i7 52, i32 -0.00345014, i7 53, i32 0.127899, i7 54, i32 0.0102171, i7 55, i32 0.04552, i7 56, i32 -0.009006, i7 57, i32 0.000644782, i7 58, i32 0.0132034, i7 59, i32 -0.0731547, i7 60, i32 -0.0257234, i7 61, i32 -0.0116652, i7 62, i32 0.00317602, i7 63, i32 0.0161763, i7 64, i32 -0.00350695, i7 65, i32 -0.0707311, i7 66, i32 -0.0472377, i7 67, i32 -0.016365, i7 68, i32 0.0294779, i7 69, i32 -0.0447536, i7 70, i32 0.182299, i7 71, i32 -0.0803418, i7 72, i32 -0.00119448, i7 73, i32 0.0401996, i7 74, i32 -0.0522183, i7 75, i32 -0.00183298, i7 76, i32 0.0674935, i7 77, i32 -0.054751, i7 78, i32 -0.0364265, i7 79, i32 0.00822428, i7 80, i32 -0.0112825, i7 81, i32 -0.0049882, i7 82, i32 -0.0347766, i7 83, i32 -0.00119027, i7 84, i32 0.0216263, i7 85, i32 -0.0132627, i7 86, i32 0.00972443, i7 87, i32 -0.00421468, i7 88, i32 0.000647526, i7 89, i32 -0.000143419, i7 90, i32 0.0338685, i7 91, i32 0.029466, i7 92, i32 0.000189789, i7 93, i32 0.00835146, i7 94, i32 -0.00470961, i7 95, i32 -0.000296795, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 681 'sparsemux' 'tmp_243' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (1.18ns)   --->   "%tmp_244 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0231175, i7 1, i32 -0.0373837, i7 2, i32 -0.0922967, i7 3, i32 0.00929751, i7 4, i32 0.00870463, i7 5, i32 0.015675, i7 6, i32 0.0524762, i7 7, i32 -0.0555143, i7 8, i32 0.0200851, i7 9, i32 0.00694721, i7 10, i32 -0.0102949, i7 11, i32 0.0390771, i7 12, i32 -0.0384408, i7 13, i32 -0.0312188, i7 14, i32 -0.0407668, i7 15, i32 2.92756e-05, i7 16, i32 -0.0169673, i7 17, i32 0.0247822, i7 18, i32 0.0145592, i7 19, i32 -0.0016515, i7 20, i32 0.00091811, i7 21, i32 0.0410921, i7 22, i32 -0.0216178, i7 23, i32 0.0247725, i7 24, i32 -0.00488438, i7 25, i32 -0.0312413, i7 26, i32 -0.0294281, i7 27, i32 -0.00726378, i7 28, i32 -0.00194493, i7 29, i32 0.0394536, i7 30, i32 0.0349334, i7 31, i32 0.0797536, i7 32, i32 0.026959, i7 33, i32 0.00931522, i7 34, i32 -0.102427, i7 35, i32 0.0208399, i7 36, i32 -0.0812665, i7 37, i32 0.0119723, i7 38, i32 0.0368215, i7 39, i32 -0.00168089, i7 40, i32 -0.00169227, i7 41, i32 -0.0307764, i7 42, i32 0.00114259, i7 43, i32 -0.0379477, i7 44, i32 -0.147455, i7 45, i32 0.023962, i7 46, i32 0.00615625, i7 47, i32 0.000201601, i7 48, i32 -0.000445655, i7 49, i32 0.0538031, i7 50, i32 0.0149869, i7 51, i32 -0.0144643, i7 52, i32 -3.02409e-05, i7 53, i32 0.00542701, i7 54, i32 0.0178114, i7 55, i32 0.0431564, i7 56, i32 -0.00230292, i7 57, i32 -0.010782, i7 58, i32 0.0168424, i7 59, i32 -0.0824089, i7 60, i32 -0.011908, i7 61, i32 -0.00438044, i7 62, i32 0.00831319, i7 63, i32 0.0244199, i7 64, i32 -0.00153055, i7 65, i32 -0.04375, i7 66, i32 -0.0752241, i7 67, i32 -0.0159669, i7 68, i32 0.0451695, i7 69, i32 -0.0562506, i7 70, i32 0.181, i7 71, i32 -0.0836784, i7 72, i32 -0.00775234, i7 73, i32 0.0340253, i7 74, i32 -0.0605896, i7 75, i32 -0.00105498, i7 76, i32 0.0590546, i7 77, i32 -0.0524321, i7 78, i32 -0.0434926, i7 79, i32 -0.0236591, i7 80, i32 -0.016791, i7 81, i32 0.00694422, i7 82, i32 -0.0362149, i7 83, i32 -0.0135583, i7 84, i32 0.0218462, i7 85, i32 -0.0114578, i7 86, i32 0.0111814, i7 87, i32 0.00441464, i7 88, i32 0.00438846, i7 89, i32 0.0251293, i7 90, i32 0.0106449, i7 91, i32 0.0375624, i7 92, i32 0.00585775, i7 93, i32 0.0142147, i7 94, i32 -0.00407525, i7 95, i32 -0.00586191, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 682 'sparsemux' 'tmp_244' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (1.18ns)   --->   "%tmp_245 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0340869, i7 1, i32 -0.0734306, i7 2, i32 -0.0884825, i7 3, i32 0.00445154, i7 4, i32 0.0295591, i7 5, i32 0.0339574, i7 6, i32 0.0618991, i7 7, i32 -0.0911906, i7 8, i32 0.031649, i7 9, i32 -0.0269407, i7 10, i32 -0.0104153, i7 11, i32 -0.0616972, i7 12, i32 -0.0419943, i7 13, i32 -0.0155709, i7 14, i32 -0.063365, i7 15, i32 0.0152855, i7 16, i32 0.0214399, i7 17, i32 0.0130617, i7 18, i32 0.0916046, i7 19, i32 -0.00955653, i7 20, i32 0.0382923, i7 21, i32 -0.0322975, i7 22, i32 -0.00144037, i7 23, i32 0.0826522, i7 24, i32 0.000157072, i7 25, i32 -0.0413055, i7 26, i32 -0.0291522, i7 27, i32 -0.0126882, i7 28, i32 -0.0340776, i7 29, i32 0.026573, i7 30, i32 0.0911091, i7 31, i32 0.0502981, i7 32, i32 0.0460949, i7 33, i32 0.0100927, i7 34, i32 -0.101579, i7 35, i32 0.0404029, i7 36, i32 -0.0595848, i7 37, i32 -0.0104113, i7 38, i32 0.0709139, i7 39, i32 0.00437968, i7 40, i32 -0.0404388, i7 41, i32 -0.0343975, i7 42, i32 0.00957946, i7 43, i32 0.0600427, i7 44, i32 -0.166977, i7 45, i32 0.0124655, i7 46, i32 0.004308, i7 47, i32 0.00372173, i7 48, i32 0.000225673, i7 49, i32 0.0643535, i7 50, i32 -0.00447448, i7 51, i32 -0.0196434, i7 52, i32 0.00242383, i7 53, i32 -0.118229, i7 54, i32 -0.000832241, i7 55, i32 0.0413775, i7 56, i32 0.000236188, i7 57, i32 -0.0160325, i7 58, i32 0.0190379, i7 59, i32 -0.0956157, i7 60, i32 0.00327716, i7 61, i32 0.00982923, i7 62, i32 0.00271869, i7 63, i32 0.0217721, i7 64, i32 -0.00610816, i7 65, i32 -0.0119914, i7 66, i32 -0.0999658, i7 67, i32 -0.0221426, i7 68, i32 0.0594421, i7 69, i32 -0.0583815, i7 70, i32 0.161026, i7 71, i32 -0.0854457, i7 72, i32 -0.00822573, i7 73, i32 0.0435208, i7 74, i32 -0.0450847, i7 75, i32 -0.0031301, i7 76, i32 0.0516326, i7 77, i32 -0.046438, i7 78, i32 -0.049519, i7 79, i32 -0.0445525, i7 80, i32 -0.0126455, i7 81, i32 0.0242621, i7 82, i32 -0.0407665, i7 83, i32 -0.0155608, i7 84, i32 0.019054, i7 85, i32 -0.00882696, i7 86, i32 0.0106679, i7 87, i32 0.00447523, i7 88, i32 -0.00147099, i7 89, i32 0.0473039, i7 90, i32 -0.0123064, i7 91, i32 0.035575, i7 92, i32 -0.0154238, i7 93, i32 0.017837, i7 94, i32 -0.00278425, i7 95, i32 -0.0115431, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 683 'sparsemux' 'tmp_245' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (1.18ns)   --->   "%tmp_246 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0421757, i7 1, i32 -0.0839472, i7 2, i32 -0.0727852, i7 3, i32 -0.00251114, i7 4, i32 0.0770547, i7 5, i32 0.0535247, i7 6, i32 0.0776775, i7 7, i32 -0.0398721, i7 8, i32 0.0392544, i7 9, i32 0.00208229, i7 10, i32 -0.0107066, i7 11, i32 0.00543328, i7 12, i32 -0.034583, i7 13, i32 0.00940095, i7 14, i32 -0.0599709, i7 15, i32 0.0153957, i7 16, i32 -0.0219364, i7 17, i32 -0.00528254, i7 18, i32 -0.0164478, i7 19, i32 0.0106166, i7 20, i32 0.0298709, i7 21, i32 -0.0229911, i7 22, i32 0.0289849, i7 23, i32 -0.0382296, i7 24, i32 0.00598866, i7 25, i32 -0.059416, i7 26, i32 -0.0229497, i7 27, i32 0.0047627, i7 28, i32 -0.0714284, i7 29, i32 0.0086486, i7 30, i32 0.142987, i7 31, i32 -0.0527135, i7 32, i32 0.0729785, i7 33, i32 0.0140449, i7 34, i32 -0.0514639, i7 35, i32 0.0427441, i7 36, i32 0.0272202, i7 37, i32 -0.0234214, i7 38, i32 0.0890791, i7 39, i32 -0.0127123, i7 40, i32 -0.050521, i7 41, i32 0.0287635, i7 42, i32 0.0144724, i7 43, i32 0.0997222, i7 44, i32 -0.161293, i7 45, i32 0.0128513, i7 46, i32 0.00163081, i7 47, i32 0.00873651, i7 48, i32 0.00161604, i7 49, i32 0.0355605, i7 50, i32 -0.0212653, i7 51, i32 -0.0242271, i7 52, i32 0.00540145, i7 53, i32 -0.177877, i7 54, i32 -0.0149313, i7 55, i32 0.0402204, i7 56, i32 0.00543322, i7 57, i32 -0.0301371, i7 58, i32 0.0177721, i7 59, i32 -0.106769, i7 60, i32 0.0288473, i7 61, i32 -0.000752783, i7 62, i32 0.00545839, i7 63, i32 0.0261666, i7 64, i32 -0.00475685, i7 65, i32 0.0108441, i7 66, i32 -0.117513, i7 67, i32 -0.0240181, i7 68, i32 0.0766669, i7 69, i32 -0.0573748, i7 70, i32 0.120906, i7 71, i32 -0.0862808, i7 72, i32 -0.0196261, i7 73, i32 0.0530173, i7 74, i32 -0.0128977, i7 75, i32 -0.0110411, i7 76, i32 0.0405999, i7 77, i32 -0.0370374, i7 78, i32 -0.056267, i7 79, i32 0.0770653, i7 80, i32 0.0301859, i7 81, i32 0.0291397, i7 82, i32 -0.0410733, i7 83, i32 -0.0270369, i7 84, i32 0.0133396, i7 85, i32 -0.0128528, i7 86, i32 0.0165034, i7 87, i32 0.0174789, i7 88, i32 0.00698965, i7 89, i32 0.0539973, i7 90, i32 -0.020926, i7 91, i32 0.0382411, i7 92, i32 0.0287447, i7 93, i32 0.0219414, i7 94, i32 -0.0073827, i7 95, i32 -0.0183983, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 684 'sparsemux' 'tmp_246' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (1.18ns)   --->   "%tmp_247 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0209013, i7 1, i32 -0.0694396, i7 2, i32 -0.0668795, i7 3, i32 -0.0119087, i7 4, i32 0.12418, i7 5, i32 0.079316, i7 6, i32 0.0826683, i7 7, i32 0.0115288, i7 8, i32 0.0453166, i7 9, i32 0.0688204, i7 10, i32 -0.0135848, i7 11, i32 0.0358834, i7 12, i32 -0.0134378, i7 13, i32 0.00198973, i7 14, i32 -0.0323997, i7 15, i32 0.0108267, i7 16, i32 9.461e-05, i7 17, i32 -0.0161015, i7 18, i32 -0.0454784, i7 19, i32 0.027575, i7 20, i32 0.00391281, i7 21, i32 0.0719983, i7 22, i32 0.0507566, i7 23, i32 -0.0617877, i7 24, i32 -0.0015321, i7 25, i32 -0.062725, i7 26, i32 -0.0149474, i7 27, i32 0.0264922, i7 28, i32 -0.0989562, i7 29, i32 -0.0138957, i7 30, i32 0.13547, i7 31, i32 -0.102344, i7 32, i32 0.0893768, i7 33, i32 0.0135117, i7 34, i32 0.00225883, i7 35, i32 0.0423332, i7 36, i32 0.0365955, i7 37, i32 0.00973548, i7 38, i32 0.100827, i7 39, i32 -0.0299334, i7 40, i32 0.0333204, i7 41, i32 0.0507689, i7 42, i32 0.0180205, i7 43, i32 0.0501519, i7 44, i32 -0.147631, i7 45, i32 0.0168569, i7 46, i32 -0.00296776, i7 47, i32 -0.0477081, i7 48, i32 -0.00705254, i7 49, i32 -0.00386036, i7 50, i32 -0.0141645, i7 51, i32 -0.0220661, i7 52, i32 -0.0121731, i7 53, i32 -0.108322, i7 54, i32 -0.0202148, i7 55, i32 0.0376916, i7 56, i32 -0.00321581, i7 57, i32 -0.0244682, i7 58, i32 0.0149238, i7 59, i32 -0.116321, i7 60, i32 0.0556473, i7 61, i32 0.00684424, i7 62, i32 0.00855851, i7 63, i32 0.0364144, i7 64, i32 -0.00440925, i7 65, i32 0.025162, i7 66, i32 -0.114862, i7 67, i32 -0.0261081, i7 68, i32 0.0831754, i7 69, i32 -0.0528304, i7 70, i32 0.0776539, i7 71, i32 -0.0900288, i7 72, i32 -0.0251382, i7 73, i32 0.0675465, i7 74, i32 0.0231132, i7 75, i32 -0.0149493, i7 76, i32 0.028727, i7 77, i32 -0.0211155, i7 78, i32 -0.0617756, i7 79, i32 -0.0160782, i7 80, i32 0.0384697, i7 81, i32 0.0300144, i7 82, i32 -0.0360486, i7 83, i32 -0.0292158, i7 84, i32 0.0141478, i7 85, i32 -0.00644155, i7 86, i32 0.00747228, i7 87, i32 0.0220281, i7 88, i32 0.0124001, i7 89, i32 0.0395867, i7 90, i32 -0.0241942, i7 91, i32 0.04386, i7 92, i32 -0.0754171, i7 93, i32 0.0312945, i7 94, i32 -0.00602256, i7 95, i32 -0.0251456, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 685 'sparsemux' 'tmp_247' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 686 [1/1] (1.18ns)   --->   "%tmp_248 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00104922, i7 1, i32 -0.0506708, i7 2, i32 -0.0425396, i7 3, i32 -0.0241346, i7 4, i32 0.10288, i7 5, i32 0.0886854, i7 6, i32 0.0854524, i7 7, i32 0.0378018, i7 8, i32 0.0131096, i7 9, i32 -0.0660547, i7 10, i32 -0.00805608, i7 11, i32 -0.0386669, i7 12, i32 0.00157449, i7 13, i32 -0.00412158, i7 14, i32 -0.0116348, i7 15, i32 -0.000673496, i7 16, i32 0.105199, i7 17, i32 -0.0150616, i7 18, i32 0.0059686, i7 19, i32 0.0404047, i7 20, i32 -0.0118573, i7 21, i32 -0.0806755, i7 22, i32 0.0380381, i7 23, i32 0.0240672, i7 24, i32 0.00131898, i7 25, i32 -0.070311, i7 26, i32 0.0112203, i7 27, i32 0.0308229, i7 28, i32 -0.0728884, i7 29, i32 -0.0450254, i7 30, i32 0.0897597, i7 31, i32 -0.0223521, i7 32, i32 0.0883762, i7 33, i32 0.0115829, i7 34, i32 0.0451329, i7 35, i32 0.044428, i7 36, i32 0.066333, i7 37, i32 0.045201, i7 38, i32 0.0752122, i7 39, i32 -0.053546, i7 40, i32 0.0778079, i7 41, i32 -0.0185165, i7 42, i32 0.0310189, i7 43, i32 0.00995382, i7 44, i32 -0.119316, i7 45, i32 0.013345, i7 46, i32 -0.00889364, i7 47, i32 0.0628161, i7 48, i32 -0.0118547, i7 49, i32 -0.012518, i7 50, i32 0.00097863, i7 51, i32 -0.0265315, i7 52, i32 0.00386232, i7 53, i32 0.0185113, i7 54, i32 -0.0146593, i7 55, i32 0.03226, i7 56, i32 -0.00154176, i7 57, i32 -0.0287525, i7 58, i32 0.00357773, i7 59, i32 -0.116028, i7 60, i32 0.0782014, i7 61, i32 0.00639248, i7 62, i32 0.00507227, i7 63, i32 0.0499422, i7 64, i32 -0.00111786, i7 65, i32 0.0176064, i7 66, i32 -0.0935414, i7 67, i32 -0.0232254, i7 68, i32 0.0854876, i7 69, i32 -0.0444839, i7 70, i32 0.0471903, i7 71, i32 -0.0867538, i7 72, i32 -0.0220551, i7 73, i32 0.0755372, i7 74, i32 0.0574728, i7 75, i32 -0.012849, i7 76, i32 -0.0126551, i7 77, i32 -0.000949071, i7 78, i32 -0.0593414, i7 79, i32 -0.0396297, i7 80, i32 0.00729819, i7 81, i32 0.0319439, i7 82, i32 -0.0325252, i7 83, i32 -0.0266463, i7 84, i32 0.0090199, i7 85, i32 -0.003006, i7 86, i32 -0.007843, i7 87, i32 0.0250317, i7 88, i32 0.0349803, i7 89, i32 0.02117, i7 90, i32 -0.0169176, i7 91, i32 0.0421364, i7 92, i32 0.0529195, i7 93, i32 0.0273684, i7 94, i32 -0.00592442, i7 95, i32 -0.0392005, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 686 'sparsemux' 'tmp_248' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 687 [1/1] (1.18ns)   --->   "%tmp_249 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0244364, i7 1, i32 -0.0244428, i7 2, i32 -0.0225407, i7 3, i32 -0.0298382, i7 4, i32 0.0201323, i7 5, i32 0.0771673, i7 6, i32 0.0945138, i7 7, i32 0.048815, i7 8, i32 -0.0179732, i7 9, i32 -0.0541553, i7 10, i32 -0.00609683, i7 11, i32 -0.00707401, i7 12, i32 0.0190008, i7 13, i32 -0.00741692, i7 14, i32 0.0059404, i7 15, i32 -0.00115837, i7 16, i32 -0.0141023, i7 17, i32 -0.00420104, i7 18, i32 -0.0129243, i7 19, i32 0.0466958, i7 20, i32 -0.00233994, i7 21, i32 0.0197998, i7 22, i32 0.0213914, i7 23, i32 0.0164501, i7 24, i32 0.00163174, i7 25, i32 -0.0725749, i7 26, i32 0.0289677, i7 27, i32 -0.0396882, i7 28, i32 -0.0215123, i7 29, i32 -0.0526207, i7 30, i32 0.060079, i7 31, i32 0.0368776, i7 32, i32 0.0791307, i7 33, i32 0.0102584, i7 34, i32 0.0643408, i7 35, i32 0.0394477, i7 36, i32 0.0151819, i7 37, i32 0.0206778, i7 38, i32 0.0493947, i7 39, i32 -0.0822007, i7 40, i32 0.0327668, i7 41, i32 -0.0452097, i7 42, i32 0.046009, i7 43, i32 -0.0517112, i7 44, i32 -0.0789388, i7 45, i32 0.0176493, i7 46, i32 -0.00718683, i7 47, i32 -0.0212931, i7 48, i32 -0.0118269, i7 49, i32 -0.00212061, i7 50, i32 0.0139468, i7 51, i32 -0.0290124, i7 52, i32 -0.0113923, i7 53, i32 0.0516912, i7 54, i32 -0.014614, i7 55, i32 0.0345327, i7 56, i32 -0.0107301, i7 57, i32 -0.0307714, i7 58, i32 -0.00935095, i7 59, i32 -0.114958, i7 60, i32 0.0978661, i7 61, i32 0.0143826, i7 62, i32 0.0126404, i7 63, i32 0.0392539, i7 64, i32 -0.00582378, i7 65, i32 0.00687394, i7 66, i32 -0.0840617, i7 67, i32 -0.00839018, i7 68, i32 0.0754482, i7 69, i32 -0.0266937, i7 70, i32 0.0266174, i7 71, i32 -0.0872296, i7 72, i32 -0.0253789, i7 73, i32 0.0881071, i7 74, i32 0.0830002, i7 75, i32 -0.0136624, i7 76, i32 -0.0916508, i7 77, i32 0.0171652, i7 78, i32 -0.0571537, i7 79, i32 0.0167764, i7 80, i32 -0.00966582, i7 81, i32 0.0375139, i7 82, i32 -0.0337185, i7 83, i32 -0.0166785, i7 84, i32 0.00169501, i7 85, i32 -5.88412e-05, i7 86, i32 -0.0142869, i7 87, i32 0.0320458, i7 88, i32 0.0375988, i7 89, i32 0.00479853, i7 90, i32 -0.0100404, i7 91, i32 0.0389875, i7 92, i32 0.0156107, i7 93, i32 0.0146629, i7 94, i32 -0.00667923, i7 95, i32 -0.0608184, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 687 'sparsemux' 'tmp_249' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (1.18ns)   --->   "%tmp_250 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0461765, i7 1, i32 -0.0158698, i7 2, i32 -0.00720592, i7 3, i32 -0.0463343, i7 4, i32 -0.076495, i7 5, i32 0.0673385, i7 6, i32 0.0757104, i7 7, i32 0.0346314, i7 8, i32 -0.0214303, i7 9, i32 0.106231, i7 10, i32 -0.00830639, i7 11, i32 0.0076855, i7 12, i32 0.0266455, i7 13, i32 0.0016407, i7 14, i32 0.0336118, i7 15, i32 -0.00368125, i7 16, i32 -0.0930162, i7 17, i32 -0.00131185, i7 18, i32 -0.00649488, i7 19, i32 0.000278512, i7 20, i32 -0.0143514, i7 21, i32 0.0368366, i7 22, i32 -0.0131762, i7 23, i32 0.00616775, i7 24, i32 -0.00323287, i7 25, i32 -0.0619614, i7 26, i32 0.0315486, i7 27, i32 -0.0945896, i7 28, i32 0.0343778, i7 29, i32 -0.0639442, i7 30, i32 0.00552967, i7 31, i32 0.0943501, i7 32, i32 0.0674856, i7 33, i32 0.000789877, i7 34, i32 0.0511507, i7 35, i32 0.0379104, i7 36, i32 -0.0119474, i7 37, i32 -0.0262251, i7 38, i32 0.0367008, i7 39, i32 -0.0851658, i7 40, i32 -0.0103421, i7 41, i32 -0.00449727, i7 42, i32 0.0553853, i7 43, i32 -0.0792614, i7 44, i32 -0.0495963, i7 45, i32 0.0104462, i7 46, i32 -0.0274687, i7 47, i32 -0.0179446, i7 48, i32 -0.0013922, i7 49, i32 -0.00344562, i7 50, i32 0.0176538, i7 51, i32 -0.023152, i7 52, i32 -0.0246083, i7 53, i32 0.00655406, i7 54, i32 -0.0192214, i7 55, i32 0.0306748, i7 56, i32 -0.013832, i7 57, i32 -0.0199179, i7 58, i32 -0.0181183, i7 59, i32 -0.106468, i7 60, i32 0.0966063, i7 61, i32 0.0112604, i7 62, i32 0.0104793, i7 63, i32 0.0311571, i7 64, i32 -0.00453317, i7 65, i32 -0.0196722, i7 66, i32 -0.0654989, i7 67, i32 -0.0300184, i7 68, i32 0.0690304, i7 69, i32 -0.0128416, i7 70, i32 0.00512249, i7 71, i32 -0.087304, i7 72, i32 -0.0214982, i7 73, i32 0.0900028, i7 74, i32 0.0678636, i7 75, i32 -0.0151645, i7 76, i32 -0.186323, i7 77, i32 0.0364886, i7 78, i32 -0.0461172, i7 79, i32 0.00744919, i7 80, i32 -0.0153533, i7 81, i32 0.0214733, i7 82, i32 -0.0291445, i7 83, i32 0.00288581, i7 84, i32 0.00727399, i7 85, i32 -0.0110323, i7 86, i32 -0.0241617, i7 87, i32 0.0419181, i7 88, i32 0.0297138, i7 89, i32 -0.00578421, i7 90, i32 -0.00332039, i7 91, i32 0.0377314, i7 92, i32 -0.0226931, i7 93, i32 0.00396655, i7 94, i32 -0.00143827, i7 95, i32 -0.0650886, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 688 'sparsemux' 'tmp_250' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 689 [1/1] (1.18ns)   --->   "%tmp_251 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0468588, i7 1, i32 -0.00351467, i7 2, i32 -0.00187826, i7 3, i32 -0.04251, i7 4, i32 -0.11782, i7 5, i32 0.0437566, i7 6, i32 0.0571553, i7 7, i32 0.00712495, i7 8, i32 -0.0123601, i7 9, i32 -0.0716274, i7 10, i32 -0.0108691, i7 11, i32 -0.00550106, i7 12, i32 0.0163925, i7 13, i32 0.00513909, i7 14, i32 0.0353266, i7 15, i32 0.00709615, i7 16, i32 -0.00721538, i7 17, i32 -0.00204511, i7 18, i32 0.0130561, i7 19, i32 -0.0435171, i7 20, i32 -0.018541, i7 21, i32 -0.0542631, i7 22, i32 -0.0175237, i7 23, i32 -0.0105996, i7 24, i32 -0.00467935, i7 25, i32 -0.0480109, i7 26, i32 0.0103525, i7 27, i32 -0.0180612, i7 28, i32 0.0538743, i7 29, i32 -0.043457, i7 30, i32 -0.0257528, i7 31, i32 0.0222491, i7 32, i32 0.0562206, i7 33, i32 -0.00415612, i7 34, i32 0.0411261, i7 35, i32 0.0178202, i7 36, i32 -0.012004, i7 37, i32 -0.00889302, i7 38, i32 0.0169634, i7 39, i32 -0.0627289, i7 40, i32 -0.00114481, i7 41, i32 0.0196299, i7 42, i32 0.0667626, i7 43, i32 -0.0345678, i7 44, i32 -0.020631, i7 45, i32 0.0136544, i7 46, i32 -0.067451, i7 47, i32 0.0272685, i7 48, i32 0.0168732, i7 49, i32 -0.0141715, i7 50, i32 0.00685, i7 51, i32 -0.0297172, i7 52, i32 0.0250196, i7 53, i32 -0.0202354, i7 54, i32 -0.0112806, i7 55, i32 0.0278221, i7 56, i32 -0.0137273, i7 57, i32 -0.0189758, i7 58, i32 -0.0310615, i7 59, i32 -0.0940709, i7 60, i32 0.0777861, i7 61, i32 0.00338063, i7 62, i32 0.0105519, i7 63, i32 0.0133897, i7 64, i32 -0.00623384, i7 65, i32 -0.0366512, i7 66, i32 -0.0511577, i7 67, i32 0.0114927, i7 68, i32 0.0610979, i7 69, i32 -0.00617842, i7 70, i32 -0.0114156, i7 71, i32 -0.0779671, i7 72, i32 -0.0198293, i7 73, i32 0.0831713, i7 74, i32 0.0435547, i7 75, i32 -0.0209381, i7 76, i32 -0.232559, i7 77, i32 0.0502967, i7 78, i32 -0.0404607, i7 79, i32 -0.00255683, i7 80, i32 -0.0206993, i7 81, i32 0.00336415, i7 82, i32 -0.0295405, i7 83, i32 0.0143236, i7 84, i32 -0.00388249, i7 85, i32 -0.028771, i7 86, i32 -0.00692698, i7 87, i32 0.0440306, i7 88, i32 0.0180081, i7 89, i32 -0.00968252, i7 90, i32 -0.00802769, i7 91, i32 0.0310003, i7 92, i32 0.00822851, i7 93, i32 0.00397023, i7 94, i32 0.0042756, i7 95, i32 -0.0626781, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 689 'sparsemux' 'tmp_251' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (1.18ns)   --->   "%tmp_252 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0219371, i7 1, i32 -6.8078e-05, i7 2, i32 0.000544788, i7 3, i32 -0.0403585, i7 4, i32 -0.100209, i7 5, i32 0.02053, i7 6, i32 0.0536532, i7 7, i32 0.00187142, i7 8, i32 -0.000848179, i7 9, i32 0.012578, i7 10, i32 -0.00479027, i7 11, i32 0.00617654, i7 12, i32 0.00788996, i7 13, i32 -0.00530337, i7 14, i32 0.0374349, i7 15, i32 0.0169829, i7 16, i32 0.0240191, i7 17, i32 0.00712252, i7 18, i32 0.00135728, i7 19, i32 -0.0161916, i7 20, i32 0.000684309, i7 21, i32 0.0166799, i7 22, i32 -0.00717561, i7 23, i32 -0.00663875, i7 24, i32 -0.00422914, i7 25, i32 -0.0256111, i7 26, i32 0.0240723, i7 27, i32 0.0350969, i7 28, i32 0.0534475, i7 29, i32 -0.0336103, i7 30, i32 -0.0274158, i7 31, i32 -0.032862, i7 32, i32 0.0321965, i7 33, i32 -0.0109932, i7 34, i32 0.0298473, i7 35, i32 0.0136695, i7 36, i32 -0.0107671, i7 37, i32 0.0125814, i7 38, i32 -0.00240793, i7 39, i32 -0.0431022, i7 40, i32 -0.000777814, i7 41, i32 -0.00526982, i7 42, i32 0.0951805, i7 43, i32 0.00495599, i7 44, i32 -0.00144466, i7 45, i32 0.0204289, i7 46, i32 -0.0977078, i7 47, i32 -0.0122493, i7 48, i32 0.0220959, i7 49, i32 -0.0184296, i7 50, i32 -0.0232124, i7 51, i32 -0.0312277, i7 52, i32 -0.00640116, i7 53, i32 0.0311899, i7 54, i32 -0.00888957, i7 55, i32 0.0235896, i7 56, i32 -0.0192061, i7 57, i32 -0.0167269, i7 58, i32 -0.0493128, i7 59, i32 -0.0971146, i7 60, i32 0.0571124, i7 61, i32 -0.00517791, i7 62, i32 0.0126745, i7 63, i32 0.00361027, i7 64, i32 -0.0100523, i7 65, i32 -0.061811, i7 66, i32 -0.0490147, i7 67, i32 0.017166, i7 68, i32 0.0653708, i7 69, i32 0.00968716, i7 70, i32 -0.0318096, i7 71, i32 -0.0593434, i7 72, i32 -0.0321851, i7 73, i32 0.0713814, i7 74, i32 0.0280139, i7 75, i32 -0.0188104, i7 76, i32 -0.206614, i7 77, i32 0.0582714, i7 78, i32 -0.0355741, i7 79, i32 -0.00854887, i7 80, i32 -0.0136543, i7 81, i32 -0.0239549, i7 82, i32 -0.0368236, i7 83, i32 0.0190486, i7 84, i32 -0.00298573, i7 85, i32 -0.045308, i7 86, i32 0.0133895, i7 87, i32 0.0532635, i7 88, i32 0.00735508, i7 89, i32 -0.0244634, i7 90, i32 -0.0042569, i7 91, i32 0.0355419, i7 92, i32 -0.00528853, i7 93, i32 0.00933764, i7 94, i32 -0.00279781, i7 95, i32 -0.0612002, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 690 'sparsemux' 'tmp_252' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (1.18ns)   --->   "%tmp_253 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0218438, i7 1, i32 -0.0162852, i7 2, i32 -0.0673537, i7 3, i32 0.0265122, i7 4, i32 -0.0309495, i7 5, i32 0.025532, i7 6, i32 0.0234713, i7 7, i32 0.0595317, i7 8, i32 -0.0184689, i7 9, i32 -0.000734145, i7 10, i32 -0.0125713, i7 11, i32 -0.0193739, i7 12, i32 0.00336787, i7 13, i32 -0.0197092, i7 14, i32 0.0400085, i7 15, i32 -0.0123008, i7 16, i32 0.000495849, i7 17, i32 0.0133756, i7 18, i32 0.0302396, i7 19, i32 -0.0115361, i7 20, i32 0.00845456, i7 21, i32 0.00790997, i7 22, i32 -0.00061649, i7 23, i32 0.0377958, i7 24, i32 -0.0053575, i7 25, i32 -0.0361644, i7 26, i32 -0.0402054, i7 27, i32 -0.00207448, i7 28, i32 0.0536914, i7 29, i32 -0.0019733, i7 30, i32 -0.0256796, i7 31, i32 -0.0728631, i7 32, i32 -0.028933, i7 33, i32 -0.0216954, i7 34, i32 -0.108708, i7 35, i32 -0.0329151, i7 36, i32 0.0365637, i7 37, i32 -0.0105353, i7 38, i32 -0.0422402, i7 39, i32 0.004475, i7 40, i32 -0.00423947, i7 41, i32 0.00284929, i7 42, i32 -0.0325424, i7 43, i32 0.00277501, i7 44, i32 -0.0651424, i7 45, i32 0.00948184, i7 46, i32 0.0137484, i7 47, i32 0.00165047, i7 48, i32 -0.00767582, i7 49, i32 0.00295117, i7 50, i32 0.0032303, i7 51, i32 -0.0184001, i7 52, i32 -0.0011068, i7 53, i32 0.140078, i7 54, i32 -0.0160838, i7 55, i32 0.0492577, i7 56, i32 -0.0107571, i7 57, i32 -0.00905875, i7 58, i32 0.0240176, i7 59, i32 -0.0386107, i7 60, i32 -0.048213, i7 61, i32 -0.00318954, i7 62, i32 0.00872458, i7 63, i32 -2.51589e-05, i7 64, i32 -0.00656521, i7 65, i32 -0.081626, i7 66, i32 0.0183411, i7 67, i32 -0.0240454, i7 68, i32 0.0158879, i7 69, i32 -0.0435423, i7 70, i32 0.184476, i7 71, i32 -0.0771062, i7 72, i32 -0.0033728, i7 73, i32 0.00771508, i7 74, i32 -0.070568, i7 75, i32 0.00150527, i7 76, i32 0.0693956, i7 77, i32 -0.0659323, i7 78, i32 -0.0229153, i7 79, i32 -0.0136564, i7 80, i32 0.0177542, i7 81, i32 -0.00829444, i7 82, i32 -0.0359754, i7 83, i32 -0.00183696, i7 84, i32 0.0172164, i7 85, i32 -0.0074714, i7 86, i32 0.00979946, i7 87, i32 -0.0306148, i7 88, i32 0.0031448, i7 89, i32 -0.00859862, i7 90, i32 0.0415214, i7 91, i32 0.013045, i7 92, i32 -0.00444544, i7 93, i32 -0.0023212, i7 94, i32 -0.00281038, i7 95, i32 0.0137028, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 691 'sparsemux' 'tmp_253' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (1.18ns)   --->   "%tmp_254 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0168155, i7 1, i32 -0.0588799, i7 2, i32 -0.0621888, i7 3, i32 0.0197383, i7 4, i32 -0.0290404, i7 5, i32 0.0332701, i7 6, i32 0.0215291, i7 7, i32 -0.0172217, i7 8, i32 -0.00652385, i7 9, i32 -0.00923846, i7 10, i32 -0.0118205, i7 11, i32 0.0377697, i7 12, i32 0.00315344, i7 13, i32 0.0234709, i7 14, i32 0.0220111, i7 15, i32 0.00702082, i7 16, i32 -0.00648019, i7 17, i32 0.0265836, i7 18, i32 -0.0514571, i7 19, i32 -0.0174338, i7 20, i32 0.0818091, i7 21, i32 -0.0347746, i7 22, i32 -0.0148775, i7 23, i32 -0.0160281, i7 24, i32 -0.00415683, i7 25, i32 -0.0366029, i7 26, i32 -0.0402326, i7 27, i32 0.00209367, i7 28, i32 0.0478942, i7 29, i32 0.020838, i7 30, i32 0.0229469, i7 31, i32 0.00229618, i7 32, i32 -0.0207771, i7 33, i32 -0.00594241, i7 34, i32 -0.13942, i7 35, i32 -0.0420499, i7 36, i32 0.0212122, i7 37, i32 0.0164463, i7 38, i32 -0.0972264, i7 39, i32 -0.00826523, i7 40, i32 0.00411095, i7 41, i32 -0.0432047, i7 42, i32 -0.0154969, i7 43, i32 -0.0670558, i7 44, i32 -0.10322, i7 45, i32 0.0127959, i7 46, i32 0.0114406, i7 47, i32 0.00568878, i7 48, i32 -0.00045419, i7 49, i32 0.0162636, i7 50, i32 0.0133447, i7 51, i32 -0.0157538, i7 52, i32 -0.000275865, i7 53, i32 0.096785, i7 54, i32 0.0186249, i7 55, i32 0.0583904, i7 56, i32 -0.00363397, i7 57, i32 -0.0144959, i7 58, i32 0.0157068, i7 59, i32 -0.0491935, i7 60, i32 -0.0371251, i7 61, i32 -0.0163082, i7 62, i32 0.00462675, i7 63, i32 -0.00026532, i7 64, i32 -0.00657155, i7 65, i32 -0.046471, i7 66, i32 -0.0101925, i7 67, i32 -0.0251142, i7 68, i32 0.0215854, i7 69, i32 -0.0442944, i7 70, i32 0.211186, i7 71, i32 -0.0823992, i7 72, i32 -0.0162277, i7 73, i32 0.000660798, i7 74, i32 -0.0944096, i7 75, i32 0.000594277, i7 76, i32 0.0582886, i7 77, i32 -0.0569074, i7 78, i32 -0.0285988, i7 79, i32 -0.00272427, i7 80, i32 -0.00592101, i7 81, i32 -0.015829, i7 82, i32 -0.0355016, i7 83, i32 -0.0175018, i7 84, i32 0.00707071, i7 85, i32 -0.00164575, i7 86, i32 0.00497477, i7 87, i32 -0.0196079, i7 88, i32 0.00011059, i7 89, i32 0.0255753, i7 90, i32 0.033589, i7 91, i32 0.0186046, i7 92, i32 0.0298152, i7 93, i32 0.000652903, i7 94, i32 0.00526452, i7 95, i32 0.0239366, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 692 'sparsemux' 'tmp_254' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 693 [1/1] (1.18ns)   --->   "%tmp_255 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00274114, i7 1, i32 -0.105259, i7 2, i32 -0.0736859, i7 3, i32 0.0319353, i7 4, i32 -0.024928, i7 5, i32 0.0503319, i7 6, i32 0.0330434, i7 7, i32 -0.0694854, i7 8, i32 0.00389116, i7 9, i32 0.0226778, i7 10, i32 -0.0128978, i7 11, i32 0.00466631, i7 12, i32 0.0268921, i7 13, i32 0.0399355, i7 14, i32 0.00558405, i7 15, i32 0.00975991, i7 16, i32 -0.0173249, i7 17, i32 0.0471567, i7 18, i32 -0.0591292, i7 19, i32 -0.0148662, i7 20, i32 0.063384, i7 21, i32 0.0590195, i7 22, i32 -0.0370072, i7 23, i32 -0.13111, i7 24, i32 -0.000719362, i7 25, i32 -0.0562708, i7 26, i32 -0.0290358, i7 27, i32 0.000602408, i7 28, i32 0.00455965, i7 29, i32 0.0440881, i7 30, i32 0.104292, i7 31, i32 0.0945266, i7 32, i32 -0.028185, i7 33, i32 -0.00469327, i7 34, i32 -0.158556, i7 35, i32 -0.0519767, i7 36, i32 -0.079337, i7 37, i32 -0.0182758, i7 38, i32 -0.159106, i7 39, i32 -0.000130022, i7 40, i32 0.0152475, i7 41, i32 -0.00642813, i7 42, i32 -0.00599743, i7 43, i32 -0.0567252, i7 44, i32 -0.143103, i7 45, i32 0.00923865, i7 46, i32 0.00781345, i7 47, i32 0.00607604, i7 48, i32 0.000242065, i7 49, i32 0.0598032, i7 50, i32 -0.00236247, i7 51, i32 -0.0181532, i7 52, i32 0.00655896, i7 53, i32 -0.0888539, i7 54, i32 0.0234726, i7 55, i32 0.0556766, i7 56, i32 -0.00299232, i7 57, i32 -0.0243325, i7 58, i32 0.0193562, i7 59, i32 -0.0582632, i7 60, i32 -0.0230146, i7 61, i32 -0.00806041, i7 62, i32 0.00481457, i7 63, i32 0.0079925, i7 64, i32 -0.00342333, i7 65, i32 -0.0188703, i7 66, i32 -0.0395818, i7 67, i32 -0.0270056, i7 68, i32 0.0397955, i7 69, i32 -0.0562924, i7 70, i32 0.207985, i7 71, i32 -0.0789192, i7 72, i32 -0.00877017, i7 73, i32 0.000855896, i7 74, i32 -0.107371, i7 75, i32 0.000524641, i7 76, i32 0.0539852, i7 77, i32 -0.0596569, i7 78, i32 -0.0357211, i7 79, i32 -0.0100004, i7 80, i32 -0.0300735, i7 81, i32 0.00106951, i7 82, i32 -0.0353033, i7 83, i32 -0.0390183, i7 84, i32 0.00265209, i7 85, i32 0.000158026, i7 86, i32 0.00864475, i7 87, i32 -0.0273802, i7 88, i32 0.0014372, i7 89, i32 0.0666597, i7 90, i32 0.015174, i7 91, i32 0.0240362, i7 92, i32 -0.0541627, i7 93, i32 0.00340169, i7 94, i32 -0.00132902, i7 95, i32 0.0197884, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 693 'sparsemux' 'tmp_255' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (1.18ns)   --->   "%tmp_256 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0345257, i7 1, i32 -0.0953718, i7 2, i32 -0.0555771, i7 3, i32 0.0258415, i7 4, i32 -0.0193766, i7 5, i32 0.0709259, i7 6, i32 0.0452545, i7 7, i32 -0.0694309, i7 8, i32 0.0109257, i7 9, i32 0.0273356, i7 10, i32 -0.00927543, i7 11, i32 -0.0814927, i7 12, i32 0.0516937, i7 13, i32 -0.0130478, i7 14, i32 -0.0346867, i7 15, i32 0.0243198, i7 16, i32 0.0273387, i7 17, i32 0.0605833, i7 18, i32 0.103009, i7 19, i32 -0.0100997, i7 20, i32 -0.0338737, i7 21, i32 -0.0405738, i7 22, i32 -0.0814462, i7 23, i32 0.0807327, i7 24, i32 -0.00251969, i7 25, i32 -0.0572876, i7 26, i32 -0.0255942, i7 27, i32 -0.0219802, i7 28, i32 -0.0149822, i7 29, i32 0.0516186, i7 30, i32 0.147474, i7 31, i32 0.0705167, i7 32, i32 -0.0251834, i7 33, i32 -0.00256596, i7 34, i32 -0.126356, i7 35, i32 -0.0424967, i7 36, i32 -0.0775999, i7 37, i32 -0.0510453, i7 38, i32 -0.210061, i7 39, i32 0.00992804, i7 40, i32 -0.0264322, i7 41, i32 0.0680788, i7 42, i32 -0.00969523, i7 43, i32 0.0655277, i7 44, i32 -0.170698, i7 45, i32 -0.00376078, i7 46, i32 -0.00298375, i7 47, i32 -0.00276516, i7 48, i32 -0.00207483, i7 49, i32 0.0495989, i7 50, i32 -0.0317675, i7 51, i32 -0.0194531, i7 52, i32 -0.00182352, i7 53, i32 -0.223706, i7 54, i32 0.00995195, i7 55, i32 0.048287, i7 56, i32 0.00861221, i7 57, i32 -0.035164, i7 58, i32 0.0274063, i7 59, i32 -0.0731012, i7 60, i32 0.00217873, i7 61, i32 0.00326343, i7 62, i32 0.00851057, i7 63, i32 0.0150401, i7 64, i32 0.000348852, i7 65, i32 0.017894, i7 66, i32 -0.082845, i7 67, i32 -0.0338604, i7 68, i32 0.0513499, i7 69, i32 -0.0564216, i7 70, i32 0.181925, i7 71, i32 -0.0773035, i7 72, i32 -0.00495045, i7 73, i32 0.0131982, i7 74, i32 -0.0720909, i7 75, i32 -0.00277719, i7 76, i32 0.0492179, i7 77, i32 -0.0562958, i7 78, i32 -0.0476617, i7 79, i32 0.0411094, i7 80, i32 -0.0387233, i7 81, i32 0.0194983, i7 82, i32 -0.0418173, i7 83, i32 -0.0480039, i7 84, i32 0.00884433, i7 85, i32 -0.00112531, i7 86, i32 0.0103138, i7 87, i32 -0.0153984, i7 88, i32 -0.00964739, i7 89, i32 0.107903, i7 90, i32 -0.0056002, i7 91, i32 0.0276777, i7 92, i32 0.0494164, i7 93, i32 0.00881985, i7 94, i32 -0.00565581, i7 95, i32 0.020915, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 694 'sparsemux' 'tmp_256' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (1.18ns)   --->   "%tmp_257 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0833833, i7 1, i32 -0.0465564, i7 2, i32 -0.0260885, i7 3, i32 0.0154707, i7 4, i32 0.0349987, i7 5, i32 0.0760528, i7 6, i32 0.0509053, i7 7, i32 -0.00520175, i7 8, i32 0.0194502, i7 9, i32 -0.118563, i7 10, i32 -0.00672978, i7 11, i32 0.0684126, i7 12, i32 0.0819077, i7 13, i32 -0.032044, i7 14, i32 -0.0528036, i7 15, i32 0.0159663, i7 16, i32 -0.0607583, i7 17, i32 0.0538643, i7 18, i32 0.0338508, i7 19, i32 0.0273135, i7 20, i32 -0.0725937, i7 21, i32 -0.0260179, i7 22, i32 -0.0918614, i7 23, i32 0.14306, i7 24, i32 0.00771337, i7 25, i32 -0.0606207, i7 26, i32 -0.0171448, i7 27, i32 -0.0250749, i7 28, i32 -0.0473257, i7 29, i32 0.0518866, i7 30, i32 0.138697, i7 31, i32 -0.0744105, i7 32, i32 0.00342212, i7 33, i32 -0.000971743, i7 34, i32 -0.0439811, i7 35, i32 -0.045855, i7 36, i32 0.0267614, i7 37, i32 -0.000730263, i7 38, i32 -0.242531, i7 39, i32 0.0124352, i7 40, i32 -0.0775009, i7 41, i32 0.0540052, i7 42, i32 -0.00175883, i7 43, i32 0.118766, i7 44, i32 -0.169532, i7 45, i32 0.00621686, i7 46, i32 0.00586359, i7 47, i32 0.0437894, i7 48, i32 0.00081545, i7 49, i32 -0.0101408, i7 50, i32 -0.055347, i7 51, i32 -0.0203407, i7 52, i32 -0.0039539, i7 53, i32 -0.238431, i7 54, i32 -0.00854149, i7 55, i32 0.0389168, i7 56, i32 0.022371, i7 57, i32 -0.0361851, i7 58, i32 0.0291145, i7 59, i32 -0.0807276, i7 60, i32 0.0326254, i7 61, i32 0.000342304, i7 62, i32 0.0016966, i7 63, i32 0.0209371, i7 64, i32 -0.00245292, i7 65, i32 0.0485506, i7 66, i32 -0.108906, i7 67, i32 -0.0260795, i7 68, i32 0.0702445, i7 69, i32 -0.0484592, i7 70, i32 0.128384, i7 71, i32 -0.0760836, i7 72, i32 -0.01019, i7 73, i32 0.0222689, i7 74, i32 -0.0204578, i7 75, i32 -0.00722258, i7 76, i32 0.0502015, i7 77, i32 -0.0422885, i7 78, i32 -0.0508416, i7 79, i32 0.0219137, i7 80, i32 0.00709038, i7 81, i32 0.0260177, i7 82, i32 -0.0400077, i7 83, i32 -0.0524665, i7 84, i32 0.00627299, i7 85, i32 -0.00742323, i7 86, i32 0.0127483, i7 87, i32 0.0010706, i7 88, i32 0.000370217, i7 89, i32 0.124762, i7 90, i32 -0.0191558, i7 91, i32 0.0394367, i7 92, i32 -0.00727028, i7 93, i32 0.0138523, i7 94, i32 -0.00596434, i7 95, i32 0.00861019, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 695 'sparsemux' 'tmp_257' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 696 [1/1] (1.18ns)   --->   "%tmp_258 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.110855, i7 1, i32 0.0165856, i7 2, i32 -0.0303667, i7 3, i32 -0.00337917, i7 4, i32 0.130101, i7 5, i32 0.065852, i7 6, i32 0.0563864, i7 7, i32 0.0377609, i7 8, i32 0.0349625, i7 9, i32 0.0864531, i7 10, i32 -0.0072723, i7 11, i32 0.0180233, i7 12, i32 0.105609, i7 13, i32 0.00205642, i7 14, i32 -0.066352, i7 15, i32 0.0114129, i7 16, i32 0.0246686, i7 17, i32 0.0436045, i7 18, i32 -0.0825079, i7 19, i32 0.0472868, i7 20, i32 -0.0485698, i7 21, i32 0.118558, i7 22, i32 -0.0433833, i7 23, i32 -0.0766046, i7 24, i32 0.00354319, i7 25, i32 -0.0471109, i7 26, i32 0.00271341, i7 27, i32 0.0192046, i7 28, i32 -0.0875779, i7 29, i32 0.0347945, i7 30, i32 0.0750742, i7 31, i32 -0.126648, i7 32, i32 0.0173266, i7 33, i32 -0.00391521, i7 34, i32 0.0399964, i7 35, i32 -0.0500009, i7 36, i32 0.0405572, i7 37, i32 0.0744949, i7 38, i32 -0.219655, i7 39, i32 0.00767446, i7 40, i32 -0.0311444, i7 41, i32 -0.0710862, i7 42, i32 -0.000647363, i7 43, i32 0.0554301, i7 44, i32 -0.152836, i7 45, i32 0.00870523, i7 46, i32 0.0107795, i7 47, i32 -0.0957317, i7 48, i32 -0.00607821, i7 49, i32 -0.0357601, i7 50, i32 -0.0480943, i7 51, i32 -0.0247556, i7 52, i32 -0.0162923, i7 53, i32 -0.0624482, i7 54, i32 -0.0137147, i7 55, i32 0.0311349, i7 56, i32 0.0320206, i7 57, i32 -0.0285949, i7 58, i32 0.0173978, i7 59, i32 -0.0921896, i7 60, i32 0.0660643, i7 61, i32 0.0193469, i7 62, i32 -0.00166453, i7 63, i32 0.0245299, i7 64, i32 -0.00181325, i7 65, i32 0.0685337, i7 66, i32 -0.112141, i7 67, i32 -0.0235235, i7 68, i32 0.0779053, i7 69, i32 -0.044888, i7 70, i32 0.075385, i7 71, i32 -0.0719746, i7 72, i32 -0.00646503, i7 73, i32 0.0373861, i7 74, i32 0.0313626, i7 75, i32 -0.00903189, i7 76, i32 0.0417762, i7 77, i32 -0.0274129, i7 78, i32 -0.0552164, i7 79, i32 -0.0940804, i7 80, i32 0.033281, i7 81, i32 0.0296214, i7 82, i32 -0.0361652, i7 83, i32 -0.0560104, i7 84, i32 -0.000412503, i7 85, i32 0.00678753, i7 86, i32 0.00252836, i7 87, i32 0.00727444, i7 88, i32 0.00896517, i7 89, i32 0.107467, i7 90, i32 -0.0222901, i7 91, i32 0.0502949, i7 92, i32 -0.0622171, i7 93, i32 0.0196988, i7 94, i32 -0.00356233, i7 95, i32 -0.0223263, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 696 'sparsemux' 'tmp_258' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 697 [1/1] (1.18ns)   --->   "%tmp_259 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.105338, i7 1, i32 0.0450759, i7 2, i32 -0.015763, i7 3, i32 -0.0233563, i7 4, i32 0.169601, i7 5, i32 0.0246707, i7 6, i32 0.0649761, i7 7, i32 0.0359495, i7 8, i32 0.0183666, i7 9, i32 0.129086, i7 10, i32 -0.00682373, i7 11, i32 -0.0550839, i7 12, i32 0.0987547, i7 13, i32 0.0158292, i7 14, i32 -0.0392381, i7 15, i32 -0.00136189, i7 16, i32 0.132294, i7 17, i32 0.0305007, i7 18, i32 -0.00824835, i7 19, i32 0.0315884, i7 20, i32 -0.0230852, i7 21, i32 -0.112368, i7 22, i32 0.0304889, i7 23, i32 -0.0748324, i7 24, i32 0.00257005, i7 25, i32 -0.0399516, i7 26, i32 0.0247037, i7 27, i32 0.0833432, i7 28, i32 -0.0773146, i7 29, i32 0.00331095, i7 30, i32 0.00688114, i7 31, i32 -0.0051238, i7 32, i32 0.0346245, i7 33, i32 0.00806987, i7 34, i32 0.0795245, i7 35, i32 -0.0579723, i7 36, i32 0.0602126, i7 37, i32 0.0285347, i7 38, i32 -0.165222, i7 39, i32 -0.00385235, i7 40, i32 0.0617667, i7 41, i32 -0.102116, i7 42, i32 0.0110723, i7 43, i32 0.00740421, i7 44, i32 -0.130415, i7 45, i32 0.00216532, i7 46, i32 0.00522907, i7 47, i32 0.0839979, i7 48, i32 -0.0139451, i7 49, i32 -0.0251942, i7 50, i32 -0.0221377, i7 51, i32 -0.0160008, i7 52, i32 0.0059168, i7 53, i32 0.115399, i7 54, i32 -0.00812527, i7 55, i32 0.0253879, i7 56, i32 0.0317174, i7 57, i32 -0.0297868, i7 58, i32 -0.00284653, i7 59, i32 -0.100024, i7 60, i32 0.10214, i7 61, i32 -0.00609753, i7 62, i32 0.00194277, i7 63, i32 0.0433447, i7 64, i32 -0.00206852, i7 65, i32 0.0656194, i7 66, i32 -0.0982471, i7 67, i32 -0.0260672, i7 68, i32 0.0819839, i7 69, i32 -0.0317552, i7 70, i32 0.0313788, i7 71, i32 -0.0765611, i7 72, i32 -0.00290296, i7 73, i32 0.0492415, i7 74, i32 0.0722172, i7 75, i32 -0.00381095, i7 76, i32 0.00321312, i7 77, i32 -0.00220118, i7 78, i32 -0.0572339, i7 79, i32 0.051513, i7 80, i32 0.0103862, i7 81, i32 0.0288346, i7 82, i32 -0.0305523, i7 83, i32 -0.0477207, i7 84, i32 0.00262768, i7 85, i32 0.00276206, i7 86, i32 -0.0226929, i7 87, i32 0.0121584, i7 88, i32 0.0293215, i7 89, i32 0.0650238, i7 90, i32 -0.0165248, i7 91, i32 0.0517059, i7 92, i32 0.127098, i7 93, i32 0.0136474, i7 94, i32 -0.00453239, i7 95, i32 -0.0462579, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 697 'sparsemux' 'tmp_259' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (1.18ns)   --->   "%tmp_260 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0722413, i7 1, i32 0.0464372, i7 2, i32 0.00138283, i7 3, i32 -0.0436253, i7 4, i32 0.117083, i7 5, i32 -0.0228581, i7 6, i32 0.0761872, i7 7, i32 0.0253127, i7 8, i32 -0.0211454, i7 9, i32 -0.236119, i7 10, i32 -0.0078518, i7 11, i32 0.0154542, i7 12, i32 0.0725729, i7 13, i32 0.00367649, i7 14, i32 -0.0235025, i7 15, i32 -8.44251e-05, i7 16, i32 -0.0837296, i7 17, i32 0.0230569, i7 18, i32 0.0187113, i7 19, i32 0.00973455, i7 20, i32 -0.0185207, i7 21, i32 0.0511829, i7 22, i32 0.0736879, i7 23, i32 0.0176745, i7 24, i32 0.00347817, i7 25, i32 -0.0397418, i7 26, i32 0.0370765, i7 27, i32 0.113829, i7 28, i32 -0.0294829, i7 29, i32 -0.0241669, i7 30, i32 -0.0553139, i7 31, i32 0.0468409, i7 32, i32 0.0535584, i7 33, i32 0.0140876, i7 34, i32 0.0975255, i7 35, i32 -0.0646511, i7 36, i32 -0.0107897, i7 37, i32 -0.043111, i7 38, i32 -0.118627, i7 39, i32 -0.0284296, i7 40, i32 0.0576087, i7 41, i32 0.030604, i7 42, i32 0.0286945, i7 43, i32 -0.0646751, i7 44, i32 -0.0938563, i7 45, i32 0.000281489, i7 46, i32 0.0079802, i7 47, i32 -0.0145788, i7 48, i32 -0.0146644, i7 49, i32 -0.00310591, i7 50, i32 0.013917, i7 51, i32 -0.0262656, i7 52, i32 0.00138405, i7 53, i32 0.113458, i7 54, i32 -0.0107441, i7 55, i32 0.0162467, i7 56, i32 0.0203192, i7 57, i32 -0.0265022, i7 58, i32 -0.0157405, i7 59, i32 -0.0974721, i7 60, i32 0.130884, i7 61, i32 0.0210273, i7 62, i32 0.0143975, i7 63, i32 0.0553893, i7 64, i32 -0.00387394, i7 65, i32 0.0401339, i7 66, i32 -0.0852297, i7 67, i32 -0.0140614, i7 68, i32 0.0714054, i7 69, i32 -0.0133511, i7 70, i32 0.00421915, i7 71, i32 -0.0775816, i7 72, i32 -0.00103169, i7 73, i32 0.0536312, i7 74, i32 0.101676, i7 75, i32 -0.00101537, i7 76, i32 -0.0603336, i7 77, i32 0.0292475, i7 78, i32 -0.054189, i7 79, i32 0.0407687, i7 80, i32 -0.0131823, i7 81, i32 0.0353547, i7 82, i32 -0.0323868, i7 83, i32 -0.03553, i7 84, i32 0.00671572, i7 85, i32 0.000300845, i7 86, i32 -0.0362311, i7 87, i32 0.0229389, i7 88, i32 0.0373947, i7 89, i32 0.0304005, i7 90, i32 -0.0092374, i7 91, i32 0.0436017, i7 92, i32 -0.0696303, i7 93, i32 -0.00248485, i7 94, i32 -0.00165421, i7 95, i32 -0.062768, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 698 'sparsemux' 'tmp_260' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (1.18ns)   --->   "%tmp_261 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.010411, i7 1, i32 0.0404202, i7 2, i32 0.00770242, i7 3, i32 -0.0568303, i7 4, i32 -0.00720626, i7 5, i32 -0.0400959, i7 6, i32 0.0587303, i7 7, i32 0.00921796, i7 8, i32 -0.0287119, i7 9, i32 0.0883284, i7 10, i32 -0.00640724, i7 11, i32 0.0102991, i7 12, i32 0.0487918, i7 13, i32 -0.0152233, i7 14, i32 0.0032593, i7 15, i32 -0.00583814, i7 16, i32 -0.0979084, i7 17, i32 0.0223722, i7 18, i32 -0.0179105, i7 19, i32 -0.0347976, i7 20, i32 0.00315102, i7 21, i32 0.0414474, i7 22, i32 0.0654109, i7 23, i32 0.0158659, i7 24, i32 0.00418132, i7 25, i32 -0.018715, i7 26, i32 0.032531, i7 27, i32 -0.0172813, i7 28, i32 0.0366955, i7 29, i32 -0.0385134, i7 30, i32 -0.0905413, i7 31, i32 0.0924235, i7 32, i32 0.0695212, i7 33, i32 0.00339012, i7 34, i32 0.0648102, i7 35, i32 -0.0500376, i7 36, i32 -0.0308081, i7 37, i32 -0.0452177, i7 38, i32 -0.0880811, i7 39, i32 -0.043201, i7 40, i32 -0.0150522, i7 41, i32 0.06337, i7 42, i32 0.0373291, i7 43, i32 -0.0815917, i7 44, i32 -0.0633068, i7 45, i32 -0.000788906, i7 46, i32 -0.0147155, i7 47, i32 -0.0339764, i7 48, i32 0.00274579, i7 49, i32 -0.003814, i7 50, i32 0.0347942, i7 51, i32 -0.0284979, i7 52, i32 -0.00700297, i7 53, i32 -0.0355233, i7 54, i32 -0.00929893, i7 55, i32 0.0179071, i7 56, i32 0.0146645, i7 57, i32 -0.0173295, i7 58, i32 -0.0283863, i7 59, i32 -0.0945067, i7 60, i32 0.134212, i7 61, i32 0.00292889, i7 62, i32 0.0145477, i7 63, i32 0.042033, i7 64, i32 -0.00519207, i7 65, i32 0.0087754, i7 66, i32 -0.0699847, i7 67, i32 -0.0034995, i7 68, i32 0.0617249, i7 69, i32 -0.00442935, i7 70, i32 -0.0171699, i7 71, i32 -0.0668729, i7 72, i32 -0.000289054, i7 73, i32 0.0584979, i7 74, i32 0.0885237, i7 75, i32 -0.00703027, i7 76, i32 -0.149638, i7 77, i32 0.0554127, i7 78, i32 -0.0421661, i7 79, i32 -0.0158412, i7 80, i32 -0.0160548, i7 81, i32 0.0217574, i7 82, i32 -0.029618, i7 83, i32 -0.0194183, i7 84, i32 0.00295443, i7 85, i32 -0.00432595, i7 86, i32 -0.0360249, i7 87, i32 0.0315286, i7 88, i32 0.0306625, i7 89, i32 0.0150282, i7 90, i32 -0.000433158, i7 91, i32 0.0309787, i7 92, i32 -0.00463337, i7 93, i32 -0.0113481, i7 94, i32 0.00240837, i7 95, i32 -0.0705072, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 699 'sparsemux' 'tmp_261' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (1.18ns)   --->   "%tmp_262 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00879169, i7 1, i32 0.0241403, i7 2, i32 0.00583121, i7 3, i32 -0.0563345, i7 4, i32 -0.0992345, i7 5, i32 -0.0499439, i7 6, i32 0.0406746, i7 7, i32 -0.00913331, i7 8, i32 -0.0186003, i7 9, i32 0.0856937, i7 10, i32 -0.00803241, i7 11, i32 -0.00326117, i7 12, i32 0.0234639, i7 13, i32 0.00334964, i7 14, i32 0.0256415, i7 15, i32 0.00159326, i7 16, i32 0.0553645, i7 17, i32 0.026219, i7 18, i32 0.00101811, i7 19, i32 -0.0472966, i7 20, i32 0.0471706, i7 21, i32 -0.060169, i7 22, i32 0.042651, i7 23, i32 0.020454, i7 24, i32 0.000732774, i7 25, i32 -0.00254145, i7 26, i32 0.0116753, i7 27, i32 -0.115321, i7 28, i32 0.0610539, i7 29, i32 -0.0199624, i7 30, i32 -0.0820213, i7 31, i32 -0.0069831, i7 32, i32 0.0669597, i7 33, i32 -0.00659358, i7 34, i32 0.0436347, i7 35, i32 -0.0469608, i7 36, i32 -0.0116936, i7 37, i32 0.0175714, i7 38, i32 -0.0460258, i7 39, i32 -0.0467092, i7 40, i32 -0.0235734, i7 41, i32 -0.00498458, i7 42, i32 0.039742, i7 43, i32 -0.00738681, i7 44, i32 -0.0276794, i7 45, i32 0.00840215, i7 46, i32 -0.0550609, i7 47, i32 0.0414579, i7 48, i32 0.017332, i7 49, i32 -0.0054345, i7 50, i32 0.0223007, i7 51, i32 -0.0336825, i7 52, i32 0.0213315, i7 53, i32 -0.0912475, i7 54, i32 -0.00870046, i7 55, i32 0.0216542, i7 56, i32 0.0044729, i7 57, i32 -0.0182558, i7 58, i32 -0.0391194, i7 59, i32 -0.0841124, i7 60, i32 0.109341, i7 61, i32 0.00407065, i7 62, i32 0.0140082, i7 63, i32 0.0287572, i7 64, i32 -0.000676659, i7 65, i32 -0.0187834, i7 66, i32 -0.0542266, i7 67, i32 0.0258616, i7 68, i32 0.050136, i7 69, i32 0.00437838, i7 70, i32 -0.0294056, i7 71, i32 -0.0636207, i7 72, i32 0.00426523, i7 73, i32 0.0508583, i7 74, i32 0.0613955, i7 75, i32 -0.010968, i7 76, i32 -0.20106, i7 77, i32 0.0675209, i7 78, i32 -0.039777, i7 79, i32 -0.00454876, i7 80, i32 -0.0145884, i7 81, i32 -0.00375923, i7 82, i32 -0.0271031, i7 83, i32 0.000683773, i7 84, i32 -0.00308412, i7 85, i32 -0.0113598, i7 86, i32 -0.00692726, i7 87, i32 0.0363542, i7 88, i32 0.0151034, i7 89, i32 0.00319808, i7 90, i32 -0.0016437, i7 91, i32 0.0141788, i7 92, i32 0.0315465, i7 93, i32 -0.00906411, i7 94, i32 0.00915085, i7 95, i32 -0.0638511, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 700 'sparsemux' 'tmp_262' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (1.18ns)   --->   "%tmp_263 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0100724, i7 1, i32 0.0145277, i7 2, i32 0.0103114, i7 3, i32 -0.056229, i7 4, i32 -0.127215, i7 5, i32 -0.0446956, i7 6, i32 0.0310111, i7 7, i32 -0.0148291, i7 8, i32 -0.0107326, i7 9, i32 -0.0672156, i7 10, i32 -0.00800685, i7 11, i32 0.00455288, i7 12, i32 -0.0109183, i7 13, i32 0.013301, i7 14, i32 0.0341214, i7 15, i32 0.0047369, i7 16, i32 0.0213208, i7 17, i32 0.0255154, i7 18, i32 0.00907356, i7 19, i32 0.00394785, i7 20, i32 0.0125974, i7 21, i32 0.0299315, i7 22, i32 0.0114775, i7 23, i32 -0.0189067, i7 24, i32 -0.00428969, i7 25, i32 0.00938044, i7 26, i32 0.0153175, i7 27, i32 -0.0542546, i7 28, i32 0.0633185, i7 29, i32 -0.0133843, i7 30, i32 -0.0415163, i7 31, i32 -0.0603062, i7 32, i32 0.0445172, i7 33, i32 -0.0161637, i7 34, i32 0.0311004, i7 35, i32 -0.0368012, i7 36, i32 -0.0137749, i7 37, i32 0.0048108, i7 38, i32 -0.0293524, i7 39, i32 -0.0566945, i7 40, i32 -0.00733678, i7 41, i32 -0.0116699, i7 42, i32 0.0698157, i7 43, i32 0.0422527, i7 44, i32 -0.00639972, i7 45, i32 0.0125275, i7 46, i32 -0.0746056, i7 47, i32 -0.0166569, i7 48, i32 0.00660953, i7 49, i32 -0.00747415, i7 50, i32 -0.0114821, i7 51, i32 -0.0355751, i7 52, i32 -0.0151656, i7 53, i32 -0.00410592, i7 54, i32 -0.0104503, i7 55, i32 0.0173384, i7 56, i32 -0.00821013, i7 57, i32 -0.0152476, i7 58, i32 -0.0523881, i7 59, i32 -0.081418, i7 60, i32 0.0734912, i7 61, i32 -0.0101554, i7 62, i32 0.0176372, i7 63, i32 0.00941318, i7 64, i32 -0.00535468, i7 65, i32 -0.0466209, i7 66, i32 -0.0538199, i7 67, i32 0.00224865, i7 68, i32 0.0595479, i7 69, i32 0.0213343, i7 70, i32 -0.0443686, i7 71, i32 -0.0459341, i7 72, i32 -0.0113479, i7 73, i32 0.0419311, i7 74, i32 0.0398179, i7 75, i32 -0.0129158, i7 76, i32 -0.171258, i7 77, i32 0.0713345, i7 78, i32 -0.0314657, i7 79, i32 -0.00327061, i7 80, i32 -0.0138246, i7 81, i32 -0.034478, i7 82, i32 -0.0338331, i7 83, i32 0.0139728, i7 84, i32 0.00227363, i7 85, i32 -0.0239627, i7 86, i32 0.0159651, i7 87, i32 0.0440266, i7 88, i32 0.00525501, i7 89, i32 -0.0110305, i7 90, i32 -0.00549146, i7 91, i32 0.0171921, i7 92, i32 -0.0173286, i7 93, i32 0.00355219, i7 94, i32 0.00512787, i7 95, i32 -0.0743437, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 701 'sparsemux' 'tmp_263' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (1.18ns)   --->   "%tmp_264 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0363502, i7 1, i32 -0.0508301, i7 2, i32 -0.0740034, i7 3, i32 0.0498428, i7 4, i32 -0.0242842, i7 5, i32 -0.0199781, i7 6, i32 0.039325, i7 7, i32 0.0606337, i7 8, i32 -0.0231135, i7 9, i32 0.0091219, i7 10, i32 -0.0118555, i7 11, i32 -0.0220611, i7 12, i32 0.0427649, i7 13, i32 -0.00234548, i7 14, i32 0.0343129, i7 15, i32 -0.0174878, i7 16, i32 0.00107837, i7 17, i32 -0.0189784, i7 18, i32 0.0507139, i7 19, i32 -0.0220722, i7 20, i32 0.00840334, i7 21, i32 0.00635898, i7 22, i32 0.0278525, i7 23, i32 0.0126156, i7 24, i32 0.000891816, i7 25, i32 -0.0263852, i7 26, i32 -0.0573028, i7 27, i32 0.0101095, i7 28, i32 0.0602555, i7 29, i32 -0.00104585, i7 30, i32 0.01894, i7 31, i32 -0.0912711, i7 32, i32 -0.0516975, i7 33, i32 -0.0343402, i7 34, i32 -0.151501, i7 35, i32 -0.0331838, i7 36, i32 0.0360782, i7 37, i32 0.00772352, i7 38, i32 0.0785006, i7 39, i32 0.00149308, i7 40, i32 -0.000794973, i7 41, i32 -0.0330663, i7 42, i32 -0.035389, i7 43, i32 0.00667276, i7 44, i32 -0.0597497, i7 45, i32 0.000694198, i7 46, i32 0.00680471, i7 47, i32 -0.00509471, i7 48, i32 -0.011236, i7 49, i32 0.015378, i7 50, i32 0.00205184, i7 51, i32 -0.0193627, i7 52, i32 0.0016065, i7 53, i32 0.101186, i7 54, i32 -0.0109456, i7 55, i32 0.0518748, i7 56, i32 -0.0130483, i7 57, i32 -0.0218943, i7 58, i32 0.0290069, i7 59, i32 -0.0210197, i7 60, i32 -0.0517604, i7 61, i32 -0.00447484, i7 62, i32 0.0109698, i7 63, i32 -0.00866332, i7 64, i32 -0.00635787, i7 65, i32 -0.0689907, i7 66, i32 0.0383653, i7 67, i32 -0.026713, i7 68, i32 -0.0013471, i7 69, i32 -0.0479905, i7 70, i32 0.186836, i7 71, i32 -0.0800053, i7 72, i32 -0.00708606, i7 73, i32 -0.0241184, i7 74, i32 -0.101511, i7 75, i32 -0.00193955, i7 76, i32 0.0650274, i7 77, i32 -0.0746255, i7 78, i32 -0.00388545, i7 79, i32 -0.0323691, i7 80, i32 0.0213349, i7 81, i32 -0.00381971, i7 82, i32 -0.040576, i7 83, i32 -0.0164316, i7 84, i32 0.0199374, i7 85, i32 0.00589114, i7 86, i32 0.0100081, i7 87, i32 -0.0375296, i7 88, i32 0.00166402, i7 89, i32 -0.000614639, i7 90, i32 0.0387628, i7 91, i32 0.00730328, i7 92, i32 0.0127778, i7 93, i32 -0.00642139, i7 94, i32 -0.00672145, i7 95, i32 0.0192597, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 702 'sparsemux' 'tmp_264' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (1.18ns)   --->   "%tmp_265 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0523394, i7 1, i32 -0.0849044, i7 2, i32 -0.0535938, i7 3, i32 0.0352448, i7 4, i32 -0.0384362, i7 5, i32 -0.0220555, i7 6, i32 0.0241472, i7 7, i32 -0.0522058, i7 8, i32 -0.00692457, i7 9, i32 0.00176453, i7 10, i32 -0.0112406, i7 11, i32 0.0695483, i7 12, i32 0.0566338, i7 13, i32 -0.0356739, i7 14, i32 0.0407812, i7 15, i32 0.00384843, i7 16, i32 -0.00650327, i7 17, i32 -0.00191098, i7 18, i32 -0.0219392, i7 19, i32 -0.0283523, i7 20, i32 -0.0716925, i7 21, i32 -0.0515651, i7 22, i32 0.0326296, i7 23, i32 0.0987741, i7 24, i32 0.00315228, i7 25, i32 -0.0233576, i7 26, i32 -0.0487263, i7 27, i32 -0.00316954, i7 28, i32 0.0701527, i7 29, i32 0.0262222, i7 30, i32 0.0828597, i7 31, i32 0.00167297, i7 32, i32 -0.0631746, i7 33, i32 -0.0185013, i7 34, i32 -0.187295, i7 35, i32 -0.0823363, i7 36, i32 0.0438045, i7 37, i32 -0.00990253, i7 38, i32 0.138127, i7 39, i32 -0.00150336, i7 40, i32 0.00985276, i7 41, i32 0.00484497, i7 42, i32 -0.00646155, i7 43, i32 -0.0832065, i7 44, i32 -0.0991445, i7 45, i32 0.0100822, i7 46, i32 0.00431581, i7 47, i32 0.0028219, i7 48, i32 0.00127622, i7 49, i32 0.0418465, i7 50, i32 0.000822257, i7 51, i32 -0.00976008, i7 52, i32 0.00380607, i7 53, i32 0.0263211, i7 54, i32 0.0268592, i7 55, i32 0.0612097, i7 56, i32 0.000319052, i7 57, i32 -0.0256858, i7 58, i32 0.0212026, i7 59, i32 -0.0314885, i7 60, i32 -0.0416811, i7 61, i32 -0.0166649, i7 62, i32 0.00853461, i7 63, i32 -0.0029748, i7 64, i32 -0.0029351, i7 65, i32 -0.0348541, i7 66, i32 0.0107154, i7 67, i32 -0.0254703, i7 68, i32 0.0129189, i7 69, i32 -0.0460141, i7 70, i32 0.222724, i7 71, i32 -0.0806092, i7 72, i32 -0.0159146, i7 73, i32 -0.0281454, i7 74, i32 -0.136656, i7 75, i32 0.000867649, i7 76, i32 0.0523863, i7 77, i32 -0.0683465, i7 78, i32 -0.0146399, i7 79, i32 0.0718528, i7 80, i32 0.00204356, i7 81, i32 -0.00757961, i7 82, i32 -0.0462653, i7 83, i32 -0.0370222, i7 84, i32 0.0151066, i7 85, i32 0.00161498, i7 86, i32 -0.00188348, i7 87, i32 -0.0417257, i7 88, i32 0.00224916, i7 89, i32 0.0318942, i7 90, i32 0.0309634, i7 91, i32 0.0142333, i7 92, i32 -0.0263037, i7 93, i32 -0.00292102, i7 94, i32 -0.00197632, i7 95, i32 0.0533708, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 703 'sparsemux' 'tmp_265' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (1.18ns)   --->   "%tmp_266 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0608506, i7 1, i32 -0.0604058, i7 2, i32 -0.0618243, i7 3, i32 0.0538503, i7 4, i32 -0.0500964, i7 5, i32 -0.0571724, i7 6, i32 0.0361617, i7 7, i32 -0.0937004, i7 8, i32 0.00347169, i7 9, i32 -0.0588407, i7 10, i32 -0.0105845, i7 11, i32 -0.0453008, i7 12, i32 0.0780784, i7 13, i32 0.00565027, i7 14, i32 0.0456797, i7 15, i32 0.00829505, i7 16, i32 -0.0117658, i7 17, i32 0.0102748, i7 18, i32 -0.131966, i7 19, i32 -0.00766678, i7 20, i32 -0.147392, i7 21, i32 0.0946131, i7 22, i32 0.0432282, i7 23, i32 -0.12888, i7 24, i32 0.00152592, i7 25, i32 -0.0481663, i7 26, i32 -0.0390924, i7 27, i32 -0.00746193, i7 28, i32 0.0212618, i7 29, i32 0.0543944, i7 30, i32 0.161174, i7 31, i32 0.147317, i7 32, i32 -0.0984509, i7 33, i32 -0.0101704, i7 34, i32 -0.161715, i7 35, i32 -0.124111, i7 36, i32 -0.0721191, i7 37, i32 -0.0590875, i7 38, i32 0.18485, i7 39, i32 -0.000107596, i7 40, i32 0.041546, i7 41, i32 0.079912, i7 42, i32 -0.00216189, i7 43, i32 -0.0717468, i7 44, i32 -0.138786, i7 45, i32 0.0095892, i7 46, i32 0.00691524, i7 47, i32 -0.000150728, i7 48, i32 0.00225571, i7 49, i32 0.0844342, i7 50, i32 -0.0183025, i7 51, i32 -0.0157771, i7 52, i32 0.0013763, i7 53, i32 -0.143109, i7 54, i32 0.0456632, i7 55, i32 0.0559464, i7 56, i32 0.00679056, i7 57, i32 -0.0232298, i7 58, i32 0.0296244, i7 59, i32 -0.0437369, i7 60, i32 -0.0354853, i7 61, i32 -0.00386221, i7 62, i32 0.002441, i7 63, i32 0.00569828, i7 64, i32 -0.00467842, i7 65, i32 0.00411477, i7 66, i32 -0.0289164, i7 67, i32 -0.0291593, i7 68, i32 0.0230322, i7 69, i32 -0.0583519, i7 70, i32 0.224276, i7 71, i32 -0.0863433, i7 72, i32 -0.00827695, i7 73, i32 -0.0243395, i7 74, i32 -0.138686, i7 75, i32 0.00176287, i7 76, i32 0.0427478, i7 77, i32 -0.0697037, i7 78, i32 -0.0210594, i7 79, i32 -0.0562883, i7 80, i32 -0.0422154, i7 81, i32 0.0129323, i7 82, i32 -0.0429022, i7 83, i32 -0.0574152, i7 84, i32 0.010825, i7 85, i32 0.00196876, i7 86, i32 0.00881442, i7 87, i32 -0.0457709, i7 88, i32 -0.00471424, i7 89, i32 0.0803792, i7 90, i32 0.0107387, i7 91, i32 0.0196338, i7 92, i32 -0.0172728, i7 93, i32 0.00176215, i7 94, i32 0.000937432, i7 95, i32 0.0744972, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 704 'sparsemux' 'tmp_266' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 705 [1/1] (1.18ns)   --->   "%tmp_267 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0648173, i7 1, i32 0.0166974, i7 2, i32 -0.0537596, i7 3, i32 0.0460462, i7 4, i32 -0.0690401, i7 5, i32 -0.0792053, i7 6, i32 0.0434965, i7 7, i32 -0.0523278, i7 8, i32 0.016216, i7 9, i32 0.115757, i7 10, i32 -0.00802918, i7 11, i32 -0.073804, i7 12, i32 0.0883823, i7 13, i32 0.044357, i7 14, i32 0.00389942, i7 15, i32 0.0247215, i7 16, i32 0.0181171, i7 17, i32 0.0402625, i7 18, i32 0.0762829, i7 19, i32 0.0211458, i7 20, i32 -0.0861284, i7 21, i32 -0.0744409, i7 22, i32 0.00910991, i7 23, i32 -0.157111, i7 24, i32 0.00165313, i7 25, i32 -0.0464627, i7 26, i32 -0.0276449, i7 27, i32 -0.0282816, i7 28, i32 -0.0118863, i7 29, i32 0.0685347, i7 30, i32 0.1488, i7 31, i32 0.110303, i7 32, i32 -0.121001, i7 33, i32 0.00355327, i7 34, i32 -0.100324, i7 35, i32 -0.137129, i7 36, i32 -0.0962222, i7 37, i32 -0.0111325, i7 38, i32 0.193359, i7 39, i32 0.0136837, i7 40, i32 0.00654074, i7 41, i32 0.0115876, i7 42, i32 -0.0132739, i7 43, i32 0.0931306, i7 44, i32 -0.16942, i7 45, i32 0.00049255, i7 46, i32 0.000130049, i7 47, i32 -0.0362619, i7 48, i32 0.00103377, i7 49, i32 0.0268039, i7 50, i32 -0.0518444, i7 51, i32 -0.0122028, i7 52, i32 -0.0109907, i7 53, i32 -0.223929, i7 54, i32 0.0356698, i7 55, i32 0.0400124, i7 56, i32 0.0186585, i7 57, i32 -0.0274821, i7 58, i32 0.0387268, i7 59, i32 -0.053881, i7 60, i32 -0.0133124, i7 61, i32 -0.00474982, i7 62, i32 0.00340947, i7 63, i32 0.00486495, i7 64, i32 -0.00363623, i7 65, i32 0.0623633, i7 66, i32 -0.0775611, i7 67, i32 -0.0288335, i7 68, i32 0.0444715, i7 69, i32 -0.0600733, i7 70, i32 0.189557, i7 71, i32 -0.0840415, i7 72, i32 -0.00668592, i7 73, i32 -0.0172286, i7 74, i32 -0.0939353, i7 75, i32 -0.00277454, i7 76, i32 0.03667, i7 77, i32 -0.0688214, i7 78, i32 -0.0332027, i7 79, i32 0.021064, i7 80, i32 -0.0673467, i7 81, i32 0.0372701, i7 82, i32 -0.0431571, i7 83, i32 -0.0713549, i7 84, i32 0.0072002, i7 85, i32 0.000731627, i7 86, i32 0.0114516, i7 87, i32 -0.0377126, i7 88, i32 -0.0143497, i7 89, i32 0.12812, i7 90, i32 -0.00826886, i7 91, i32 0.031457, i7 92, i32 0.087917, i7 93, i32 0.0049414, i7 94, i32 -0.00850932, i7 95, i32 0.0728626, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 705 'sparsemux' 'tmp_267' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 706 [1/1] (1.18ns)   --->   "%tmp_268 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0105288, i7 1, i32 0.108539, i7 2, i32 -0.0306539, i7 3, i32 0.02085, i7 4, i32 -0.0282798, i7 5, i32 -0.121708, i7 6, i32 0.0534505, i7 7, i32 0.0253565, i7 8, i32 0.0141332, i7 9, i32 -0.0315446, i7 10, i32 -0.00813884, i7 11, i32 0.119514, i7 12, i32 0.0905096, i7 13, i32 0.00976525, i7 14, i32 -0.0268204, i7 15, i32 0.0159137, i7 16, i32 -0.0712559, i7 17, i32 0.0510556, i7 18, i32 0.12954, i7 19, i32 0.0728649, i7 20, i32 0.0257369, i7 21, i32 -0.0454861, i7 22, i32 -0.069845, i7 23, i32 0.185475, i7 24, i32 0.000508892, i7 25, i32 -0.0304742, i7 26, i32 -0.0142541, i7 27, i32 -0.0506293, i7 28, i32 -0.0675061, i7 29, i32 0.0729914, i7 30, i32 0.0813903, i7 31, i32 -0.112516, i7 32, i32 -0.122581, i7 33, i32 0.00102591, i7 34, i32 -0.00950034, i7 35, i32 -0.145772, i7 36, i32 0.0166624, i7 37, i32 0.106187, i7 38, i32 0.162238, i7 39, i32 0.0136264, i7 40, i32 -0.0875353, i7 41, i32 -0.116, i7 42, i32 -0.0130428, i7 43, i32 0.151881, i7 44, i32 -0.158527, i7 45, i32 0.00785218, i7 46, i32 0.00636097, i7 47, i32 0.0966558, i7 48, i32 -0.00578681, i7 49, i32 -0.0477758, i7 50, i32 -0.0932311, i7 51, i32 -0.0135712, i7 52, i32 -0.00207718, i7 53, i32 -0.136401, i7 54, i32 0.00624429, i7 55, i32 0.0263874, i7 56, i32 0.0483559, i7 57, i32 -0.0255937, i7 58, i32 0.0373841, i7 59, i32 -0.0663414, i7 60, i32 0.0206455, i7 61, i32 0.0310256, i7 62, i32 -0.00735146, i7 63, i32 0.0105411, i7 64, i32 -0.0010886, i7 65, i32 0.10302, i7 66, i32 -0.106607, i7 67, i32 -0.0109776, i7 68, i32 0.0663557, i7 69, i32 -0.0520993, i7 70, i32 0.124252, i7 71, i32 -0.0726669, i7 72, i32 0.000903853, i7 73, i32 -0.00563224, i7 74, i32 -0.0247176, i7 75, i32 -0.0061403, i7 76, i32 0.0296009, i7 77, i32 -0.0544538, i7 78, i32 -0.0360339, i7 79, i32 -0.00991376, i7 80, i32 -0.0104969, i7 81, i32 0.0415502, i7 82, i32 -0.0410287, i7 83, i32 -0.0741739, i7 84, i32 0.0115219, i7 85, i32 0.00413039, i7 86, i32 0.00727134, i7 87, i32 -0.0127538, i7 88, i32 -0.0197667, i7 89, i32 0.138992, i7 90, i32 -0.0273589, i7 91, i32 0.0473927, i7 92, i32 -0.119782, i7 93, i32 0.015529, i7 94, i32 -0.00895891, i7 95, i32 0.0380694, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 706 'sparsemux' 'tmp_268' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (1.18ns)   --->   "%tmp_269 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0689714, i7 1, i32 0.157005, i7 2, i32 -0.0395774, i7 3, i32 -0.0136883, i7 4, i32 0.0930566, i7 5, i32 -0.176946, i7 6, i32 0.0466295, i7 7, i32 0.0533164, i7 8, i32 0.032701, i7 9, i32 -0.195296, i7 10, i32 -0.00963729, i7 11, i32 -0.0239694, i7 12, i32 0.0584704, i7 13, i32 -0.0193622, i7 14, i32 -0.0597513, i7 15, i32 0.00771354, i7 16, i32 0.090002, i7 17, i32 0.0502303, i7 18, i32 -0.0571176, i7 19, i32 0.0727308, i7 20, i32 0.0695068, i7 21, i32 0.158585, i7 22, i32 -0.152515, i7 23, i32 0.106639, i7 24, i32 -0.00206644, i7 25, i32 -0.00959506, i7 26, i32 0.00393153, i7 27, i32 -0.0644984, i7 28, i32 -0.127332, i7 29, i32 0.068656, i7 30, i32 -0.00911305, i7 31, i32 -0.170153, i7 32, i32 -0.13683, i7 33, i32 0.0020795, i7 34, i32 0.0655991, i7 35, i32 -0.143608, i7 36, i32 0.0569488, i7 37, i32 0.078012, i7 38, i32 0.103061, i7 39, i32 0.00785701, i7 40, i32 -0.0772685, i7 41, i32 -0.105579, i7 42, i32 -0.0171233, i7 43, i32 0.0740089, i7 44, i32 -0.140647, i7 45, i32 0.00518014, i7 46, i32 0.0104255, i7 47, i32 -0.153527, i7 48, i32 -0.00669273, i7 49, i32 -0.0503851, i7 50, i32 -0.0928579, i7 51, i32 -0.0152975, i7 52, i32 -0.00983497, i7 53, i32 0.0968531, i7 54, i32 -0.0074799, i7 55, i32 0.0115735, i7 56, i32 0.0633451, i7 57, i32 -0.0220843, i7 58, i32 0.0158271, i7 59, i32 -0.0855772, i7 60, i32 0.0595596, i7 61, i32 0.00856893, i7 62, i32 -0.0164189, i7 63, i32 0.0100244, i7 64, i32 0.00220132, i7 65, i32 0.12829, i7 66, i32 -0.118835, i7 67, i32 -0.0261919, i7 68, i32 0.083051, i7 69, i32 -0.0436378, i7 70, i32 0.0589628, i7 71, i32 -0.0729274, i7 72, i32 -0.0017055, i7 73, i32 0.00441212, i7 74, i32 0.0401186, i7 75, i32 -0.00278943, i7 76, i32 0.0339065, i7 77, i32 -0.0364993, i7 78, i32 -0.0431279, i7 79, i32 -0.00973101, i7 80, i32 0.0364714, i7 81, i32 0.0404845, i7 82, i32 -0.0368163, i7 83, i32 -0.0743315, i7 84, i32 0.00868209, i7 85, i32 0.0135555, i7 86, i32 -0.014545, i7 87, i32 0.00467651, i7 88, i32 -0.0116053, i7 89, i32 0.115608, i7 90, i32 -0.0239146, i7 91, i32 0.0608769, i7 92, i32 0.0785971, i7 93, i32 0.0130751, i7 94, i32 -0.00685469, i7 95, i32 -0.0122218, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 707 'sparsemux' 'tmp_269' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 708 [1/1] (1.18ns)   --->   "%tmp_270 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.133708, i7 1, i32 0.137694, i7 2, i32 -0.0197996, i7 3, i32 -0.0390204, i7 4, i32 0.190407, i7 5, i32 -0.21384, i7 6, i32 0.0595718, i7 7, i32 0.0487842, i7 8, i32 0.0292989, i7 9, i32 0.314463, i7 10, i32 -0.00637503, i7 11, i32 -0.0568594, i7 12, i32 0.0102662, i7 13, i32 0.00332547, i7 14, i32 -0.0697679, i7 15, i32 -0.00175069, i7 16, i32 0.127294, i7 17, i32 0.044279, i7 18, i32 -0.070969, i7 19, i32 0.0228925, i7 20, i32 0.0770146, i7 21, i32 -0.186615, i7 22, i32 -0.159184, i7 23, i32 -0.0870419, i7 24, i32 0.00304999, i7 25, i32 0.0121152, i7 26, i32 0.0342062, i7 27, i32 -0.00298393, i7 28, i32 -0.115374, i7 29, i32 0.034164, i7 30, i32 -0.0988995, i7 31, i32 0.0104666, i7 32, i32 -0.138148, i7 33, i32 0.0044161, i7 34, i32 0.0971587, i7 35, i32 -0.131897, i7 36, i32 0.0953729, i7 37, i32 -0.0733137, i7 38, i32 0.0440412, i7 39, i32 0.0099258, i7 40, i32 0.033072, i7 41, i32 0.0823499, i7 42, i32 -0.00539543, i7 43, i32 0.00800207, i7 44, i32 -0.128335, i7 45, i32 0.00291852, i7 46, i32 0.012769, i7 47, i32 0.108698, i7 48, i32 -0.0048793, i7 49, i32 -0.014648, i7 50, i32 -0.0693375, i7 51, i32 -0.0156066, i7 52, i32 0.0321301, i7 53, i32 0.277508, i7 54, i32 -0.012848, i7 55, i32 -0.00095148, i7 56, i32 0.0670837, i7 57, i32 -0.0262578, i7 58, i32 -0.00334454, i7 59, i32 -0.0966275, i7 60, i32 0.108225, i7 61, i32 -0.00522894, i7 62, i32 -0.0091699, i7 63, i32 0.0359586, i7 64, i32 -0.00231685, i7 65, i32 0.121385, i7 66, i32 -0.110659, i7 67, i32 -0.0290809, i7 68, i32 0.0810086, i7 69, i32 -0.0270504, i7 70, i32 0.00743052, i7 71, i32 -0.077183, i7 72, i32 -0.00270359, i7 73, i32 0.0131106, i7 74, i32 0.0974538, i7 75, i32 -0.000295864, i7 76, i32 0.00206411, i7 77, i32 0.00186471, i7 78, i32 -0.0385377, i7 79, i32 0.0750365, i7 80, i32 0.0249221, i7 81, i32 0.0440017, i7 82, i32 -0.0355459, i7 83, i32 -0.0684941, i7 84, i32 0.00856956, i7 85, i32 0.00251144, i7 86, i32 -0.0405159, i7 87, i32 0.0149024, i7 88, i32 0.00632756, i7 89, i32 0.0711967, i7 90, i32 -0.00961014, i7 91, i32 0.0605274, i7 92, i32 0.0605384, i7 93, i32 -0.0134026, i7 94, i32 0.000972239, i7 95, i32 -0.0495843, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 708 'sparsemux' 'tmp_270' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 709 [1/1] (1.18ns)   --->   "%tmp_271 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.145521, i7 1, i32 0.0945554, i7 2, i32 0.00310484, i7 3, i32 -0.0638716, i7 4, i32 0.192983, i7 5, i32 -0.222908, i7 6, i32 0.0751506, i7 7, i32 0.0357835, i7 8, i32 -0.00680686, i7 9, i32 -0.0663077, i7 10, i32 -0.00937991, i7 11, i32 0.0421375, i7 12, i32 -0.0352572, i7 13, i32 0.0153087, i7 14, i32 -0.0636997, i7 15, i32 -0.00206682, i7 16, i32 -0.16951, i7 17, i32 0.0206982, i7 18, i32 0.0153638, i7 19, i32 -0.0199721, i7 20, i32 0.0806845, i7 21, i32 0.082073, i7 22, i32 -0.0983834, i7 23, i32 -0.037741, i7 24, i32 0.00198465, i7 25, i32 0.0166284, i7 26, i32 0.0576403, i7 27, i32 0.133231, i7 28, i32 -0.0509023, i7 29, i32 -0.000531869, i7 30, i32 -0.14216, i7 31, i32 0.0753251, i7 32, i32 -0.112976, i7 33, i32 0.0178684, i7 34, i32 0.118058, i7 35, i32 -0.115102, i7 36, i32 -0.00538042, i7 37, i32 -0.0887727, i7 38, i32 0.0203433, i7 39, i32 0.0049003, i7 40, i32 0.092331, i7 41, i32 0.112497, i7 42, i32 0.0233024, i7 43, i32 -0.0887892, i7 44, i32 -0.0957461, i7 45, i32 -0.00418929, i7 46, i32 0.00413522, i7 47, i32 0.000617337, i7 48, i32 -0.00295369, i7 49, i32 -0.00105408, i7 50, i32 -0.0177651, i7 51, i32 -0.0336127, i7 52, i32 -0.0115996, i7 53, i32 0.186821, i7 54, i32 -0.00405363, i7 55, i32 -0.00843248, i7 56, i32 0.0530105, i7 57, i32 -0.0165457, i7 58, i32 -0.0244399, i7 59, i32 -0.0960343, i7 60, i32 0.144747, i7 61, i32 0.0261694, i7 62, i32 0.00115764, i7 63, i32 0.0604258, i7 64, i32 -0.00286606, i7 65, i32 0.0758145, i7 66, i32 -0.0956014, i7 67, i32 0.00111421, i7 68, i32 0.0774364, i7 69, i32 -0.000679077, i7 70, i32 -0.0304563, i7 71, i32 -0.076765, i7 72, i32 0.00123732, i7 73, i32 0.0211433, i7 74, i32 0.123743, i7 75, i32 -0.00162274, i7 76, i32 -0.0370246, i7 77, i32 0.0459634, i7 78, i32 -0.0347937, i7 79, i32 -0.0405311, i7 80, i32 -0.00650578, i7 81, i32 0.0446139, i7 82, i32 -0.0290512, i7 83, i32 -0.0587189, i7 84, i32 0.00480402, i7 85, i32 0.00587696, i7 86, i32 -0.0464483, i7 87, i32 0.0368887, i7 88, i32 0.02387, i7 89, i32 0.0307235, i7 90, i32 -0.000112801, i7 91, i32 0.0494148, i7 92, i32 -0.143469, i7 93, i32 -0.0337931, i7 94, i32 -0.000775283, i7 95, i32 -0.0740771, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 709 'sparsemux' 'tmp_271' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (1.18ns)   --->   "%tmp_272 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.108242, i7 1, i32 0.0492908, i7 2, i32 0.012475, i7 3, i32 -0.0836031, i7 4, i32 0.0888507, i7 5, i32 -0.180224, i7 6, i32 0.0541943, i7 7, i32 -0.00697977, i7 8, i32 -0.0370086, i7 9, i32 -0.250689, i7 10, i32 -0.00790981, i7 11, i32 -0.00956893, i7 12, i32 -0.0521466, i7 13, i32 -0.00448169, i7 14, i32 -0.0350864, i7 15, i32 -0.000206126, i7 16, i32 -0.086509, i7 17, i32 0.00985061, i7 18, i32 0.0077203, i7 19, i32 -0.0635796, i7 20, i32 0.0590683, i7 21, i32 0.0408373, i7 22, i32 -0.00803963, i7 23, i32 -0.0271638, i7 24, i32 0.00201007, i7 25, i32 0.0290853, i7 26, i32 0.0471518, i7 27, i32 0.174179, i7 28, i32 0.0379517, i7 29, i32 -0.02122, i7 30, i32 -0.120041, i7 31, i32 0.116922, i7 32, i32 -0.077931, i7 33, i32 0.0147973, i7 34, i32 0.0832823, i7 35, i32 -0.0838868, i7 36, i32 -0.0447545, i7 37, i32 0.00744071, i7 38, i32 0.0257102, i7 39, i32 -0.00959231, i7 40, i32 0.0273159, i7 41, i32 -0.0156579, i7 42, i32 0.0308337, i7 43, i32 -0.11249, i7 44, i32 -0.062412, i7 45, i32 -0.00682098, i7 46, i32 -0.0203529, i7 47, i32 -0.0731751, i7 48, i32 -0.00407381, i7 49, i32 -0.000320561, i7 50, i32 0.0200864, i7 51, i32 -0.0402953, i7 52, i32 -0.0174867, i7 53, i32 -0.0506448, i7 54, i32 -0.00786376, i7 55, i32 6.4305e-05, i7 56, i32 0.0353346, i7 57, i32 -0.0184668, i7 58, i32 -0.0370726, i7 59, i32 -0.0909209, i7 60, i32 0.145036, i7 61, i32 -0.002813, i7 62, i32 0.00971328, i7 63, i32 0.0572919, i7 64, i32 0.00299531, i7 65, i32 0.0293984, i7 66, i32 -0.0779386, i7 67, i32 0.00959653, i7 68, i32 0.0638385, i7 69, i32 0.00860809, i7 70, i32 -0.0489819, i7 71, i32 -0.0650799, i7 72, i32 -0.000685985, i7 73, i32 0.0258296, i7 74, i32 0.104657, i7 75, i32 -0.00092647, i7 76, i32 -0.0882984, i7 77, i32 0.0794029, i7 78, i32 -0.0239631, i7 79, i32 -0.0130441, i7 80, i32 -0.0147868, i7 81, i32 0.0158297, i7 82, i32 -0.0266175, i7 83, i32 -0.0345052, i7 84, i32 0.00699198, i7 85, i32 3.87722e-05, i7 86, i32 -0.0394492, i7 87, i32 0.0475876, i7 88, i32 0.0307074, i7 89, i32 0.0108504, i7 90, i32 -0.0029132, i7 91, i32 0.0356424, i7 92, i32 0.100979, i7 93, i32 -0.0334455, i7 94, i32 0.00756987, i7 95, i32 -0.0859527, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 710 'sparsemux' 'tmp_272' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 711 [1/1] (1.18ns)   --->   "%tmp_273 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0552433, i7 1, i32 0.0206363, i7 2, i32 0.0102256, i7 3, i32 -0.0838316, i7 4, i32 -0.0385934, i7 5, i32 -0.124221, i7 6, i32 0.0418709, i7 7, i32 -0.0144374, i7 8, i32 -0.0316941, i7 9, i32 0.231049, i7 10, i32 -0.00697658, i7 11, i32 0.00171852, i7 12, i32 -0.0572117, i7 13, i32 -0.0168664, i7 14, i32 0.000242059, i7 15, i32 0.00606388, i7 16, i32 0.106032, i7 17, i32 0.019701, i7 18, i32 -0.0052571, i7 19, i32 -0.0421603, i7 20, i32 -0.0175286, i7 21, i32 -0.0776925, i7 22, i32 0.0367062, i7 23, i32 0.0252776, i7 24, i32 0.00329013, i7 25, i32 0.0380663, i7 26, i32 0.0243003, i7 27, i32 0.0248806, i7 28, i32 0.0793192, i7 29, i32 -0.0140768, i7 30, i32 -0.0630851, i7 31, i32 -0.00828429, i7 32, i32 -0.0424869, i7 33, i32 -0.00419803, i7 34, i32 0.0506768, i7 35, i32 -0.0541051, i7 36, i32 -0.0106545, i7 37, i32 0.0459103, i7 38, i32 0.0142423, i7 39, i32 -0.0116248, i7 40, i32 -0.0208853, i7 41, i32 -0.039602, i7 42, i32 0.0257837, i7 43, i32 0.0082363, i7 44, i32 -0.0313379, i7 45, i32 0.00964885, i7 46, i32 -0.0353817, i7 47, i32 0.0686623, i7 48, i32 0.00860232, i7 49, i32 -0.00611952, i7 50, i32 0.0293999, i7 51, i32 -0.0366804, i7 52, i32 0.0170779, i7 53, i32 -0.13169, i7 54, i32 -0.00563467, i7 55, i32 0.00208972, i7 56, i32 0.0187878, i7 57, i32 -0.0183733, i7 58, i32 -0.0510601, i7 59, i32 -0.0847366, i7 60, i32 0.123198, i7 61, i32 -0.00267986, i7 62, i32 0.0112587, i7 63, i32 0.0525161, i7 64, i32 -0.00264574, i7 65, i32 -0.00927161, i7 66, i32 -0.0577921, i7 67, i32 0.0094146, i7 68, i32 0.0541073, i7 69, i32 0.0169427, i7 70, i32 -0.0528352, i7 71, i32 -0.0523095, i7 72, i32 0.00434946, i7 73, i32 0.0186411, i7 74, i32 0.0799369, i7 75, i32 -0.00541471, i7 76, i32 -0.108726, i7 77, i32 0.0904118, i7 78, i32 -0.0186293, i7 79, i32 -0.00226848, i7 80, i32 -0.0196576, i7 81, i32 -0.00746489, i7 82, i32 -0.024033, i7 83, i32 -0.00984387, i7 84, i32 0.0039314, i7 85, i32 -0.00691485, i7 86, i32 -0.00367296, i7 87, i32 0.0465633, i7 88, i32 0.0264722, i7 89, i32 0.00275257, i7 90, i32 0.000221152, i7 91, i32 0.0222461, i7 92, i32 -0.0167214, i7 93, i32 -0.0248684, i7 94, i32 0.0112669, i7 95, i32 -0.0708636, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 711 'sparsemux' 'tmp_273' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (1.18ns)   --->   "%tmp_274 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0328783, i7 1, i32 0.00943326, i7 2, i32 0.0175465, i7 3, i32 -0.085182, i7 4, i32 -0.109248, i7 5, i32 -0.0848133, i7 6, i32 0.0159671, i7 7, i32 -0.015001, i7 8, i32 -0.0272299, i7 9, i32 -0.0653168, i7 10, i32 -0.00838981, i7 11, i32 0.00630124, i7 12, i32 -0.0667005, i7 13, i32 -3.90567e-05, i7 14, i32 0.0235695, i7 15, i32 0.00352165, i7 16, i32 -0.0039813, i7 17, i32 0.0249084, i7 18, i32 0.00862557, i7 19, i32 0.0214486, i7 20, i32 -0.0343001, i7 21, i32 0.0311404, i7 22, i32 0.0357854, i7 23, i32 0.0116992, i7 24, i32 -0.00215296, i7 25, i32 0.0335638, i7 26, i32 0.0167589, i7 27, i32 -0.105135, i7 28, i32 0.0766166, i7 29, i32 -0.00586129, i7 30, i32 0.00718538, i7 31, i32 -0.0712472, i7 32, i32 -0.0426799, i7 33, i32 -0.0188085, i7 34, i32 0.033788, i7 35, i32 -0.022002, i7 36, i32 -0.00607542, i7 37, i32 -0.00172305, i7 38, i32 0.00927117, i7 39, i32 -0.0512227, i7 40, i32 -0.00614806, i7 41, i32 0.0174824, i7 42, i32 0.0485041, i7 43, i32 0.0665087, i7 44, i32 -0.0116746, i7 45, i32 0.015738, i7 46, i32 -0.0411632, i7 47, i32 -0.0293178, i7 48, i32 0.00500279, i7 49, i32 -0.00394222, i7 50, i32 0.00175648, i7 51, i32 -0.036748, i7 52, i32 -0.00143047, i7 53, i32 -0.0137334, i7 54, i32 -0.00810646, i7 55, i32 0.00492181, i7 56, i32 -0.0003819, i7 57, i32 -0.00904171, i7 58, i32 -0.0589168, i7 59, i32 -0.0798583, i7 60, i32 0.0867533, i7 61, i32 -0.00578321, i7 62, i32 0.0186077, i7 63, i32 0.0319048, i7 64, i32 -0.00728792, i7 65, i32 -0.0289332, i7 66, i32 -0.057944, i7 67, i32 0.0169397, i7 68, i32 0.0564782, i7 69, i32 0.0379046, i7 70, i32 -0.0616502, i7 71, i32 -0.0398125, i7 72, i32 -0.00819545, i7 73, i32 0.017623, i7 74, i32 0.0505677, i7 75, i32 -0.00344943, i7 76, i32 -0.0964949, i7 77, i32 0.0900577, i7 78, i32 -0.0198964, i7 79, i32 0.00587604, i7 80, i32 -0.00958741, i7 81, i32 -0.0416265, i7 82, i32 -0.0332139, i7 83, i32 0.0114574, i7 84, i32 0.00610814, i7 85, i32 -0.0223043, i7 86, i32 0.0256942, i7 87, i32 0.0543314, i7 88, i32 0.0134234, i7 89, i32 -0.0115086, i7 90, i32 0.000273815, i7 91, i32 0.0154152, i7 92, i32 -0.0199935, i7 93, i32 -0.00421131, i7 94, i32 0.00868542, i7 95, i32 -0.0694118, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 712 'sparsemux' 'tmp_274' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 713 [1/1] (1.18ns)   --->   "%tmp_275 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.01239, i7 1, i32 -0.0406205, i7 2, i32 -0.0891051, i7 3, i32 0.079072, i7 4, i32 -0.0038962, i7 5, i32 -0.0483769, i7 6, i32 0.0389187, i7 7, i32 0.0372255, i7 8, i32 -0.0195267, i7 9, i32 -0.0141185, i7 10, i32 -0.0123849, i7 11, i32 -0.0087489, i7 12, i32 0.0304451, i7 13, i32 0.025247, i7 14, i32 0.0200606, i7 15, i32 -0.0173114, i7 16, i32 -0.00180641, i7 17, i32 -0.0349161, i7 18, i32 0.0445514, i7 19, i32 -0.0276292, i7 20, i32 -0.0552482, i7 21, i32 0.0163645, i7 22, i32 0.00783241, i7 23, i32 -0.036997, i7 24, i32 0.011661, i7 25, i32 -0.0231859, i7 26, i32 -0.0703022, i7 27, i32 0.0179381, i7 28, i32 0.0676697, i7 29, i32 -0.00923112, i7 30, i32 0.0735357, i7 31, i32 -0.0968257, i7 32, i32 -0.0150602, i7 33, i32 -0.0467884, i7 34, i32 -0.155986, i7 35, i32 0.0885101, i7 36, i32 0.0301476, i7 37, i32 -0.00458789, i7 38, i32 -0.0412183, i7 39, i32 -0.00441, i7 40, i32 0.00117524, i7 41, i32 -0.00852067, i7 42, i32 -0.0240048, i7 43, i32 -0.00457374, i7 44, i32 -0.0493144, i7 45, i32 0.000501706, i7 46, i32 0.00713182, i7 47, i32 -0.0060052, i7 48, i32 -0.00439539, i7 49, i32 0.0316429, i7 50, i32 0.000310419, i7 51, i32 -0.0153728, i7 52, i32 0.000156854, i7 53, i32 0.0482378, i7 54, i32 -0.0220865, i7 55, i32 0.0526199, i7 56, i32 -0.00736872, i7 57, i32 -0.0229618, i7 58, i32 0.0295681, i7 59, i32 -0.00801118, i7 60, i32 -0.0573324, i7 61, i32 -0.00862754, i7 62, i32 0.0147905, i7 63, i32 -0.0176168, i7 64, i32 -0.0121003, i7 65, i32 -0.0542487, i7 66, i32 0.0623157, i7 67, i32 -0.0229434, i7 68, i32 -0.0216096, i7 69, i32 -0.0488426, i7 70, i32 0.1707, i7 71, i32 -0.0738081, i7 72, i32 -0.0087398, i7 73, i32 -0.0525864, i7 74, i32 -0.0994622, i7 75, i32 -0.00562297, i7 76, i32 0.0689967, i7 77, i32 -0.086317, i7 78, i32 -0.00430895, i7 79, i32 0.0294105, i7 80, i32 0.0300679, i7 81, i32 -0.000639622, i7 82, i32 -0.0372307, i7 83, i32 -0.0316179, i7 84, i32 0.0201818, i7 85, i32 0.0242593, i7 86, i32 0.00897004, i7 87, i32 -0.0495305, i7 88, i32 -0.00226536, i7 89, i32 -0.000383878, i7 90, i32 0.039394, i7 91, i32 0.0022118, i7 92, i32 -0.0176474, i7 93, i32 -0.00932866, i7 94, i32 -0.00708453, i7 95, i32 0.0318377, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 713 'sparsemux' 'tmp_275' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (1.18ns)   --->   "%tmp_276 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0420756, i7 1, i32 -0.00229955, i7 2, i32 -0.0536018, i7 3, i32 0.0686806, i7 4, i32 -0.0314893, i7 5, i32 -0.082657, i7 6, i32 0.0308944, i7 7, i32 -0.0751363, i7 8, i32 -0.0145756, i7 9, i32 0.0445052, i7 10, i32 -0.00931993, i7 11, i32 0.0792208, i7 12, i32 0.0412967, i7 13, i32 0.0316499, i7 14, i32 0.0482365, i7 15, i32 0.00679326, i7 16, i32 -0.00656746, i7 17, i32 -0.0179788, i7 18, i32 0.0707629, i7 19, i32 -0.0195643, i7 20, i32 -0.0232509, i7 21, i32 -0.0677315, i7 22, i32 0.0259874, i7 23, i32 0.127165, i7 24, i32 0.0058186, i7 25, i32 -0.0196727, i7 26, i32 -0.0430432, i7 27, i32 0.0307013, i7 28, i32 0.0868022, i7 29, i32 0.0252707, i7 30, i32 0.123227, i7 31, i32 0.0101767, i7 32, i32 -0.0360573, i7 33, i32 -0.0275751, i7 34, i32 -0.165014, i7 35, i32 0.0677117, i7 36, i32 0.0600651, i7 37, i32 -0.0652554, i7 38, i32 -0.0362571, i7 39, i32 -0.0023972, i7 40, i32 0.00885051, i7 41, i32 0.0585857, i7 42, i32 0.00223372, i7 43, i32 -0.103464, i7 44, i32 -0.0643721, i7 45, i32 0.00509657, i7 46, i32 -0.0018449, i7 47, i32 -0.00129087, i7 48, i32 0.000557162, i7 49, i32 0.0674, i7 50, i32 0.00979217, i7 51, i32 -0.019869, i7 52, i32 1.29861e-05, i7 53, i32 -0.0329703, i7 54, i32 0.0212201, i7 55, i32 0.0576068, i7 56, i32 -0.00159171, i7 57, i32 -0.0267393, i7 58, i32 0.0295477, i7 59, i32 -0.0089145, i7 60, i32 -0.0473983, i7 61, i32 -0.0205934, i7 62, i32 0.0122622, i7 63, i32 -0.00936145, i7 64, i32 -0.00790628, i7 65, i32 -0.0176735, i7 66, i32 0.0371542, i7 67, i32 -0.0254658, i7 68, i32 -0.00369247, i7 69, i32 -0.0545201, i7 70, i32 0.205899, i7 71, i32 -0.0692024, i7 72, i32 -0.0178182, i7 73, i32 -0.0580048, i7 74, i32 -0.128495, i7 75, i32 0.00091484, i7 76, i32 0.0510264, i7 77, i32 -0.0858177, i7 78, i32 -0.00807743, i7 79, i32 -0.0224194, i7 80, i32 0.0123996, i7 81, i32 -0.00311689, i7 82, i32 -0.0446727, i7 83, i32 -0.0566641, i7 84, i32 0.0146815, i7 85, i32 0.00959442, i7 86, i32 0.00336057, i7 87, i32 -0.0586983, i7 88, i32 -0.000633052, i7 89, i32 0.0257746, i7 90, i32 0.0303223, i7 91, i32 0.0121484, i7 92, i32 -0.00737581, i7 93, i32 -0.00337947, i7 94, i32 -0.000374544, i7 95, i32 0.0913877, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 714 'sparsemux' 'tmp_276' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (1.18ns)   --->   "%tmp_277 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0760306, i7 1, i32 0.102291, i7 2, i32 -0.0711251, i7 3, i32 0.0844052, i7 4, i32 -0.0679941, i7 5, i32 -0.123334, i7 6, i32 0.0387835, i7 7, i32 -0.0929976, i7 8, i32 -0.00513993, i7 9, i32 -0.0458584, i7 10, i32 -0.00702618, i7 11, i32 -0.11746, i7 12, i32 0.0289131, i7 13, i32 -0.0344068, i7 14, i32 0.0767126, i7 15, i32 0.0125078, i7 16, i32 0.00402138, i7 17, i32 -0.0320978, i7 18, i32 -0.189992, i7 19, i32 0.0217695, i7 20, i32 0.105692, i7 21, i32 0.138171, i7 22, i32 0.0600412, i7 23, i32 0.0737663, i7 24, i32 0.00904492, i7 25, i32 -0.0291615, i7 26, i32 -0.0368709, i7 27, i32 0.0227683, i7 28, i32 0.0442568, i7 29, i32 0.0489156, i7 30, i32 0.148811, i7 31, i32 0.184709, i7 32, i32 -0.0713551, i7 33, i32 -0.0172979, i7 34, i32 -0.106901, i7 35, i32 0.0747564, i7 36, i32 -0.0604415, i7 37, i32 -0.0338279, i7 38, i32 -0.0225201, i7 39, i32 -0.00592744, i7 40, i32 0.0469719, i7 41, i32 -0.0249017, i7 42, i32 0.00580193, i7 43, i32 -0.0829192, i7 44, i32 -0.0999679, i7 45, i32 0.00818917, i7 46, i32 0.00539848, i7 47, i32 0.0302984, i7 48, i32 0.000925042, i7 49, i32 0.082804, i7 50, i32 -0.00256996, i7 51, i32 -0.0196039, i7 52, i32 -0.0116799, i7 53, i32 -0.154205, i7 54, i32 0.0619333, i7 55, i32 0.0463797, i7 56, i32 0.0116915, i7 57, i32 -0.0196604, i7 58, i32 0.0382745, i7 59, i32 -0.0245403, i7 60, i32 -0.0442184, i7 61, i32 -0.00698313, i7 62, i32 -0.000284739, i7 63, i32 -0.00893394, i7 64, i32 -0.00566184, i7 65, i32 0.0327044, i7 66, i32 -0.00388428, i7 67, i32 -0.0219971, i7 68, i32 0.00753243, i7 69, i32 -0.0567708, i7 70, i32 0.209746, i7 71, i32 -0.075153, i7 72, i32 -0.0168786, i7 73, i32 -0.0603041, i7 74, i32 -0.128055, i7 75, i32 -0.00447406, i7 76, i32 0.045404, i7 77, i32 -0.0857749, i7 78, i32 -0.0157192, i7 79, i32 -0.0906572, i7 80, i32 -0.030257, i7 81, i32 0.0194667, i7 82, i32 -0.0419739, i7 83, i32 -0.0668174, i7 84, i32 0.0097298, i7 85, i32 0.0126148, i7 86, i32 0.0049217, i7 87, i32 -0.0713673, i7 88, i32 -0.00534208, i7 89, i32 0.0628311, i7 90, i32 0.00716709, i7 91, i32 0.018979, i7 92, i32 0.0563824, i7 93, i32 0.00369909, i7 94, i32 -0.00427121, i7 95, i32 0.140971, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 715 'sparsemux' 'tmp_277' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 716 [1/1] (1.18ns)   --->   "%tmp_278 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.123854, i7 1, i32 0.204775, i7 2, i32 -0.0525949, i7 3, i32 0.0717487, i7 4, i32 -0.127429, i7 5, i32 -0.151924, i7 6, i32 0.030503, i7 7, i32 -0.0342563, i7 8, i32 0.0153446, i7 9, i32 -0.0592721, i7 10, i32 -0.0115403, i7 11, i32 -0.00618057, i7 12, i32 0.0068284, i7 13, i32 -0.0350765, i7 14, i32 0.0586287, i7 15, i32 0.0307324, i7 16, i32 -0.00184142, i7 17, i32 -0.0160587, i7 18, i32 -0.0235377, i7 19, i32 0.0609246, i7 20, i32 0.171672, i7 21, i32 -0.105978, i7 22, i32 0.126642, i7 23, i32 -0.268679, i7 24, i32 0.00596545, i7 25, i32 -0.0229424, i7 26, i32 -0.0277884, i7 27, i32 -0.00128414, i7 28, i32 0.000229934, i7 29, i32 0.0675008, i7 30, i32 0.0736497, i7 31, i32 0.127792, i7 32, i32 -0.101748, i7 33, i32 -0.00499928, i7 34, i32 -0.0362122, i7 35, i32 0.0903292, i7 36, i32 -0.102028, i7 37, i32 0.111471, i7 38, i32 0.0531101, i7 39, i32 0.00498846, i7 40, i32 0.0559009, i7 41, i32 -0.120221, i7 42, i32 -0.00216866, i7 43, i32 0.0998119, i7 44, i32 -0.127968, i7 45, i32 -0.00114958, i7 46, i32 0.00472357, i7 47, i32 -0.0685026, i7 48, i32 -0.000840878, i7 49, i32 -0.0259247, i7 50, i32 -0.0369029, i7 51, i32 -0.0126621, i7 52, i32 -0.00711651, i7 53, i32 -0.145025, i7 54, i32 0.0721849, i7 55, i32 0.0282618, i7 56, i32 0.0340688, i7 57, i32 -0.0315085, i7 58, i32 0.0422243, i7 59, i32 -0.0406579, i7 60, i32 -0.0294881, i7 61, i32 0.0071676, i7 62, i32 -0.00464884, i7 63, i32 -0.00978637, i7 64, i32 -0.000665922, i7 65, i32 0.100539, i7 66, i32 -0.0537818, i7 67, i32 -0.0149875, i7 68, i32 0.0215148, i7 69, i32 -0.0580689, i7 70, i32 0.172717, i7 71, i32 -0.0701421, i7 72, i32 -0.0110782, i7 73, i32 -0.0552714, i7 74, i32 -0.0809069, i7 75, i32 -0.000789555, i7 76, i32 0.0428061, i7 77, i32 -0.083345, i7 78, i32 -0.0260387, i7 79, i32 0.151705, i7 80, i32 -0.078975, i7 81, i32 0.0491673, i7 82, i32 -0.0438212, i7 83, i32 -0.0833718, i7 84, i32 0.00392833, i7 85, i32 0.012758, i7 86, i32 0.00407848, i7 87, i32 -0.057483, i7 88, i32 -0.0222416, i7 89, i32 0.0887707, i7 90, i32 -0.0133769, i7 91, i32 0.0248907, i7 92, i32 -0.0462265, i7 93, i32 0.0014842, i7 94, i32 -0.00885566, i7 95, i32 0.135628, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 716 'sparsemux' 'tmp_278' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (1.18ns)   --->   "%tmp_279 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.159535, i7 1, i32 0.242408, i7 2, i32 -0.0358808, i7 3, i32 0.0266303, i7 4, i32 -0.135805, i7 5, i32 -0.172388, i7 6, i32 0.0389372, i7 7, i32 0.0628637, i7 8, i32 0.0230794, i7 9, i32 0.212633, i7 10, i32 -0.00825795, i7 11, i32 0.148756, i7 12, i32 -0.0348085, i7 13, i32 0.0127357, i7 14, i32 0.0103988, i7 15, i32 0.0281903, i7 16, i32 -0.0518693, i7 17, i32 0.0200396, i7 18, i32 0.186141, i7 19, i32 0.0941423, i7 20, i32 0.113723, i7 21, i32 -0.0432981, i7 22, i32 0.14558, i7 23, i32 -0.0196819, i7 24, i32 -0.00022411, i7 25, i32 0.000896025, i7 26, i32 -0.00906506, i7 27, i32 -0.0380347, i7 28, i32 -0.0599123, i7 29, i32 0.0818158, i7 30, i32 -0.0422014, i7 31, i32 -0.146057, i7 32, i32 -0.125527, i7 33, i32 0.00799165, i7 34, i32 0.0284943, i7 35, i32 0.100538, i7 36, i32 -0.0112375, i7 37, i32 0.133498, i7 38, i32 0.141597, i7 39, i32 0.000230225, i7 40, i32 -0.0718369, i7 41, i32 -0.0546061, i7 42, i32 -0.00899238, i7 43, i32 0.158512, i7 44, i32 -0.126574, i7 45, i32 0.00786387, i7 46, i32 0.00327215, i7 47, i32 0.14391, i7 48, i32 0.00281294, i7 49, i32 -0.0957535, i7 50, i32 -0.0816404, i7 51, i32 -0.0119824, i7 52, i32 0.00207085, i7 53, i32 0.0280131, i7 54, i32 0.0368947, i7 55, i32 -0.00166649, i7 56, i32 0.0643937, i7 57, i32 -0.0257967, i7 58, i32 0.0357337, i7 59, i32 -0.0539705, i7 60, i32 -0.00386212, i7 61, i32 0.0433108, i7 62, i32 -0.0157922, i7 63, i32 -0.0189781, i7 64, i32 -0.00256605, i7 65, i32 0.165107, i7 66, i32 -0.101356, i7 67, i32 -0.0252313, i7 68, i32 0.0432376, i7 69, i32 -0.0497033, i7 70, i32 0.102511, i7 71, i32 -0.0719082, i7 72, i32 -0.00598683, i7 73, i32 -0.0502986, i7 74, i32 -0.0119522, i7 75, i32 0.000914634, i7 76, i32 0.0376412, i7 77, i32 -0.0710875, i7 78, i32 -0.03084, i7 79, i32 -0.0646275, i7 80, i32 -0.033423, i7 81, i32 0.0534972, i7 82, i32 -0.0400239, i7 83, i32 -0.0948523, i7 84, i32 0.00686253, i7 85, i32 0.00953391, i7 86, i32 -0.00419502, i7 87, i32 -0.0220221, i7 88, i32 -0.0379462, i7 89, i32 0.103412, i7 90, i32 -0.020923, i7 91, i32 0.040726, i7 92, i32 -0.0629743, i7 93, i32 0.0042595, i7 94, i32 -0.0132998, i7 95, i32 0.0750954, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 717 'sparsemux' 'tmp_279' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (1.18ns)   --->   "%tmp_280 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.1182, i7 1, i32 0.177809, i7 2, i32 -0.0402676, i7 3, i32 -0.0142558, i7 4, i32 -0.0193005, i7 5, i32 -0.175126, i7 6, i32 0.0327003, i7 7, i32 0.0588035, i7 8, i32 0.0351899, i7 9, i32 -0.228867, i7 10, i32 -0.00941862, i7 11, i32 -0.103255, i7 12, i32 -0.0851347, i7 13, i32 -0.00352662, i7 14, i32 -0.0253063, i7 15, i32 0.0179048, i7 16, i32 0.14544, i7 17, i32 0.0419422, i7 18, i32 0.0256785, i7 19, i32 0.0438025, i7 20, i32 0.0373979, i7 21, i32 0.199123, i7 22, i32 0.0749421, i7 23, i32 0.19445, i7 24, i32 0.00421029, i7 25, i32 0.0200779, i7 26, i32 0.00883661, i7 27, i32 -0.11788, i7 28, i32 -0.138412, i7 29, i32 0.0773401, i7 30, i32 -0.147537, i7 31, i32 -0.208459, i7 32, i32 -0.155632, i7 33, i32 0.0158771, i7 34, i32 0.0822017, i7 35, i32 0.0933531, i7 36, i32 0.0588061, i7 37, i32 -0.0672002, i7 38, i32 0.190691, i7 39, i32 -0.00230628, i7 40, i32 -0.142219, i7 41, i32 0.0972087, i7 42, i32 -0.0290485, i7 43, i32 0.0696292, i7 44, i32 -0.105738, i7 45, i32 -0.00140926, i7 46, i32 -0.000564498, i7 47, i32 -0.190302, i7 48, i32 -0.00187954, i7 49, i32 -0.058748, i7 50, i32 -0.101831, i7 51, i32 -0.00947449, i7 52, i32 -0.000211577, i7 53, i32 0.272038, i7 54, i32 0.00142921, i7 55, i32 -0.0239528, i7 56, i32 0.096091, i7 57, i32 -0.0238476, i7 58, i32 0.0157221, i7 59, i32 -0.0737773, i7 60, i32 0.0435108, i7 61, i32 -0.011697, i7 62, i32 -0.0272579, i7 63, i32 -0.0294114, i7 64, i32 0.00183539, i7 65, i32 0.197581, i7 66, i32 -0.116984, i7 67, i32 -0.0447497, i7 68, i32 0.0680005, i7 69, i32 -0.0363434, i7 70, i32 0.0296525, i7 71, i32 -0.0657863, i7 72, i32 -0.00603537, i7 73, i32 -0.0381861, i7 74, i32 0.0493014, i7 75, i32 -0.00188858, i7 76, i32 0.0394926, i7 77, i32 -0.0451553, i7 78, i32 -0.0284674, i7 79, i32 -0.00120662, i7 80, i32 0.0292271, i7 81, i32 0.0465279, i7 82, i32 -0.0360781, i7 83, i32 -0.0920932, i7 84, i32 0.00222918, i7 85, i32 0.0155615, i7 86, i32 -0.0378215, i7 87, i32 0.00174205, i7 88, i32 -0.0345155, i7 89, i32 0.0782942, i7 90, i32 -0.0200925, i7 91, i32 0.0554209, i7 92, i32 0.163207, i7 93, i32 -0.0301127, i7 94, i32 -0.0133409, i7 95, i32 0.00226728, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 718 'sparsemux' 'tmp_280' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (1.18ns)   --->   "%tmp_281 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0207542, i7 1, i32 0.0776887, i7 2, i32 -0.0197591, i7 3, i32 -0.0448612, i7 4, i32 0.142922, i7 5, i32 -0.158955, i7 6, i32 0.041508, i7 7, i32 0.0376233, i7 8, i32 0.038478, i7 9, i32 -0.0347343, i7 10, i32 -0.00979296, i7 11, i32 -0.034482, i7 12, i32 -0.126413, i7 13, i32 -0.0185459, i7 14, i32 -0.0607058, i7 15, i32 0.00261003, i7 16, i32 0.0527677, i7 17, i32 0.0503545, i7 18, i32 -0.0904966, i7 19, i32 -0.0315782, i7 20, i32 -0.0172349, i7 21, i32 -0.224651, i7 22, i32 -0.0529014, i7 23, i32 0.00719718, i7 24, i32 0.00972307, i7 25, i32 0.0324394, i7 26, i32 0.0352305, i7 27, i32 -0.140635, i7 28, i32 -0.13725, i7 29, i32 0.0593942, i7 30, i32 -0.207036, i7 31, i32 0.0254063, i7 32, i32 -0.184485, i7 33, i32 0.0167855, i7 34, i32 0.109056, i7 35, i32 0.0947774, i7 36, i32 0.120327, i7 37, i32 -0.164949, i7 38, i32 0.18868, i7 39, i32 0.00444132, i7 40, i32 -0.0368356, i7 41, i32 0.120297, i7 42, i32 -0.0251861, i7 43, i32 -0.00880644, i7 44, i32 -0.0931951, i7 45, i32 0.000477073, i7 46, i32 0.00694369, i7 47, i32 0.109063, i7 48, i32 0.00134589, i7 49, i32 -0.00863922, i7 50, i32 -0.083776, i7 51, i32 -0.0228825, i7 52, i32 0.0299006, i7 53, i32 0.371042, i7 54, i32 -0.0114318, i7 55, i32 -0.0367835, i7 56, i32 0.10879, i7 57, i32 -0.0269969, i7 58, i32 -0.00743566, i7 59, i32 -0.0807154, i7 60, i32 0.0904985, i7 61, i32 0.00595626, i7 62, i32 -0.023439, i7 63, i32 -0.00563189, i7 64, i32 0.00227155, i7 65, i32 0.173872, i7 66, i32 -0.110449, i7 67, i32 6.0149e-06, i7 68, i32 0.0710265, i7 69, i32 -0.0125604, i7 70, i32 -0.0303914, i7 71, i32 -0.0654252, i7 72, i32 -0.00737667, i7 73, i32 -0.0235583, i7 74, i32 0.0985904, i7 75, i32 -2.84408e-05, i7 76, i32 0.0239525, i7 77, i32 0.00207621, i7 78, i32 -0.0287335, i7 79, i32 0.0409838, i7 80, i32 0.0386399, i7 81, i32 0.035293, i7 82, i32 -0.0237512, i7 83, i32 -0.0848633, i7 84, i32 0.00867764, i7 85, i32 0.0170253, i7 86, i32 -0.0579975, i7 87, i32 0.0236817, i7 88, i32 -0.0201224, i7 89, i32 0.0407925, i7 90, i32 -0.0101866, i7 91, i32 0.050489, i7 92, i32 -0.123559, i7 93, i32 -0.0811952, i7 94, i32 -0.00921547, i7 95, i32 -0.0521597, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 719 'sparsemux' 'tmp_281' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (1.18ns)   --->   "%tmp_282 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0662914, i7 1, i32 0.0138988, i7 2, i32 0.0186001, i7 3, i32 -0.0819196, i7 4, i32 0.233158, i7 5, i32 -0.115468, i7 6, i32 0.0514059, i7 7, i32 0.0273098, i7 8, i32 0.0175375, i7 9, i32 0.341441, i7 10, i32 -0.0072664, i7 11, i32 0.0561821, i7 12, i32 -0.124471, i7 13, i32 0.0108572, i7 14, i32 -0.087782, i7 15, i32 -0.00136488, i7 16, i32 -0.238062, i7 17, i32 0.0438775, i7 18, i32 -0.030087, i7 19, i32 -0.0621783, i7 20, i32 -0.092096, i7 21, i32 0.103926, i7 22, i32 -0.135178, i7 23, i32 -0.0212782, i7 24, i32 0.000152102, i7 25, i32 0.0333008, i7 26, i32 0.0500932, i7 27, i32 -0.048397, i7 28, i32 -0.0688043, i7 29, i32 0.024749, i7 30, i32 -0.177301, i7 31, i32 0.0856137, i7 32, i32 -0.178895, i7 33, i32 0.0273758, i7 34, i32 0.107699, i7 35, i32 0.108562, i7 36, i32 0.00114803, i7 37, i32 -0.0323205, i7 38, i32 0.144504, i7 39, i32 0.00494848, i7 40, i32 0.0857915, i7 41, i32 -0.0147564, i7 42, i32 0.00878814, i7 43, i32 -0.137809, i7 44, i32 -0.0685448, i7 45, i32 -0.0028532, i7 46, i32 0.000372882, i7 47, i32 0.0427466, i7 48, i32 0.00577348, i7 49, i32 0.00372401, i7 50, i32 -0.0367846, i7 51, i32 -0.0353425, i7 52, i32 -0.0662619, i7 53, i32 0.171102, i7 54, i32 -0.002517, i7 55, i32 -0.0411994, i7 56, i32 0.0944215, i7 57, i32 -0.0226799, i7 58, i32 -0.0293425, i7 59, i32 -0.079991, i7 60, i32 0.128647, i7 61, i32 0.0266684, i7 62, i32 -0.00492376, i7 63, i32 0.0405048, i7 64, i32 -0.00537115, i7 65, i32 0.118018, i7 66, i32 -0.0985024, i7 67, i32 0.0139935, i7 68, i32 0.0675685, i7 69, i32 0.0127722, i7 70, i32 -0.0628321, i7 71, i32 -0.0568199, i7 72, i32 -0.00953908, i7 73, i32 -0.0161521, i7 74, i32 0.118612, i7 75, i32 0.00222349, i7 76, i32 -0.00862713, i7 77, i32 0.0531408, i7 78, i32 -0.0212235, i7 79, i32 -0.0511927, i7 80, i32 0.00713387, i7 81, i32 0.0292321, i7 82, i32 -0.0172918, i7 83, i32 -0.0684222, i7 84, i32 0.00749377, i7 85, i32 0.0229856, i7 86, i32 -0.0557259, i7 87, i32 0.0454286, i7 88, i32 0.00107401, i7 89, i32 0.00784087, i7 90, i32 -0.00538039, i7 91, i32 0.0454742, i7 92, i32 -0.00537816, i7 93, i32 -0.0882202, i7 94, i32 0.00430141, i7 95, i32 -0.0852726, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 720 'sparsemux' 'tmp_282' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (1.18ns)   --->   "%tmp_283 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0975489, i7 1, i32 -0.0184266, i7 2, i32 0.0270555, i7 3, i32 -0.0947738, i7 4, i32 0.188931, i7 5, i32 -0.0418422, i7 6, i32 0.035391, i7 7, i32 -0.0219122, i7 8, i32 -0.0176107, i7 9, i32 -0.298911, i7 10, i32 -0.00718828, i7 11, i32 -0.0157776, i7 12, i32 -0.0940133, i7 13, i32 0.0256248, i7 14, i32 -0.0742475, i7 15, i32 -0.00236186, i7 16, i32 -0.00632783, i7 17, i32 0.0230263, i7 18, i32 0.0130848, i7 19, i32 -0.0821649, i7 20, i32 -0.135617, i7 21, i32 0.0274965, i7 22, i32 -0.140964, i7 23, i32 -0.0395157, i7 24, i32 -0.00151339, i7 25, i32 0.0365895, i7 26, i32 0.0418275, i7 27, i32 0.118066, i7 28, i32 0.0426634, i7 29, i32 0.00124688, i7 30, i32 -0.106791, i7 31, i32 0.130154, i7 32, i32 -0.158453, i7 33, i32 0.0370989, i7 34, i32 0.0761226, i7 35, i32 0.108828, i7 36, i32 -0.0604082, i7 37, i32 0.0905033, i7 38, i32 0.0846832, i7 39, i32 -0.00437475, i7 40, i32 0.0750566, i7 41, i32 -0.0530355, i7 42, i32 0.0217849, i7 43, i32 -0.162305, i7 44, i32 -0.0475079, i7 45, i32 -0.0126412, i7 46, i32 -0.0222574, i7 47, i32 -0.133766, i7 48, i32 -0.00521375, i7 49, i32 0.00052218, i7 50, i32 0.0144174, i7 51, i32 -0.0542771, i7 52, i32 -0.01299, i7 53, i32 -0.0801877, i7 54, i32 0.000277271, i7 55, i32 -0.0324562, i7 56, i32 0.0568137, i7 57, i32 -0.0180669, i7 58, i32 -0.0444151, i7 59, i32 -0.0803778, i7 60, i32 0.138878, i7 61, i32 -0.00444086, i7 62, i32 0.00264077, i7 63, i32 0.0640829, i7 64, i32 0.00481183, i7 65, i32 0.0532502, i7 66, i32 -0.0726636, i7 67, i32 -0.0164154, i7 68, i32 0.058531, i7 69, i32 0.0250132, i7 70, i32 -0.0746142, i7 71, i32 -0.0493768, i7 72, i32 -0.00349069, i7 73, i32 -0.00457212, i7 74, i32 0.100101, i7 75, i32 -0.00236592, i7 76, i32 -0.0378931, i7 77, i32 0.0975607, i7 78, i32 -0.0161214, i7 79, i32 0.0163235, i7 80, i32 -0.011017, i7 81, i32 -0.0128246, i7 82, i32 -0.0167636, i7 83, i32 -0.0520585, i7 84, i32 0.00498578, i7 85, i32 0.0105083, i7 86, i32 -0.0370944, i7 87, i32 0.0615013, i7 88, i32 0.0182761, i7 89, i32 -0.00530995, i7 90, i32 0.000377526, i7 91, i32 0.035102, i7 92, i32 0.0978462, i7 93, i32 -0.0574527, i7 94, i32 0.00512182, i7 95, i32 -0.0844136, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 721 'sparsemux' 'tmp_283' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (1.18ns)   --->   "%tmp_284 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0930444, i7 1, i32 -0.0221317, i7 2, i32 0.00977387, i7 3, i32 -0.0946999, i7 4, i32 0.0571971, i7 5, i32 0.0120833, i7 6, i32 0.0286023, i7 7, i32 -0.0226118, i7 8, i32 -0.0298211, i7 9, i32 0.0144036, i7 10, i32 -0.00783053, i7 11, i32 0.00381395, i7 12, i32 -0.0521281, i7 13, i32 0.00300863, i7 14, i32 -0.0312555, i7 15, i32 0.00600763, i7 16, i32 0.13629, i7 17, i32 0.0217925, i7 18, i32 0.00183392, i7 19, i32 -0.0284754, i7 20, i32 -0.0685788, i7 21, i32 -0.074641, i7 22, i32 -0.0786249, i7 23, i32 -0.0289812, i7 24, i32 -7.59578e-05, i7 25, i32 0.0279455, i7 26, i32 0.0261091, i7 27, i32 0.18482, i7 28, i32 0.100814, i7 29, i32 0.00253796, i7 30, i32 -0.0153126, i7 31, i32 -0.00227245, i7 32, i32 -0.12181, i7 33, i32 0.0280139, i7 34, i32 0.0527896, i7 35, i32 0.0779416, i7 36, i32 -0.0113128, i7 37, i32 0.0531935, i7 38, i32 0.0399628, i7 39, i32 -0.00471307, i7 40, i32 -0.00797231, i7 41, i32 0.0087246, i7 42, i32 0.0238382, i7 43, i32 0.00171746, i7 44, i32 -0.020094, i7 45, i32 -0.00106868, i7 46, i32 -0.02308, i7 47, i32 0.110358, i7 48, i32 -0.000153976, i7 49, i32 0.00214853, i7 50, i32 0.0375303, i7 51, i32 -0.0466742, i7 52, i32 0.032499, i7 53, i32 -0.131834, i7 54, i32 -0.00468067, i7 55, i32 -0.0213664, i7 56, i32 0.0298612, i7 57, i32 -0.0133377, i7 58, i32 -0.0598446, i7 59, i32 -0.0736984, i7 60, i32 0.118869, i7 61, i32 -0.00455053, i7 62, i32 0.0107668, i7 63, i32 0.051721, i7 64, i32 -0.000785069, i7 65, i32 0.00723788, i7 66, i32 -0.0552232, i7 67, i32 0.00821677, i7 68, i32 0.0487205, i7 69, i32 0.0325935, i7 70, i32 -0.0781805, i7 71, i32 -0.0307041, i7 72, i32 -0.00341313, i7 73, i32 -0.00103766, i7 74, i32 0.0792703, i7 75, i32 -0.00369991, i7 76, i32 -0.040623, i7 77, i32 0.113897, i7 78, i32 -0.00948871, i7 79, i32 0.00118762, i7 80, i32 -0.0162703, i7 81, i32 -0.0390066, i7 82, i32 -0.0174801, i7 83, i32 -0.0193092, i7 84, i32 -0.000466262, i7 85, i32 -0.00318706, i7 86, i32 0.00738766, i7 87, i32 0.0625216, i7 88, i32 0.0204656, i7 89, i32 -0.00473484, i7 90, i32 -0.000958501, i7 91, i32 0.0221895, i7 92, i32 -0.0887682, i7 93, i32 -0.0325438, i7 94, i32 0.0117316, i7 95, i32 -0.0792365, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 722 'sparsemux' 'tmp_284' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 723 [1/1] (1.18ns)   --->   "%tmp_285 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.071351, i7 1, i32 -0.0135979, i7 2, i32 0.0301003, i7 3, i32 -0.103848, i7 4, i32 -0.0582106, i7 5, i32 0.0524628, i7 6, i32 -0.00525889, i7 7, i32 -0.0117749, i7 8, i32 -0.0323835, i7 9, i32 0.0740432, i7 10, i32 -0.00584884, i7 11, i32 0.00373156, i7 12, i32 -0.0249199, i7 13, i32 -0.0142537, i7 14, i32 0.00223245, i7 15, i32 -0.00815905, i7 16, i32 -0.0282773, i7 17, i32 0.0204062, i7 18, i32 0.00695338, i7 19, i32 0.0419227, i7 20, i32 0.0109676, i7 21, i32 0.0331101, i7 22, i32 -0.0207784, i7 23, i32 0.0377453, i7 24, i32 0.00139546, i7 25, i32 0.0347984, i7 26, i32 0.0185034, i7 27, i32 0.0374906, i7 28, i32 0.101058, i7 29, i32 0.00411884, i7 30, i32 0.0569668, i7 31, i32 -0.0806974, i7 32, i32 -0.105929, i7 33, i32 0.0156163, i7 34, i32 0.0226493, i7 35, i32 0.0652394, i7 36, i32 -0.000345428, i7 37, i32 -0.0144517, i7 38, i32 0.0126958, i7 39, i32 -0.0472413, i7 40, i32 -0.00793751, i7 41, i32 0.00561318, i7 42, i32 0.0373692, i7 43, i32 0.0788571, i7 44, i32 -0.00777534, i7 45, i32 0.00616523, i7 46, i32 -0.0256887, i7 47, i32 -0.0413065, i7 48, i32 0.00351037, i7 49, i32 -0.0031739, i7 50, i32 0.0188222, i7 51, i32 -0.0454948, i7 52, i32 0.000304672, i7 53, i32 -0.011013, i7 54, i32 -0.00435928, i7 55, i32 -0.0129308, i7 56, i32 0.00696887, i7 57, i32 -0.0110462, i7 58, i32 -0.0684905, i7 59, i32 -0.0677452, i7 60, i32 0.0904417, i7 61, i32 -0.0101767, i7 62, i32 0.0163913, i7 63, i32 0.0427856, i7 64, i32 -0.0071042, i7 65, i32 -0.0222501, i7 66, i32 -0.0550704, i7 67, i32 0.0410207, i7 68, i32 0.0485303, i7 69, i32 0.0498087, i7 70, i32 -0.0842031, i7 71, i32 -0.0219796, i7 72, i32 -0.0191668, i7 73, i32 0.00153623, i7 74, i32 0.0510301, i7 75, i32 -0.00306328, i7 76, i32 -0.0347906, i7 77, i32 0.109813, i7 78, i32 -0.0100114, i7 79, i32 -0.00475132, i7 80, i32 -0.014111, i7 81, i32 -0.0724391, i7 82, i32 -0.0278929, i7 83, i32 0.00120061, i7 84, i32 -0.00242345, i7 85, i32 -0.0124792, i7 86, i32 0.035746, i7 87, i32 0.0695037, i7 88, i32 0.0161642, i7 89, i32 -0.0149378, i7 90, i32 0.00159892, i7 91, i32 0.0116743, i7 92, i32 0.0115078, i7 93, i32 0.00747256, i7 94, i32 0.00668455, i7 95, i32 -0.0787096, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 723 'sparsemux' 'tmp_285' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (1.18ns)   --->   "%tmp_286 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.029957, i7 1, i32 0.0467062, i7 2, i32 -0.0932203, i7 3, i32 0.0999975, i7 4, i32 0.0218485, i7 5, i32 -0.00873808, i7 6, i32 0.0320183, i7 7, i32 0.0160385, i7 8, i32 -0.0166726, i7 9, i32 -0.0120936, i7 10, i32 -0.0127739, i7 11, i32 0.0187071, i7 12, i32 0.031675, i7 13, i32 -0.0478441, i7 14, i32 -0.00925788, i7 15, i32 -0.0143813, i7 16, i32 -0.00305532, i7 17, i32 -0.0403023, i7 18, i32 0.000784461, i7 19, i32 -0.0222977, i7 20, i32 0.0682958, i7 21, i32 0.0121197, i7 22, i32 -0.0281195, i7 23, i32 -0.0703109, i7 24, i32 0.00701623, i7 25, i32 -0.00279126, i7 26, i32 -0.0751826, i7 27, i32 -0.00555346, i7 28, i32 0.0665733, i7 29, i32 -0.0191141, i7 30, i32 0.0929287, i7 31, i32 -0.11359, i7 32, i32 0.0452616, i7 33, i32 -0.0588086, i7 34, i32 -0.0827595, i7 35, i32 0.108103, i7 36, i32 0.0207157, i7 37, i32 -0.0601344, i7 38, i32 -0.035359, i7 39, i32 0.000800597, i7 40, i32 -0.0150724, i7 41, i32 0.0198888, i7 42, i32 -0.0167134, i7 43, i32 -0.00283545, i7 44, i32 -0.0259038, i7 45, i32 0.00210877, i7 46, i32 0.0103864, i7 47, i32 -0.00192894, i7 48, i32 -0.00138839, i7 49, i32 0.0580694, i7 50, i32 0.00609416, i7 51, i32 -0.0164332, i7 52, i32 -0.00416652, i7 53, i32 0.0219395, i7 54, i32 -0.0506155, i7 55, i32 0.0432891, i7 56, i32 -0.00787897, i7 57, i32 -0.0282686, i7 58, i32 0.0342858, i7 59, i32 0.00854927, i7 60, i32 -0.065072, i7 61, i32 -0.00931709, i7 62, i32 0.00572938, i7 63, i32 -0.0126638, i7 64, i32 -0.00805373, i7 65, i32 -0.039423, i7 66, i32 0.0737739, i7 67, i32 -0.0181282, i7 68, i32 -0.0391434, i7 69, i32 -0.05623, i7 70, i32 0.147493, i7 71, i32 -0.0592687, i7 72, i32 -0.0116453, i7 73, i32 -0.0703811, i7 74, i32 -0.0724725, i7 75, i32 -0.00738849, i7 76, i32 0.0667255, i7 77, i32 -0.0875022, i7 78, i32 0.00343552, i7 79, i32 0.0272424, i7 80, i32 0.034696, i7 81, i32 0.00138713, i7 82, i32 -0.0388134, i7 83, i32 -0.0338047, i7 84, i32 0.0159368, i7 85, i32 0.024328, i7 86, i32 0.00187352, i7 87, i32 -0.0461919, i7 88, i32 0.00164801, i7 89, i32 -0.0132276, i7 90, i32 0.0308142, i7 91, i32 -0.00378449, i7 92, i32 0.00409481, i7 93, i32 -0.00525346, i7 94, i32 -0.00831113, i7 95, i32 0.0394962, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 724 'sparsemux' 'tmp_286' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (1.18ns)   --->   "%tmp_287 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0295557, i7 1, i32 0.130778, i7 2, i32 -0.0491993, i7 3, i32 0.0967287, i7 4, i32 -0.00651448, i7 5, i32 -0.0253463, i7 6, i32 0.0264032, i7 7, i32 -0.0898489, i7 8, i32 -0.0170684, i7 9, i32 -0.0162491, i7 10, i32 -0.0115306, i7 11, i32 0.0467169, i7 12, i32 0.0139967, i7 13, i32 0.00718227, i7 14, i32 0.0342145, i7 15, i32 -0.000161779, i7 16, i32 -0.00248816, i7 17, i32 -0.0340975, i7 18, i32 0.158936, i7 19, i32 0.0069554, i7 20, i32 0.128079, i7 21, i32 -0.077021, i7 22, i32 -0.0164489, i7 23, i32 0.0192166, i7 24, i32 -0.00597098, i7 25, i32 0.00221771, i7 26, i32 -0.0393801, i7 27, i32 0.0296826, i7 28, i32 0.0926422, i7 29, i32 0.0148237, i7 30, i32 0.110768, i7 31, i32 0.00335024, i7 32, i32 0.0312883, i7 33, i32 -0.0353751, i7 34, i32 -0.0637957, i7 35, i32 0.122623, i7 36, i32 0.0591221, i7 37, i32 -0.0602792, i7 38, i32 -0.109995, i7 39, i32 -0.00988852, i7 40, i32 -0.00409422, i7 41, i32 -0.0336491, i7 42, i32 0.00500507, i7 43, i32 -0.108196, i7 44, i32 -0.0223045, i7 45, i32 0.00858584, i7 46, i32 0.000185595, i7 47, i32 -0.0105663, i7 48, i32 -0.00262071, i7 49, i32 0.0856752, i7 50, i32 0.0249217, i7 51, i32 -0.0211103, i7 52, i32 -0.00428304, i7 53, i32 -0.0544508, i7 54, i32 -0.00935781, i7 55, i32 0.0485155, i7 56, i32 -0.000442464, i7 57, i32 -0.0323687, i7 58, i32 0.03364, i7 59, i32 0.00702879, i7 60, i32 -0.0584554, i7 61, i32 -0.0141194, i7 62, i32 -0.000785403, i7 63, i32 -0.00510048, i7 64, i32 -0.00480617, i7 65, i32 0.00508547, i7 66, i32 0.0642411, i7 67, i32 -0.0181232, i7 68, i32 -0.0280458, i7 69, i32 -0.056151, i7 70, i32 0.174235, i7 71, i32 -0.0663653, i7 72, i32 -0.0151159, i7 73, i32 -0.0753425, i7 74, i32 -0.0888892, i7 75, i32 -0.00148291, i7 76, i32 0.0480162, i7 77, i32 -0.0896636, i7 78, i32 0.00222025, i7 79, i32 -0.116347, i7 80, i32 0.0249992, i7 81, i32 -0.00406051, i7 82, i32 -0.0376495, i7 83, i32 -0.0555885, i7 84, i32 0.0120361, i7 85, i32 0.0141502, i7 86, i32 -0.00104189, i7 87, i32 -0.0688062, i7 88, i32 0.00130384, i7 89, i32 0.00923619, i7 90, i32 0.0195703, i7 91, i32 0.00420418, i7 92, i32 0.027927, i7 93, i32 -0.00410557, i7 94, i32 -0.000327688, i7 95, i32 0.119502, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 725 'sparsemux' 'tmp_287' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (1.18ns)   --->   "%tmp_288 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.000980454, i7 1, i32 0.22005, i7 2, i32 -0.059542, i7 3, i32 0.0997016, i7 4, i32 -0.0575265, i7 5, i32 -0.0204864, i7 6, i32 0.0317446, i7 7, i32 -0.0752138, i7 8, i32 -0.0118717, i7 9, i32 0.092668, i7 10, i32 -0.0111263, i7 11, i32 -0.165542, i7 12, i32 -0.014013, i7 13, i32 0.0897697, i7 14, i32 0.068522, i7 15, i32 0.020089, i7 16, i32 -0.00167528, i7 17, i32 -0.0509259, i7 18, i32 -0.138362, i7 19, i32 0.048072, i7 20, i32 0.0711509, i7 21, i32 0.164757, i7 22, i32 -0.0247228, i7 23, i32 0.238963, i7 24, i32 0.00129608, i7 25, i32 0.0156621, i7 26, i32 -0.0314327, i7 27, i32 0.0751405, i7 28, i32 0.0561913, i7 29, i32 0.0253556, i7 30, i32 0.0680735, i7 31, i32 0.197228, i7 32, i32 0.0138576, i7 33, i32 -0.0355902, i7 34, i32 -0.0260567, i7 35, i32 0.163403, i7 36, i32 -0.0679279, i7 37, i32 0.0875291, i7 38, i32 -0.197272, i7 39, i32 -0.0092289, i7 40, i32 0.037153, i7 41, i32 -0.0851224, i7 42, i32 0.00621087, i7 43, i32 -0.0852696, i7 44, i32 -0.0369955, i7 45, i32 0.00677355, i7 46, i32 0.00179295, i7 47, i32 0.0517693, i7 48, i32 0.00422142, i7 49, i32 0.0592283, i7 50, i32 0.0556483, i7 51, i32 -0.0156433, i7 52, i32 -0.0152788, i7 53, i32 -0.139371, i7 54, i32 0.0549057, i7 55, i32 0.0363445, i7 56, i32 0.00467449, i7 57, i32 -0.0228653, i7 58, i32 0.0529143, i7 59, i32 0.0014962, i7 60, i32 -0.0576831, i7 61, i32 -0.0105728, i7 62, i32 -0.00304965, i7 63, i32 0.00289709, i7 64, i32 -0.0067007, i7 65, i32 0.0578008, i7 66, i32 0.0388167, i7 67, i32 -0.0190369, i7 68, i32 -0.0146715, i7 69, i32 -0.0580826, i7 70, i32 0.171201, i7 71, i32 -0.0675598, i7 72, i32 -0.0102471, i7 73, i32 -0.089213, i7 74, i32 -0.0790821, i7 75, i32 -0.00294059, i7 76, i32 0.0465338, i7 77, i32 -0.0950434, i7 78, i32 0.00200026, i7 79, i32 0.136, i7 80, i32 -0.00525283, i7 81, i32 0.0279756, i7 82, i32 -0.0401654, i7 83, i32 -0.082109, i7 84, i32 0.00590138, i7 85, i32 0.017866, i7 86, i32 0.000373286, i7 87, i32 -0.0816422, i7 88, i32 -0.00752044, i7 89, i32 0.0284014, i7 90, i32 -0.00292796, i7 91, i32 0.0130549, i7 92, i32 -0.0226088, i7 93, i32 0.00473185, i7 94, i32 -0.00664757, i7 95, i32 0.178933, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 726 'sparsemux' 'tmp_288' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (1.18ns)   --->   "%tmp_289 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0662638, i7 1, i32 0.224161, i7 2, i32 -0.0354243, i7 3, i32 0.0709211, i7 4, i32 -0.138971, i7 5, i32 0.011842, i7 6, i32 0.0290995, i7 7, i32 -0.000486913, i7 8, i32 0.013678, i7 9, i32 -0.131738, i7 10, i32 -0.0144167, i7 11, i32 0.0871828, i7 12, i32 -0.0587626, i7 13, i32 0.0471525, i7 14, i32 0.0803115, i7 15, i32 0.0356577, i7 16, i32 -0.0206623, i7 17, i32 -0.0590311, i7 18, i32 -0.186528, i7 19, i32 0.0722275, i7 20, i32 -0.068026, i7 21, i32 -0.139968, i7 22, i32 0.0079153, i7 23, i32 -0.126004, i7 24, i32 -0.00156244, i7 25, i32 0.0439642, i7 26, i32 -0.0271406, i7 27, i32 0.0739011, i7 28, i32 0.00791629, i7 29, i32 0.050839, i7 30, i32 -0.0536005, i7 31, i32 0.12396, i7 32, i32 -0.00926672, i7 33, i32 -0.027451, i7 34, i32 0.0151371, i7 35, i32 0.200765, i7 36, i32 -0.109325, i7 37, i32 0.173145, i7 38, i32 -0.283003, i7 39, i32 0.00384164, i7 40, i32 0.0889091, i7 41, i32 -0.0118424, i7 42, i32 1.65096e-05, i7 43, i32 0.098287, i7 44, i32 -0.0535303, i7 45, i32 -0.00161519, i7 46, i32 -0.00635173, i7 47, i32 -0.0999207, i7 48, i32 0.0050088, i7 49, i32 -0.0940591, i7 50, i32 0.0476929, i7 51, i32 -0.0144572, i7 52, i32 0.00849295, i7 53, i32 -0.0619407, i7 54, i32 0.0830086, i7 55, i32 0.00561435, i7 56, i32 0.0259459, i7 57, i32 -0.0241817, i7 58, i32 0.0518558, i7 59, i32 -0.0151542, i7 60, i32 -0.0507947, i7 61, i32 0.0280448, i7 62, i32 -0.0219242, i7 63, i32 -0.0146174, i7 64, i32 -0.00761317, i7 65, i32 0.1354, i7 66, i32 -0.0227567, i7 67, i32 -0.0197444, i7 68, i32 -0.000224411, i7 69, i32 -0.0559123, i7 70, i32 0.132777, i7 71, i32 -0.0568871, i7 72, i32 -0.00419027, i7 73, i32 -0.0828344, i7 74, i32 -0.0395429, i7 75, i32 0.000672184, i7 76, i32 0.0476484, i7 77, i32 -0.0977328, i7 78, i32 -0.00576092, i7 79, i32 0.0487561, i7 80, i32 -0.0639492, i7 81, i32 0.0466868, i7 82, i32 -0.0367971, i7 83, i32 -0.101077, i7 84, i32 0.00514384, i7 85, i32 0.0197572, i7 86, i32 -0.00334758, i7 87, i32 -0.0762873, i7 88, i32 -0.0234727, i7 89, i32 0.0433451, i7 90, i32 -0.0160649, i7 91, i32 0.0198145, i7 92, i32 -0.0421214, i7 93, i32 -0.00464314, i7 94, i32 -0.0114267, i7 95, i32 0.177023, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 727 'sparsemux' 'tmp_289' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 728 [1/1] (1.18ns)   --->   "%tmp_290 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.149218, i7 1, i32 0.120159, i7 2, i32 -0.020944, i7 3, i32 0.0261039, i7 4, i32 -0.215578, i7 5, i32 0.042221, i7 6, i32 0.0343053, i7 7, i32 0.0874259, i7 8, i32 0.0271287, i7 9, i32 0.0611034, i7 10, i32 -0.00930228, i7 11, i32 0.104657, i7 12, i32 -0.109366, i7 13, i32 -0.00446771, i7 14, i32 0.0674403, i7 15, i32 0.0308551, i7 16, i32 -0.00853567, i7 17, i32 -0.0574502, i7 18, i32 0.159748, i7 19, i32 0.0749517, i7 20, i32 -0.130292, i7 21, i32 -0.0370469, i7 22, i32 0.096529, i7 23, i32 -0.226465, i7 24, i32 -0.00379905, i7 25, i32 0.0546849, i7 26, i32 -0.00268099, i7 27, i32 0.0457918, i7 28, i32 -0.0609284, i7 29, i32 0.0709805, i7 30, i32 -0.166713, i7 31, i32 -0.182304, i7 32, i32 -0.0384264, i7 33, i32 -0.000886422, i7 34, i32 0.0506841, i7 35, i32 0.197515, i7 36, i32 -0.0370498, i7 37, i32 -0.0209612, i7 38, i32 -0.335569, i7 39, i32 0.00239273, i7 40, i32 -0.00307976, i7 41, i32 0.0811355, i7 42, i32 -0.00657545, i7 43, i32 0.173467, i7 44, i32 -0.0554965, i7 45, i32 0.00846119, i7 46, i32 0.000166966, i7 47, i32 0.185088, i7 48, i32 0.00538225, i7 49, i32 -0.119244, i7 50, i32 -0.0117873, i7 51, i32 -0.00415993, i7 52, i32 -0.0042725, i7 53, i32 0.133907, i7 54, i32 0.0510815, i7 55, i32 -0.0288584, i7 56, i32 0.0742329, i7 57, i32 -0.0241869, i7 58, i32 0.0350936, i7 59, i32 -0.034612, i7 60, i32 -0.0269455, i7 61, i32 0.0349342, i7 62, i32 -0.0290538, i7 63, i32 -0.0370958, i7 64, i32 -0.00124268, i7 65, i32 0.19627, i7 66, i32 -0.0791019, i7 67, i32 -0.0370497, i7 68, i32 0.0208229, i7 69, i32 -0.0440957, i7 70, i32 0.0588662, i7 71, i32 -0.0564045, i7 72, i32 -0.00490123, i7 73, i32 -0.078249, i7 74, i32 0.0035083, i7 75, i32 0.000513499, i7 76, i32 0.0477763, i7 77, i32 -0.0812355, i7 78, i32 -0.0113705, i7 79, i32 -0.174914, i7 80, i32 -0.0457981, i7 81, i32 0.051489, i7 82, i32 -0.0259064, i7 83, i32 -0.106107, i7 84, i32 0.00529869, i7 85, i32 0.018067, i7 86, i32 -0.0235271, i7 87, i32 -0.0304898, i7 88, i32 -0.0379457, i7 89, i32 0.0449381, i7 90, i32 -0.0175261, i7 91, i32 0.025715, i7 92, i32 0.0647553, i7 93, i32 -0.0177234, i7 94, i32 -0.0135513, i7 95, i32 0.101438, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 728 'sparsemux' 'tmp_290' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (1.18ns)   --->   "%tmp_291 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.217951, i7 1, i32 -0.0321833, i7 2, i32 -0.0166804, i7 3, i32 -0.00771876, i7 4, i32 -0.168765, i7 5, i32 0.0804018, i7 6, i32 0.0277172, i7 7, i32 0.0687126, i7 8, i32 0.0396366, i7 9, i32 0.127255, i7 10, i32 -0.0128281, i7 11, i32 -0.151095, i7 12, i32 -0.124849, i7 13, i32 -0.0127413, i7 14, i32 0.0208851, i7 15, i32 0.0258404, i7 16, i32 0.163193, i7 17, i32 -0.0349066, i7 18, i32 0.108866, i7 19, i32 0.000417007, i7 20, i32 -0.139467, i7 21, i32 0.217275, i7 22, i32 0.177381, i7 23, i32 0.115511, i7 24, i32 0.00517114, i7 25, i32 0.0679178, i7 26, i32 0.0227865, i7 27, i32 -0.0498175, i7 28, i32 -0.143267, i7 29, i32 0.080961, i7 30, i32 -0.226424, i7 31, i32 -0.234125, i7 32, i32 -0.0702652, i7 33, i32 0.010811, i7 34, i32 0.063952, i7 35, i32 0.160079, i7 36, i32 0.0411865, i7 37, i32 -0.230618, i7 38, i32 -0.322782, i7 39, i32 -0.00513411, i7 40, i32 -0.166367, i7 41, i32 0.110766, i7 42, i32 -0.0149815, i7 43, i32 0.0857035, i7 44, i32 -0.0489036, i7 45, i32 0.00189636, i7 46, i32 0.00126486, i7 47, i32 -0.204362, i7 48, i32 -0.00047492, i7 49, i32 -0.0352709, i7 50, i32 -0.0500099, i7 51, i32 -0.00439234, i7 52, i32 0.0138122, i7 53, i32 0.311673, i7 54, i32 0.00804803, i7 55, i32 -0.0559139, i7 56, i32 0.110227, i7 57, i32 -0.0243977, i7 58, i32 0.0146717, i7 59, i32 -0.0467419, i7 60, i32 0.0123765, i7 61, i32 -0.0199573, i7 62, i32 -0.0299666, i7 63, i32 -0.0822435, i7 64, i32 -0.00216564, i7 65, i32 0.225774, i7 66, i32 -0.102408, i7 67, i32 -0.0209455, i7 68, i32 0.0386524, i7 69, i32 -0.0254035, i7 70, i32 -0.0142808, i7 71, i32 -0.0546541, i7 72, i32 -0.00587079, i7 73, i32 -0.0700559, i7 74, i32 0.045739, i7 75, i32 -0.00530251, i7 76, i32 0.0497082, i7 77, i32 -0.0506857, i7 78, i32 -0.011694, i7 79, i32 0.136669, i7 80, i32 0.0114733, i7 81, i32 0.0438545, i7 82, i32 -0.0169905, i7 83, i32 -0.104395, i7 84, i32 0.0032303, i7 85, i32 0.0216628, i7 86, i32 -0.0568803, i7 87, i32 0.00155823, i7 88, i32 -0.0441343, i7 89, i32 0.028879, i7 90, i32 -0.0175606, i7 91, i32 0.0344542, i7 92, i32 0.0144821, i7 93, i32 -0.0691654, i7 94, i32 -0.0110986, i7 95, i32 0.0177822, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 729 'sparsemux' 'tmp_291' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (1.18ns)   --->   "%tmp_292 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.203349, i7 1, i32 -0.119178, i7 2, i32 -0.00428783, i7 3, i32 -0.0480524, i7 4, i32 0.014903, i7 5, i32 0.120801, i7 6, i32 0.0250709, i7 7, i32 0.0241045, i7 8, i32 0.0315043, i7 9, i32 -0.297323, i7 10, i32 -0.0128313, i7 11, i32 0.0107713, i7 12, i32 -0.110988, i7 13, i32 -0.047269, i7 14, i32 -0.0245596, i7 15, i32 0.00227893, i7 16, i32 -0.0429327, i7 17, i32 -0.00374778, i7 18, i32 -0.060097, i7 19, i32 -0.0955312, i7 20, i32 -0.152284, i7 21, i32 -0.248797, i7 22, i32 0.180597, i7 23, i32 0.0536991, i7 24, i32 0.00380673, i7 25, i32 0.0512569, i7 26, i32 0.0400885, i7 27, i32 -0.178718, i7 28, i32 -0.149158, i7 29, i32 0.07389, i7 30, i32 -0.217525, i7 31, i32 0.024778, i7 32, i32 -0.111046, i7 33, i32 0.0326742, i7 34, i32 0.0770677, i7 35, i32 0.13403, i7 36, i32 0.14819, i7 37, i32 -0.125338, i7 38, i32 -0.261907, i7 39, i32 -0.00371651, i7 40, i32 -0.125976, i7 41, i32 0.03258, i7 42, i32 -0.0168142, i7 43, i32 -0.0044277, i7 44, i32 -0.0480989, i7 45, i32 -0.000539768, i7 46, i32 -0.0037867, i7 47, i32 0.0659432, i7 48, i32 0.0039011, i7 49, i32 0.0119459, i7 50, i32 -0.0688361, i7 51, i32 -0.0285637, i7 52, i32 -0.00564667, i7 53, i32 0.288309, i7 54, i32 -0.0142087, i7 55, i32 -0.0680338, i7 56, i32 0.128316, i7 57, i32 -0.0241749, i7 58, i32 -0.0154352, i7 59, i32 -0.0568171, i7 60, i32 0.0509063, i7 61, i32 0.0221549, i7 62, i32 -0.0238008, i7 63, i32 -0.0719825, i7 64, i32 -0.0032437, i7 65, i32 0.201907, i7 66, i32 -0.100362, i7 67, i32 0.029977, i7 68, i32 0.0514272, i7 69, i32 -6.13932e-05, i7 70, i32 -0.06462, i7 71, i32 -0.0510954, i7 72, i32 -0.00302699, i7 73, i32 -0.056973, i7 74, i32 0.0793777, i7 75, i32 4.47163e-05, i7 76, i32 0.040226, i7 77, i32 0.0022843, i7 78, i32 -0.00727008, i7 79, i32 -0.0321088, i7 80, i32 0.0369637, i7 81, i32 0.0221193, i7 82, i32 0.00124967, i7 83, i32 -0.0964158, i7 84, i32 0.0093493, i7 85, i32 0.0256901, i7 86, i32 -0.0643566, i7 87, i32 0.0363156, i7 88, i32 -0.0375563, i7 89, i32 0.0118347, i7 90, i32 -0.00576223, i7 91, i32 0.0386333, i7 92, i32 -0.107215, i7 93, i32 -0.125686, i7 94, i32 -0.00868661, i7 95, i32 -0.0417833, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 730 'sparsemux' 'tmp_292' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (1.18ns)   --->   "%tmp_293 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.12154, i7 1, i32 -0.118651, i7 2, i32 0.0244451, i7 3, i32 -0.0867818, i7 4, i32 0.190098, i7 5, i32 0.170481, i7 6, i32 0.0360729, i7 7, i32 -0.00319245, i7 8, i32 0.0221304, i7 9, i32 0.241863, i7 10, i32 -0.0071481, i7 11, i32 0.0489135, i7 12, i32 -0.0649537, i7 13, i32 -0.0544653, i7 14, i32 -0.0661572, i7 15, i32 -0.0121938, i7 16, i32 -0.238533, i7 17, i32 0.0220873, i7 18, i32 -0.0435302, i7 19, i32 -0.0955768, i7 20, i32 -0.0559914, i7 21, i32 0.119772, i7 22, i32 0.106763, i7 23, i32 0.0134322, i7 24, i32 0.00116991, i7 25, i32 0.0387268, i7 26, i32 0.0448783, i7 27, i32 -0.223022, i7 28, i32 -0.0905662, i7 29, i32 0.0520426, i7 30, i32 -0.137115, i7 31, i32 0.0875445, i7 32, i32 -0.126656, i7 33, i32 0.0492249, i7 34, i32 0.0611686, i7 35, i32 0.119183, i7 36, i32 0.00902803, i7 37, i32 0.122798, i7 38, i32 -0.170086, i7 39, i32 0.00282185, i7 40, i32 0.0439065, i7 41, i32 -0.0384194, i7 42, i32 0.00263312, i7 43, i32 -0.160959, i7 44, i32 -0.0353442, i7 45, i32 0.00519043, i7 46, i32 -0.00616409, i7 47, i32 0.127119, i7 48, i32 0.00725847, i7 49, i32 0.012944, i7 50, i32 -0.0465738, i7 51, i32 -0.0454339, i7 52, i32 -0.098684, i7 53, i32 0.0579612, i7 54, i32 -0.00990395, i7 55, i32 -0.0744143, i7 56, i32 0.11465, i7 57, i32 -0.0207747, i7 58, i32 -0.0386018, i7 59, i32 -0.0653445, i7 60, i32 0.087007, i7 61, i32 0.0250368, i7 62, i32 -0.0184368, i7 63, i32 -0.00887617, i7 64, i32 -0.00437294, i7 65, i32 0.138487, i7 66, i32 -0.0874605, i7 67, i32 -0.00859365, i7 68, i32 0.045076, i7 69, i32 0.026589, i7 70, i32 -0.0906539, i7 71, i32 -0.0319841, i7 72, i32 -0.0072969, i7 73, i32 -0.0481419, i7 74, i32 0.0906015, i7 75, i32 0.00308329, i7 76, i32 0.0231521, i7 77, i32 0.0624545, i7 78, i32 -0.0031526, i7 79, i32 -0.0276281, i7 80, i32 0.0195443, i7 81, i32 -0.000329997, i7 82, i32 0.00475397, i7 83, i32 -0.085008, i7 84, i32 0.00652244, i7 85, i32 0.0262796, i7 86, i32 -0.0581793, i7 87, i32 0.0653897, i7 88, i32 -0.0210639, i7 89, i32 -0.00644321, i7 90, i32 0.00337189, i7 91, i32 0.0358125, i7 92, i32 0.116239, i7 93, i32 -0.106558, i7 94, i32 0.00187258, i7 95, i32 -0.072194, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 731 'sparsemux' 'tmp_293' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (1.18ns)   --->   "%tmp_294 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0234822, i7 1, i32 -0.0819699, i7 2, i32 0.0255731, i7 3, i32 -0.0947289, i7 4, i32 0.238901, i7 5, i32 0.201297, i7 6, i32 0.0168657, i7 7, i32 -0.0259784, i7 8, i32 -0.00630383, i7 9, i32 0.0382489, i7 10, i32 -0.00903145, i7 11, i32 -0.0194364, i7 12, i32 -0.0102966, i7 13, i32 0.0069771, i7 14, i32 -0.0781307, i7 15, i32 -0.0152874, i7 16, i32 0.0845753, i7 17, i32 0.0303393, i7 18, i32 -0.00484394, i7 19, i32 -0.0658683, i7 20, i32 0.0890666, i7 21, i32 0.0296349, i7 22, i32 0.0017732, i7 23, i32 0.0195259, i7 24, i32 -0.00257271, i7 25, i32 0.0374339, i7 26, i32 0.0354531, i7 27, i32 -0.112736, i7 28, i32 0.0389474, i7 29, i32 0.0242742, i7 30, i32 -0.0286965, i7 31, i32 0.14006, i7 32, i32 -0.132815, i7 33, i32 0.06828, i7 34, i32 0.0385751, i7 35, i32 0.0940458, i7 36, i32 -0.0861644, i7 37, i32 0.123737, i7 38, i32 -0.0888082, i7 39, i32 0.00609484, i7 40, i32 0.097983, i7 41, i32 -0.0308503, i7 42, i32 0.0104993, i7 43, i32 -0.173622, i7 44, i32 -0.0285397, i7 45, i32 -0.00693277, i7 46, i32 -0.0187157, i7 47, i32 -0.198599, i7 48, i32 0.00291577, i7 49, i32 0.00349192, i7 50, i32 -0.00775529, i7 51, i32 -0.0536998, i7 52, i32 0.0667224, i7 53, i32 -0.131703, i7 54, i32 -0.00323158, i7 55, i32 -0.0629788, i7 56, i32 0.0763721, i7 57, i32 -0.0185646, i7 58, i32 -0.0547791, i7 59, i32 -0.062914, i7 60, i32 0.112182, i7 61, i32 -0.0148442, i7 62, i32 -0.0108675, i7 63, i32 0.0351967, i7 64, i32 0.00129783, i7 65, i32 0.0636879, i7 66, i32 -0.0616911, i7 67, i32 -0.0299774, i7 68, i32 0.0449725, i7 69, i32 0.0379291, i7 70, i32 -0.102504, i7 71, i32 -0.0313201, i7 72, i32 -0.0100897, i7 73, i32 -0.0299402, i7 74, i32 0.0668685, i7 75, i32 -0.000396864, i7 76, i32 0.00316455, i7 77, i32 0.114461, i7 78, i32 0.00226848, i7 79, i32 0.0317487, i7 80, i32 -0.00726964, i7 81, i32 -0.0536046, i7 82, i32 0.00544058, i7 83, i32 -0.0574102, i7 84, i32 0.000139593, i7 85, i32 0.0196038, i7 86, i32 -0.0187691, i7 87, i32 0.0740387, i7 88, i32 0.00229623, i7 89, i32 -0.00989864, i7 90, i32 -0.00109814, i7 91, i32 0.0266289, i7 92, i32 -0.0561775, i7 93, i32 -0.0548618, i7 94, i32 0.00926622, i7 95, i32 -0.0754218, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 732 'sparsemux' 'tmp_294' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (1.18ns)   --->   "%tmp_295 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0280985, i7 1, i32 -0.0413178, i7 2, i32 0.0135494, i7 3, i32 -0.093728, i7 4, i32 0.146138, i7 5, i32 0.179869, i7 6, i32 0.0133603, i7 7, i32 -0.0211615, i7 8, i32 -0.0322818, i7 9, i32 -0.179457, i7 10, i32 -0.0103328, i7 11, i32 0.00640206, i7 12, i32 0.0197175, i7 13, i32 0.0220971, i7 14, i32 -0.0499956, i7 15, i32 -0.00088958, i7 16, i32 0.122405, i7 17, i32 0.0207085, i7 18, i32 0.00335158, i7 19, i32 0.0101663, i7 20, i32 0.136172, i7 21, i32 -0.0834607, i7 22, i32 -0.0568378, i7 23, i32 -0.0465057, i7 24, i32 -0.00272946, i7 25, i32 0.0274878, i7 26, i32 0.0184312, i7 27, i32 0.0965964, i7 28, i32 0.114755, i7 29, i32 0.0216032, i7 30, i32 0.0594884, i7 31, i32 -0.000112906, i7 32, i32 -0.11082, i7 33, i32 0.0722313, i7 34, i32 0.0322195, i7 35, i32 0.0501387, i7 36, i32 -0.0196957, i7 37, i32 -0.0143108, i7 38, i32 -0.0398252, i7 39, i32 0.0117293, i7 40, i32 0.0192997, i7 41, i32 -0.0259546, i7 42, i32 0.0170348, i7 43, i32 0.0244221, i7 44, i32 -0.0157286, i7 45, i32 -0.00678985, i7 46, i32 -0.0125002, i7 47, i32 0.138654, i7 48, i32 0.00459098, i7 49, i32 0.00320548, i7 50, i32 0.0228419, i7 51, i32 -0.0462517, i7 52, i32 0.046973, i7 53, i32 -0.129602, i7 54, i32 -0.00898265, i7 55, i32 -0.0511235, i7 56, i32 0.0464291, i7 57, i32 -0.0124513, i7 58, i32 -0.0629495, i7 59, i32 -0.0535556, i7 60, i32 0.100862, i7 61, i32 -0.0109605, i7 62, i32 0.000883369, i7 63, i32 0.0354786, i7 64, i32 -0.00115356, i7 65, i32 0.0145189, i7 66, i32 -0.046662, i7 67, i32 0.0377, i7 68, i32 0.0322881, i7 69, i32 0.042719, i7 70, i32 -0.10005, i7 71, i32 -0.0193287, i7 72, i32 -0.00243046, i7 73, i32 -0.0301876, i7 74, i32 0.0501299, i7 75, i32 -0.0103836, i7 76, i32 -0.00173463, i7 77, i32 0.130892, i7 78, i32 0.00530032, i7 79, i32 -0.0149453, i7 80, i32 -0.0156969, i7 81, i32 -0.0780894, i7 82, i32 -2.36829e-06, i7 83, i32 -0.0286856, i7 84, i32 -0.000469297, i7 85, i32 0.00747734, i7 86, i32 0.027661, i7 87, i32 0.070671, i7 88, i32 0.0118492, i7 89, i32 -0.00780019, i7 90, i32 0.00454214, i7 91, i32 0.0115727, i7 92, i32 -0.0149861, i7 93, i32 -0.0134845, i7 94, i32 0.0123339, i7 95, i32 -0.0709439, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 733 'sparsemux' 'tmp_295' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (1.18ns)   --->   "%tmp_296 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.05696, i7 1, i32 -0.0316877, i7 2, i32 0.0340157, i7 3, i32 -0.110371, i7 4, i32 0.00619695, i7 5, i32 0.147796, i7 6, i32 -0.0207734, i7 7, i32 -0.00575874, i7 8, i32 -0.0442813, i7 9, i32 0.0786459, i7 10, i32 -0.00593559, i7 11, i32 -0.00489444, i7 12, i32 0.0309613, i7 13, i32 -0.00172883, i7 14, i32 -0.0316014, i7 15, i32 -0.01258, i7 16, i32 -0.0564948, i7 17, i32 0.0173413, i7 18, i32 0.00312713, i7 19, i32 0.0477948, i7 20, i32 0.0480808, i7 21, i32 0.0340665, i7 22, i32 -0.0640816, i7 23, i32 -0.00960298, i7 24, i32 -0.00157425, i7 25, i32 0.0458587, i7 26, i32 0.0112177, i7 27, i32 0.16265, i7 28, i32 0.118832, i7 29, i32 0.0193471, i7 30, i32 0.105214, i7 31, i32 -0.0930536, i7 32, i32 -0.105603, i7 33, i32 0.0522418, i7 34, i32 0.00161273, i7 35, i32 0.0505163, i7 36, i32 -0.000195732, i7 37, i32 -0.0520772, i7 38, i32 -0.00677923, i7 39, i32 -0.0381331, i7 40, i32 -0.0152776, i7 41, i32 -0.0117173, i7 42, i32 0.0228078, i7 43, i32 0.0915678, i7 44, i32 -0.00594415, i7 45, i32 0.00610989, i7 46, i32 -0.020644, i7 47, i32 -0.0423698, i7 48, i32 0.00814897, i7 49, i32 -0.00475339, i7 50, i32 0.0246356, i7 51, i32 -0.046199, i7 52, i32 -0.0197334, i7 53, i32 0.00740928, i7 54, i32 -0.0050573, i7 55, i32 -0.0312624, i7 56, i32 0.0119905, i7 57, i32 -0.00815066, i7 58, i32 -0.0746739, i7 59, i32 -0.0493206, i7 60, i32 0.0717824, i7 61, i32 -0.0140687, i7 62, i32 0.0133285, i7 63, i32 0.037495, i7 64, i32 -0.00690513, i7 65, i32 -0.0220118, i7 66, i32 -0.0475953, i7 67, i32 0.0526602, i7 68, i32 0.0379712, i7 69, i32 0.0513694, i7 70, i32 -0.0957673, i7 71, i32 -0.00402987, i7 72, i32 -0.0160845, i7 73, i32 -0.0197998, i7 74, i32 0.0302388, i7 75, i32 -0.0057363, i7 76, i32 -0.00471719, i7 77, i32 0.117195, i7 78, i32 0.000792161, i7 79, i32 -0.00144494, i7 80, i32 -0.00985549, i7 81, i32 -0.0823308, i7 82, i32 -0.0163921, i7 83, i32 -0.00301519, i7 84, i32 -0.00232049, i7 85, i32 -0.0111143, i7 86, i32 0.0508043, i7 87, i32 0.0761056, i7 88, i32 0.00864051, i7 89, i32 -0.017521, i7 90, i32 -0.000853715, i7 91, i32 0.0044282, i7 92, i32 0.0203539, i7 93, i32 0.0382076, i7 94, i32 0.0100174, i7 95, i32 -0.0721741, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 734 'sparsemux' 'tmp_296' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 735 [1/1] (1.18ns)   --->   "%tmp_297 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0173145, i7 1, i32 0.120064, i7 2, i32 -0.0871859, i7 3, i32 0.125438, i7 4, i32 0.0370571, i7 5, i32 0.0185431, i7 6, i32 0.0224341, i7 7, i32 -0.00614772, i7 8, i32 -0.0110452, i7 9, i32 0.0340492, i7 10, i32 -0.008563, i7 11, i32 0.0566323, i7 12, i32 -0.0345322, i7 13, i32 0.0182942, i7 14, i32 -0.0305797, i7 15, i32 -0.0039335, i7 16, i32 -0.00417827, i7 17, i32 -0.0511943, i7 18, i32 -0.0643016, i7 19, i32 -0.00565131, i7 20, i32 0.00288484, i7 21, i32 0.0106583, i7 22, i32 -0.0211582, i7 23, i32 -0.0220436, i7 24, i32 -0.00252314, i7 25, i32 0.0350977, i7 26, i32 -0.0725163, i7 27, i32 -0.0154942, i7 28, i32 0.0615724, i7 29, i32 -0.0375867, i7 30, i32 0.0884811, i7 31, i32 -0.11105, i7 32, i32 0.0758119, i7 33, i32 -0.0644521, i7 34, i32 0.0333206, i7 35, i32 0.00358623, i7 36, i32 0.018633, i7 37, i32 -0.0483247, i7 38, i32 0.103087, i7 39, i32 0.00761417, i7 40, i32 -0.0113422, i7 41, i32 -0.019421, i7 42, i32 -0.0133184, i7 43, i32 -0.0055249, i7 44, i32 0.00721799, i7 45, i32 -0.000944705, i7 46, i32 0.0174445, i7 47, i32 0.000774882, i7 48, i32 -0.00597546, i7 49, i32 0.0871324, i7 50, i32 -0.00137373, i7 51, i32 -0.00717254, i7 52, i32 -0.00237553, i7 53, i32 0.0206355, i7 54, i32 -0.0623797, i7 55, i32 0.0428286, i7 56, i32 -0.00282273, i7 57, i32 -0.0292545, i7 58, i32 0.0394363, i7 59, i32 0.00909388, i7 60, i32 -0.0666598, i7 61, i32 -0.00942174, i7 62, i32 -0.00366758, i7 63, i32 -0.00583143, i7 64, i32 -0.00538552, i7 65, i32 -0.0250039, i7 66, i32 0.092973, i7 67, i32 -0.013641, i7 68, i32 -0.0479989, i7 69, i32 -0.0570696, i7 70, i32 0.120648, i7 71, i32 -0.0509057, i7 72, i32 -0.0153816, i7 73, i32 -0.0775324, i7 74, i32 -0.0280598, i7 75, i32 -0.0118204, i7 76, i32 0.0651728, i7 77, i32 -0.094148, i7 78, i32 -0.00255072, i7 79, i32 -0.054358, i7 80, i32 0.0276948, i7 81, i32 0.0153425, i7 82, i32 -0.0417104, i7 83, i32 -0.024911, i7 84, i32 0.000788059, i7 85, i32 0.0285608, i7 86, i32 0.00378867, i7 87, i32 -0.0514682, i7 88, i32 0.00610166, i7 89, i32 -0.020982, i7 90, i32 0.021716, i7 91, i32 0.00128962, i7 92, i32 0.00788145, i7 93, i32 -0.0126136, i7 94, i32 -0.0110536, i7 95, i32 0.0370664, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 735 'sparsemux' 'tmp_297' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 736 [1/1] (1.18ns)   --->   "%tmp_298 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0452644, i7 1, i32 0.149818, i7 2, i32 -0.0445965, i7 3, i32 0.109473, i7 4, i32 0.029881, i7 5, i32 0.0210409, i7 6, i32 0.011448, i7 7, i32 -0.0940591, i7 8, i32 -0.0186518, i7 9, i32 -0.0512832, i7 10, i32 -0.0136091, i7 11, i32 -0.0240831, i7 12, i32 -0.0624155, i7 13, i32 -0.125073, i7 14, i32 0.00381073, i7 15, i32 -0.000738425, i7 16, i32 -0.00384898, i7 17, i32 -0.0409336, i7 18, i32 0.177026, i7 19, i32 0.0302466, i7 20, i32 -0.0960578, i7 21, i32 -0.0872319, i7 22, i32 -0.0426709, i7 23, i32 -0.13273, i7 24, i32 -0.0160589, i7 25, i32 0.0382251, i7 26, i32 -0.0384952, i7 27, i32 -0.0423488, i7 28, i32 0.0928651, i7 29, i32 -0.0104866, i7 30, i32 0.0639624, i7 31, i32 0.0114743, i7 32, i32 0.0796874, i7 33, i32 -0.0516469, i7 34, i32 0.065735, i7 35, i32 0.00331723, i7 36, i32 0.073356, i7 37, i32 0.0592522, i7 38, i32 0.186433, i7 39, i32 -0.0021028, i7 40, i32 -0.0137389, i7 41, i32 -0.0626895, i7 42, i32 0.0011769, i7 43, i32 -0.107143, i7 44, i32 0.0144333, i7 45, i32 0.0120206, i7 46, i32 0.00986779, i7 47, i32 -0.0235484, i7 48, i32 0.00156308, i7 49, i32 0.0771956, i7 50, i32 0.039574, i7 51, i32 -0.0167745, i7 52, i32 -0.00447417, i7 53, i32 -0.0552036, i7 54, i32 -0.0386544, i7 55, i32 0.0431782, i7 56, i32 0.00393245, i7 57, i32 -0.0312983, i7 58, i32 0.0391758, i7 59, i32 0.0150087, i7 60, i32 -0.0669024, i7 61, i32 -0.0238691, i7 62, i32 -0.0106763, i7 63, i32 0.0100611, i7 64, i32 0.00461602, i7 65, i32 0.0161653, i7 66, i32 0.0879388, i7 67, i32 -0.018488, i7 68, i32 -0.0392036, i7 69, i32 -0.0545941, i7 70, i32 0.135463, i7 71, i32 -0.0575695, i7 72, i32 -0.0208144, i7 73, i32 -0.0855688, i7 74, i32 -0.0218992, i7 75, i32 -0.00338438, i7 76, i32 0.045716, i7 77, i32 -0.0945977, i7 78, i32 0.00477353, i7 79, i32 0.0561984, i7 80, i32 0.0326033, i7 81, i32 0.00403235, i7 82, i32 -0.0375713, i7 83, i32 -0.053127, i7 84, i32 -0.00548519, i7 85, i32 0.014072, i7 86, i32 0.00253907, i7 87, i32 -0.0769051, i7 88, i32 0.00868626, i7 89, i32 -0.00733054, i7 90, i32 0.0131952, i7 91, i32 0.00590257, i7 92, i32 -0.0162268, i7 93, i32 -0.00573719, i7 94, i32 -0.00288576, i7 95, i32 0.11832, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 736 'sparsemux' 'tmp_298' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (1.18ns)   --->   "%tmp_299 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0785418, i7 1, i32 0.0931036, i7 2, i32 -0.0514388, i7 3, i32 0.106357, i7 4, i32 0.00305275, i7 5, i32 0.0525607, i7 6, i32 0.0191127, i7 7, i32 -0.0479561, i7 8, i32 -0.0236375, i7 9, i32 0.014845, i7 10, i32 -0.0119288, i7 11, i32 -0.149696, i7 12, i32 -0.102801, i7 13, i32 -0.106214, i7 14, i32 0.0437717, i7 15, i32 0.00975686, i7 16, i32 -0.0164024, i7 17, i32 -0.0540174, i7 18, i32 0.0400502, i7 19, i32 0.0705285, i7 20, i32 -0.16594, i7 21, i32 0.1709, i7 22, i32 -0.0599168, i7 23, i32 0.187462, i7 24, i32 -0.0101259, i7 25, i32 0.0504164, i7 26, i32 -0.0247832, i7 27, i32 0.010133, i7 28, i32 0.0602373, i7 29, i32 0.00399215, i7 30, i32 -0.0193535, i7 31, i32 0.199564, i7 32, i32 0.10034, i7 33, i32 -0.0540427, i7 34, i32 0.0528384, i7 35, i32 0.0250201, i7 36, i32 -0.0631819, i7 37, i32 0.172493, i7 38, i32 0.264784, i7 39, i32 0.0103671, i7 40, i32 0.0272962, i7 41, i32 0.00230393, i7 42, i32 0.000704403, i7 43, i32 -0.0801307, i7 44, i32 0.0202815, i7 45, i32 0.00831905, i7 46, i32 0.00459354, i7 47, i32 0.0573289, i7 48, i32 0.00504849, i7 49, i32 -0.0131885, i7 50, i32 0.116022, i7 51, i32 -0.0155615, i7 52, i32 0.00634506, i7 53, i32 -0.0926655, i7 54, i32 0.0256937, i7 55, i32 0.0174636, i7 56, i32 0.0067369, i7 57, i32 -0.0255125, i7 58, i32 0.0529075, i7 59, i32 0.0112779, i7 60, i32 -0.0682944, i7 61, i32 0.00527972, i7 62, i32 -0.0179074, i7 63, i32 0.017343, i7 64, i32 0.00421701, i7 65, i32 0.0705389, i7 66, i32 0.0748878, i7 67, i32 -0.0166836, i7 68, i32 -0.0327066, i7 69, i32 -0.0572866, i7 70, i32 0.127626, i7 71, i32 -0.0540181, i7 72, i32 -0.0146312, i7 73, i32 -0.0931012, i7 74, i32 -0.00633152, i7 75, i32 -0.0070649, i7 76, i32 0.0434713, i7 77, i32 -0.106056, i7 78, i32 0.0039588, i7 79, i32 0.0907496, i7 80, i32 0.0117112, i7 81, i32 0.0317967, i7 82, i32 -0.0304533, i7 83, i32 -0.0771504, i7 84, i32 -0.00778247, i7 85, i32 0.0171032, i7 86, i32 0.00344787, i7 87, i32 -0.096281, i7 88, i32 0.0052232, i7 89, i32 0.00109704, i7 90, i32 -0.00699373, i7 91, i32 0.00756714, i7 92, i32 -0.022539, i7 93, i32 -0.00366839, i7 94, i32 -0.00428051, i7 95, i32 0.178443, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 737 'sparsemux' 'tmp_299' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 738 [1/1] (1.18ns)   --->   "%tmp_300 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0649313, i7 1, i32 -0.0381375, i7 2, i32 -0.0184574, i7 3, i32 0.0796259, i7 4, i32 -0.0769057, i7 5, i32 0.10997, i7 6, i32 0.0176139, i7 7, i32 0.0478199, i7 8, i32 0.00132865, i7 9, i32 0.0613826, i7 10, i32 -0.0111035, i7 11, i32 0.185485, i7 12, i32 -0.127751, i7 13, i32 0.065255, i7 14, i32 0.0861844, i7 15, i32 0.0307668, i7 16, i32 -0.0187605, i7 17, i32 -0.0804606, i7 18, i32 -0.269087, i7 19, i32 0.0804799, i7 20, i32 -0.125665, i7 21, i32 -0.15751, i7 22, i32 -0.100247, i7 23, i32 0.15042, i7 24, i32 -0.0100335, i7 25, i32 0.0666614, i7 26, i32 -0.0087494, i7 27, i32 0.0966302, i7 28, i32 0.0146101, i7 29, i32 0.0254161, i7 30, i32 -0.143071, i7 31, i32 0.121551, i7 32, i32 0.0928709, i7 33, i32 -0.0467263, i7 34, i32 0.0447296, i7 35, i32 0.0667399, i7 36, i32 -0.0999738, i7 37, i32 0.0468661, i7 38, i32 0.287075, i7 39, i32 0.0211428, i7 40, i32 0.110019, i7 41, i32 0.0648246, i7 42, i32 0.000488359, i7 43, i32 0.105907, i7 44, i32 0.0101947, i7 45, i32 0.00862051, i7 46, i32 -0.0126018, i7 47, i32 -0.121066, i7 48, i32 -0.0036938, i7 49, i32 -0.150403, i7 50, i32 0.17192, i7 51, i32 -0.0138397, i7 52, i32 0.0156158, i7 53, i32 0.0110157, i7 54, i32 0.0875034, i7 55, i32 -0.0122943, i7 56, i32 0.0209747, i7 57, i32 -0.0170917, i7 58, i32 0.0537195, i7 59, i32 0.00653789, i7 60, i32 -0.0656078, i7 61, i32 0.0553351, i7 62, i32 -0.0347634, i7 63, i32 0.00293279, i7 64, i32 0.00226476, i7 65, i32 0.143992, i7 66, i32 0.0233811, i7 67, i32 -0.0173503, i7 68, i32 -0.0257915, i7 69, i32 -0.0486793, i7 70, i32 0.0849954, i7 71, i32 -0.0461093, i7 72, i32 -0.00747014, i7 73, i32 -0.0910016, i7 74, i32 0.0157683, i7 75, i32 -0.00546248, i7 76, i32 0.0395173, i7 77, i32 -0.106348, i7 78, i32 -0.000899781, i7 79, i32 -0.163647, i7 80, i32 -0.029426, i7 81, i32 0.0499469, i7 82, i32 -0.0244798, i7 83, i32 -0.0974763, i7 84, i32 -0.0086426, i7 85, i32 0.0196506, i7 86, i32 -0.00841666, i7 87, i32 -0.0892678, i7 88, i32 -0.0124809, i7 89, i32 0.00311133, i7 90, i32 -0.0128731, i7 91, i32 0.00608661, i7 92, i32 0.0362663, i7 93, i32 -0.0120746, i7 94, i32 -0.0129027, i7 95, i32 0.173081, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 738 'sparsemux' 'tmp_300' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 739 [1/1] (1.18ns)   --->   "%tmp_301 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.000955386, i7 1, i32 -0.165929, i7 2, i32 0.0012256, i7 3, i32 0.0432776, i7 4, i32 -0.19484, i7 5, i32 0.146787, i7 6, i32 0.0222544, i7 7, i32 0.109247, i7 8, i32 0.0197886, i7 9, i32 -0.108549, i7 10, i32 -0.00938787, i7 11, i32 0.0204405, i7 12, i32 -0.123783, i7 13, i32 0.107053, i7 14, i32 0.0981377, i7 15, i32 0.0256932, i7 16, i32 0.0393543, i7 17, i32 -0.103797, i7 18, i32 0.0257772, i7 19, i32 0.0469394, i7 20, i32 -0.0466257, i7 21, i32 -0.0234055, i7 22, i32 -0.106531, i7 23, i32 -0.246136, i7 24, i32 -0.00188343, i7 25, i32 0.0603861, i7 26, i32 0.0114404, i7 27, i32 0.174814, i7 28, i32 -0.0574383, i7 29, i32 0.0563295, i7 30, i32 -0.207742, i7 31, i32 -0.18565, i7 32, i32 0.0607237, i7 33, i32 -0.0211476, i7 34, i32 0.0645789, i7 35, i32 0.0701394, i7 36, i32 -0.0345312, i7 37, i32 -0.213987, i7 38, i32 0.260164, i7 39, i32 0.0180242, i7 40, i32 0.0979785, i7 41, i32 0.11384, i7 42, i32 0.00526128, i7 43, i32 0.185164, i7 44, i32 0.0148563, i7 45, i32 0.0154612, i7 46, i32 0.000679143, i7 47, i32 0.197786, i7 48, i32 0.0015136, i7 49, i32 -0.0968752, i7 50, i32 0.14229, i7 51, i32 -0.0156658, i7 52, i32 -0.0213028, i7 53, i32 0.170484, i7 54, i32 0.0837168, i7 55, i32 -0.0531222, i7 56, i32 0.0631205, i7 57, i32 -0.0205452, i7 58, i32 0.0359805, i7 59, i32 0.000829443, i7 60, i32 -0.0519106, i7 61, i32 0.0140314, i7 62, i32 -0.0222282, i7 63, i32 -0.0307522, i7 64, i32 0.00224288, i7 65, i32 0.207177, i7 66, i32 -0.0345355, i7 67, i32 -0.0222701, i7 68, i32 -0.00670387, i7 69, i32 -0.0321959, i7 70, i32 0.0169106, i7 71, i32 -0.0440531, i7 72, i32 -0.00780536, i7 73, i32 -0.0808797, i7 74, i32 0.0306623, i7 75, i32 -0.00450879, i7 76, i32 0.0420102, i7 77, i32 -0.0866212, i7 78, i32 0.00999723, i7 79, i32 0.0620602, i7 80, i32 -0.0397526, i7 81, i32 0.052768, i7 82, i32 -0.0102604, i7 83, i32 -0.109391, i7 84, i32 -0.00537251, i7 85, i32 0.015867, i7 86, i32 -0.0363586, i7 87, i32 -0.0438976, i7 88, i32 -0.0331491, i7 89, i32 -0.00462209, i7 90, i32 -0.0099818, i7 91, i32 0.0102377, i7 92, i32 -0.00383826, i7 93, i32 -0.0366192, i7 94, i32 -0.0160656, i7 95, i32 0.106404, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 739 'sparsemux' 'tmp_301' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 740 [1/1] (1.18ns)   --->   "%tmp_302 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.092017, i7 1, i32 -0.214304, i7 2, i32 0.00376549, i7 3, i32 -0.00266155, i7 4, i32 -0.257943, i7 5, i32 0.191162, i7 6, i32 0.0117734, i7 7, i32 0.0801493, i7 8, i32 0.0400323, i7 9, i32 0.129912, i7 10, i32 -0.012128, i7 11, i32 -0.170239, i7 12, i32 -0.0776761, i7 13, i32 0.0898967, i7 14, i32 0.0758325, i7 15, i32 0.0221915, i7 16, i32 0.127758, i7 17, i32 -0.106256, i7 18, i32 0.171814, i7 19, i32 -0.0585524, i7 20, i32 0.0276232, i7 21, i32 0.212128, i7 22, i32 -0.0329962, i7 23, i32 -0.0351421, i7 24, i32 -0.000854354, i7 25, i32 0.0759446, i7 26, i32 0.0349991, i7 27, i32 0.170374, i7 28, i32 -0.149235, i7 29, i32 0.0714671, i7 30, i32 -0.203202, i7 31, i32 -0.229044, i7 32, i32 0.0383213, i7 33, i32 0.00556335, i7 34, i32 0.052703, i7 35, i32 0.0584647, i7 36, i32 0.0267342, i7 37, i32 -0.185786, i7 38, i32 0.194954, i7 39, i32 0.013105, i7 40, i32 -0.0906379, i7 41, i32 0.102652, i7 42, i32 -0.00374049, i7 43, i32 0.10109, i7 44, i32 0.000755336, i7 45, i32 0.0108175, i7 46, i32 0.00458998, i7 47, i32 -0.180357, i7 48, i32 0.000617183, i7 49, i32 0.00222835, i7 50, i32 0.0443688, i7 51, i32 -0.0147249, i7 52, i32 0.014918, i7 53, i32 0.218086, i7 54, i32 0.0403239, i7 55, i32 -0.0797936, i7 56, i32 0.0972058, i7 57, i32 -0.016028, i7 58, i32 0.0160864, i7 59, i32 -0.0112727, i7 60, i32 -0.0209326, i7 61, i32 -0.0250325, i7 62, i32 0.00306804, i7 63, i32 -0.0988933, i7 64, i32 0.00434126, i7 65, i32 0.226371, i7 66, i32 -0.0681972, i7 67, i32 0.00278357, i7 68, i32 0.0182532, i7 69, i32 -0.0113843, i7 70, i32 -0.0446746, i7 71, i32 -0.0495953, i7 72, i32 -0.0118141, i7 73, i32 -0.070415, i7 74, i32 0.0383456, i7 75, i32 -0.00701835, i7 76, i32 0.0410236, i7 77, i32 -0.0512558, i7 78, i32 0.00967503, i7 79, i32 0.10689, i7 80, i32 -0.014072, i7 81, i32 0.0380378, i7 82, i32 0.0130553, i7 83, i32 -0.115611, i7 84, i32 -0.00473551, i7 85, i32 0.0234017, i7 86, i32 -0.0606235, i7 87, i32 0.00155253, i7 88, i32 -0.0402556, i7 89, i32 -0.0048212, i7 90, i32 -0.0110684, i7 91, i32 0.0108955, i7 92, i32 -0.0241959, i7 93, i32 -0.0745446, i7 94, i32 -0.013209, i7 95, i32 0.0215551, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 740 'sparsemux' 'tmp_302' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 741 [1/1] (1.18ns)   --->   "%tmp_303 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.173467, i7 1, i32 -0.169875, i7 2, i32 0.0167399, i7 3, i32 -0.0393265, i7 4, i32 -0.148214, i7 5, i32 0.224164, i7 6, i32 0.013033, i7 7, i32 0.0158073, i7 8, i32 0.0428943, i7 9, i32 -0.116426, i7 10, i32 -0.0107216, i7 11, i32 0.0690281, i7 12, i32 -0.0220757, i7 13, i32 0.0490944, i7 14, i32 0.0368815, i7 15, i32 0.00421209, i7 16, i32 -0.126212, i7 17, i32 -0.0822003, i7 18, i32 -0.0179347, i7 19, i32 -0.132169, i7 20, i32 0.16147, i7 21, i32 -0.240321, i7 22, i32 0.0650169, i7 23, i32 0.0736505, i7 24, i32 -0.00360522, i7 25, i32 0.0664436, i7 26, i32 0.0468405, i7 27, i32 0.0206527, i7 28, i32 -0.156069, i7 29, i32 0.0675019, i7 30, i32 -0.143263, i7 31, i32 0.0367091, i7 32, i32 0.00384847, i7 33, i32 0.0334421, i7 34, i32 0.0281763, i7 35, i32 0.0424561, i7 36, i32 0.17891, i7 37, i32 0.0896844, i7 38, i32 0.129039, i7 39, i32 0.0218224, i7 40, i32 -0.188277, i7 41, i32 -0.0466518, i7 42, i32 -0.0085552, i7 43, i32 -0.00185985, i7 44, i32 -0.00887821, i7 45, i32 -0.00252246, i7 46, i32 -0.0116289, i7 47, i32 -0.0163686, i7 48, i32 0.00292945, i7 49, i32 0.0268078, i7 50, i32 -0.038608, i7 51, i32 -0.0345948, i7 52, i32 -0.0587542, i7 53, i32 0.0847251, i7 54, i32 0.00788, i7 55, i32 -0.0960903, i7 56, i32 0.115736, i7 57, i32 -0.0240906, i7 58, i32 -0.0190543, i7 59, i32 -0.0230268, i7 60, i32 0.0160499, i7 61, i32 0.0384877, i7 62, i32 -0.00347036, i7 63, i32 -0.140489, i7 64, i32 0.00492627, i7 65, i32 0.203943, i7 66, i32 -0.0742128, i7 67, i32 0.00755012, i7 68, i32 0.0310581, i7 69, i32 0.0169928, i7 70, i32 -0.0907896, i7 71, i32 -0.037804, i7 72, i32 -0.0116733, i7 73, i32 -0.0648793, i7 74, i32 0.0411501, i7 75, i32 -0.00720453, i7 76, i32 0.0346772, i7 77, i32 0.00354065, i7 78, i32 0.0110289, i7 79, i32 -0.137468, i7 80, i32 0.0237497, i7 81, i32 0.0134902, i7 82, i32 0.0439644, i7 83, i32 -0.107494, i7 84, i32 0.0036744, i7 85, i32 0.0291616, i7 86, i32 -0.0600459, i7 87, i32 0.0455086, i7 88, i32 -0.0414969, i7 89, i32 -0.0101183, i7 90, i32 -0.0062392, i7 91, i32 0.0121379, i7 92, i32 0.00657152, i7 93, i32 -0.0965483, i7 94, i32 -0.0082449, i7 95, i32 -0.0313646, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 741 'sparsemux' 'tmp_303' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 742 [1/1] (1.18ns)   --->   "%tmp_304 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.188651, i7 1, i32 -0.08685, i7 2, i32 0.0308298, i7 3, i32 -0.0750104, i7 4, i32 0.0737685, i7 5, i32 0.229781, i7 6, i32 0.0171979, i7 7, i32 -0.0208712, i7 8, i32 0.0244097, i7 9, i32 -0.0175652, i7 10, i32 -0.00778509, i7 11, i32 0.0372779, i7 12, i32 0.0149964, i7 13, i32 -0.0407658, i7 14, i32 -0.00371528, i7 15, i32 -0.00585803, i7 16, i32 -0.181993, i7 17, i32 -0.0563807, i7 18, i32 -0.0284941, i7 19, i32 -0.0843128, i7 20, i32 0.238793, i7 21, i32 0.117146, i7 22, i32 0.147001, i7 23, i32 -0.00217661, i7 24, i32 0.000416092, i7 25, i32 0.0444824, i7 26, i32 0.04374, i7 27, i32 -0.166989, i7 28, i32 -0.102778, i7 29, i32 0.0626249, i7 30, i32 -0.0176776, i7 31, i32 0.0836102, i7 32, i32 -0.0280805, i7 33, i32 0.0723973, i7 34, i32 0.0231023, i7 35, i32 0.02869, i7 36, i32 0.0399292, i7 37, i32 0.235872, i7 38, i32 0.0725556, i7 39, i32 0.0144287, i7 40, i32 -0.0289313, i7 41, i32 -0.131485, i7 42, i32 -0.00014595, i7 43, i32 -0.179084, i7 44, i32 -0.00416383, i7 45, i32 0.00477188, i7 46, i32 -0.00601383, i7 47, i32 0.20825, i7 48, i32 0.00674728, i7 49, i32 0.0128001, i7 50, i32 -0.0599179, i7 51, i32 -0.0469225, i7 52, i32 -0.0434067, i7 53, i32 -0.0949084, i7 54, i32 -0.00505529, i7 55, i32 -0.099355, i7 56, i32 0.111401, i7 57, i32 -0.0222592, i7 58, i32 -0.0443189, i7 59, i32 -0.0335998, i7 60, i32 0.0572028, i7 61, i32 0.00204279, i7 62, i32 -0.0197921, i7 63, i32 -0.0780559, i7 64, i32 0.00316798, i7 65, i32 0.143782, i7 66, i32 -0.0665572, i7 67, i32 -0.0232359, i7 68, i32 0.0329935, i7 69, i32 0.0403811, i7 70, i32 -0.114259, i7 71, i32 -0.0213045, i7 72, i32 -0.00793207, i7 73, i32 -0.0530548, i7 74, i32 0.0368392, i7 75, i32 -0.00914476, i7 76, i32 0.0267843, i7 77, i32 0.070504, i7 78, i32 0.00874461, i7 79, i32 0.0609597, i7 80, i32 0.0264668, i7 81, i32 -0.03249, i7 82, i32 0.0555368, i7 83, i32 -0.0855888, i7 84, i32 -0.00133761, i7 85, i32 0.0291597, i7 86, i32 -0.038153, i7 87, i32 0.0697406, i7 88, i32 -0.0299354, i7 89, i32 -0.00914321, i7 90, i32 -0.00138659, i7 91, i32 0.0151562, i7 92, i32 0.0307916, i7 93, i32 -0.054244, i7 94, i32 0.00821406, i7 95, i32 -0.0536843, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 742 'sparsemux' 'tmp_304' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 743 [1/1] (1.18ns)   --->   "%tmp_305 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.132364, i7 1, i32 -0.0295414, i7 2, i32 0.0303464, i7 3, i32 -0.0973578, i7 4, i32 0.206713, i7 5, i32 0.192026, i7 6, i32 -0.00566668, i7 7, i32 -0.0247533, i7 8, i32 0.000627259, i7 9, i32 0.15393, i7 10, i32 -0.00700346, i7 11, i32 -0.0244393, i7 12, i32 0.0448065, i7 13, i32 -0.0731807, i7 14, i32 -0.044814, i7 15, i32 -0.0156452, i7 16, i32 0.147868, i7 17, i32 -0.0284287, i7 18, i32 -0.016507, i7 19, i32 -0.0175831, i7 20, i32 0.107587, i7 21, i32 0.0395646, i7 22, i32 0.129968, i7 23, i32 0.0392751, i7 24, i32 0.00159361, i7 25, i32 0.0466053, i7 26, i32 0.0300857, i7 27, i32 -0.258777, i7 28, i32 0.02435, i7 29, i32 0.035847, i7 30, i32 0.0868817, i7 31, i32 0.137373, i7 32, i32 -0.0577015, i7 33, i32 0.0970947, i7 34, i32 0.00300921, i7 35, i32 0.0137018, i7 36, i32 -0.100323, i7 37, i32 0.0511587, i7 38, i32 0.0384356, i7 39, i32 0.0143576, i7 40, i32 0.0957268, i7 41, i32 -0.0971696, i7 42, i32 0.00266617, i7 43, i32 -0.177002, i7 44, i32 -0.0106081, i7 45, i32 -0.0101388, i7 46, i32 -0.0078337, i7 47, i32 -0.228214, i7 48, i32 0.00688348, i7 49, i32 0.00234546, i7 50, i32 -0.0353515, i7 51, i32 -0.0409557, i7 52, i32 0.151302, i7 53, i32 -0.174785, i7 54, i32 -0.00859976, i7 55, i32 -0.0895217, i7 56, i32 0.0763852, i7 57, i32 -0.0170752, i7 58, i32 -0.05825, i7 59, i32 -0.0408329, i7 60, i32 0.07456, i7 61, i32 -0.0259527, i7 62, i32 -0.020636, i7 63, i32 -0.0131481, i7 64, i32 3.61873e-05, i7 65, i32 0.0670969, i7 66, i32 -0.0473638, i7 67, i32 -0.00436747, i7 68, i32 0.0304762, i7 69, i32 0.0521121, i7 70, i32 -0.120012, i7 71, i32 -0.0120681, i7 72, i32 -0.00986525, i7 73, i32 -0.0347669, i7 74, i32 0.0138675, i7 75, i32 -0.00832365, i7 76, i32 0.0134538, i7 77, i32 0.128273, i7 78, i32 0.0111873, i7 79, i32 -0.00293403, i7 80, i32 0.00033916, i7 81, i32 -0.102063, i7 82, i32 0.050168, i7 83, i32 -0.051829, i7 84, i32 -0.000691877, i7 85, i32 0.0181528, i7 86, i32 0.0049045, i7 87, i32 0.0817055, i7 88, i32 -0.0107491, i7 89, i32 -0.0107044, i7 90, i32 -0.0010221, i7 91, i32 0.0130378, i7 92, i32 -0.0535472, i7 93, i32 -0.00950894, i7 94, i32 0.019803, i7 95, i32 -0.0603128, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 743 'sparsemux' 'tmp_305' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 744 [1/1] (1.18ns)   --->   "%tmp_306 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0596071, i7 1, i32 -0.00655, i7 2, i32 0.0182432, i7 3, i32 -0.0931253, i7 4, i32 0.183572, i7 5, i32 0.113682, i7 6, i32 -0.0039235, i7 7, i32 -0.0113848, i7 8, i32 -0.027657, i7 9, i32 -0.120748, i7 10, i32 -0.00889891, i7 11, i32 0.0111752, i7 12, i32 0.0238174, i7 13, i32 -0.00526871, i7 14, i32 -0.0496713, i7 15, i32 -0.00877024, i7 16, i32 0.0834882, i7 17, i32 -0.00764302, i7 18, i32 -0.0112986, i7 19, i32 0.0506164, i7 20, i32 -0.05791, i7 21, i32 -0.0878014, i7 22, i32 0.0657392, i7 23, i32 0.00378684, i7 24, i32 0.00032359, i7 25, i32 0.0331098, i7 26, i32 0.0101009, i7 27, i32 -0.125538, i7 28, i32 0.10373, i7 29, i32 0.0295584, i7 30, i32 0.132426, i7 31, i32 0.00424355, i7 32, i32 -0.0575829, i7 33, i32 0.100463, i7 34, i32 -0.000887713, i7 35, i32 -0.00676082, i7 36, i32 -0.0263223, i7 37, i32 -0.0972371, i7 38, i32 0.0104796, i7 39, i32 0.0206584, i7 40, i32 0.0418779, i7 41, i32 0.0127906, i7 42, i32 0.00915344, i7 43, i32 0.0427751, i7 44, i32 -0.00374336, i7 45, i32 -0.00672178, i7 46, i32 -0.000551127, i7 47, i32 0.126135, i7 48, i32 0.00323097, i7 49, i32 0.00039286, i7 50, i32 -0.0060682, i7 51, i32 -0.0433475, i7 52, i32 -0.0214905, i7 53, i32 -0.0916381, i7 54, i32 -0.00699723, i7 55, i32 -0.0654322, i7 56, i32 0.0443533, i7 57, i32 -0.0133605, i7 58, i32 -0.0606502, i7 59, i32 -0.0311629, i7 60, i32 0.0781172, i7 61, i32 -0.00837605, i7 62, i32 -0.0144942, i7 63, i32 0.0116316, i7 64, i32 -0.0016341, i7 65, i32 0.0215736, i7 66, i32 -0.0400156, i7 67, i32 0.10519, i7 68, i32 0.0288927, i7 69, i32 0.0503328, i7 70, i32 -0.109389, i7 71, i32 -0.000836892, i7 72, i32 -0.00326665, i7 73, i32 -0.0279524, i7 74, i32 0.00320395, i7 75, i32 -0.0121104, i7 76, i32 0.00707221, i7 77, i32 0.143652, i7 78, i32 0.0110768, i7 79, i32 -0.011187, i7 80, i32 -0.0113857, i7 81, i32 -0.117375, i7 82, i32 0.0343705, i7 83, i32 -0.0226564, i7 84, i32 -0.000100669, i7 85, i32 0.0104498, i7 86, i32 0.050659, i7 87, i32 0.0725476, i7 88, i32 0.00660377, i7 89, i32 -0.0110032, i7 90, i32 -0.000623072, i7 91, i32 0.010145, i7 92, i32 0.047157, i7 93, i32 0.0144832, i7 94, i32 0.025712, i7 95, i32 -0.0592963, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 744 'sparsemux' 'tmp_306' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (1.18ns)   --->   "%tmp_307 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0147759, i7 1, i32 -0.018078, i7 2, i32 0.0425508, i7 3, i32 -0.104128, i7 4, i32 0.0712548, i7 5, i32 0.0451689, i7 6, i32 -0.0381837, i7 7, i32 -0.00557601, i7 8, i32 -0.0468393, i7 9, i32 0.0168848, i7 10, i32 -0.00678371, i7 11, i32 -0.012526, i7 12, i32 0.0101633, i7 13, i32 0.0148665, i7 14, i32 -0.0411981, i7 15, i32 -0.0208621, i7 16, i32 -0.0652388, i7 17, i32 -0.0122472, i7 18, i32 0.0136822, i7 19, i32 0.0497856, i7 20, i32 -0.0825584, i7 21, i32 0.0354709, i7 22, i32 0.00564483, i7 23, i32 -0.024636, i7 24, i32 -0.00983183, i7 25, i32 0.039958, i7 26, i32 -0.0033411, i7 27, i32 0.0697218, i7 28, i32 0.113968, i7 29, i32 0.0270606, i7 30, i32 0.118854, i7 31, i32 -0.0945454, i7 32, i32 -0.0654441, i7 33, i32 0.0900489, i7 34, i32 -0.01984, i7 35, i32 -0.00278867, i7 36, i32 0.0140962, i7 37, i32 -0.0277562, i7 38, i32 0.00823902, i7 39, i32 -0.00952865, i7 40, i32 0.00273936, i7 41, i32 0.0697347, i7 42, i32 0.00546014, i7 43, i32 0.101749, i7 44, i32 -0.00240862, i7 45, i32 0.0110013, i7 46, i32 -0.0118665, i7 47, i32 -0.0396683, i7 48, i32 0.00573048, i7 49, i32 0.000980766, i7 50, i32 0.000960069, i7 51, i32 -0.0499411, i7 52, i32 -0.0244713, i7 53, i32 0.0425768, i7 54, i32 -0.00218674, i7 55, i32 -0.0389541, i7 56, i32 0.0123926, i7 57, i32 -0.00472117, i7 58, i32 -0.071366, i7 59, i32 -0.0285533, i7 60, i32 0.06267, i7 61, i32 -0.00635383, i7 62, i32 -0.00313364, i7 63, i32 0.029684, i7 64, i32 -0.0016442, i7 65, i32 -0.013677, i7 66, i32 -0.0391897, i7 67, i32 0.0713774, i7 68, i32 0.033725, i7 69, i32 0.0532205, i7 70, i32 -0.107194, i7 71, i32 0.0109645, i7 72, i32 -0.0133161, i7 73, i32 -0.020807, i7 74, i32 -0.00122746, i7 75, i32 -0.00744416, i7 76, i32 -0.00250945, i7 77, i32 0.128776, i7 78, i32 0.00816522, i7 79, i32 0.00787657, i7 80, i32 -0.00771469, i7 81, i32 -0.0974022, i7 82, i32 -0.000662666, i7 83, i32 -0.00540227, i7 84, i32 -0.00457647, i7 85, i32 -0.0175145, i7 86, i32 0.0634996, i7 87, i32 0.0743661, i7 88, i32 0.00508185, i7 89, i32 -0.0159741, i7 90, i32 5.14043e-05, i7 91, i32 0.00708844, i7 92, i32 -0.0234817, i7 93, i32 0.0598102, i7 94, i32 0.0152815, i7 95, i32 -0.0636178, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 745 'sparsemux' 'tmp_307' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (1.18ns)   --->   "%tmp_308 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.001367, i7 1, i32 0.0662893, i7 2, i32 -0.0656964, i7 3, i32 0.124209, i7 4, i32 0.0322617, i7 5, i32 0.0533822, i7 6, i32 0.0166186, i7 7, i32 -0.0352921, i7 8, i32 -0.0117188, i7 9, i32 0.00269775, i7 10, i32 -0.00871733, i7 11, i32 0.0580605, i7 12, i32 -0.0837739, i7 13, i32 0.0835934, i7 14, i32 -0.054062, i7 15, i32 -0.00728778, i7 16, i32 -0.00470627, i7 17, i32 -0.0109119, i7 18, i32 -0.0905329, i7 19, i32 0.00612748, i7 20, i32 -0.0616149, i7 21, i32 0.00850721, i7 22, i32 0.0402564, i7 23, i32 0.0452387, i7 24, i32 0.00956293, i7 25, i32 0.0493743, i7 26, i32 -0.0729908, i7 27, i32 -0.00508163, i7 28, i32 0.0522457, i7 29, i32 -0.063076, i7 30, i32 0.0540463, i7 31, i32 -0.108392, i7 32, i32 0.0916332, i7 33, i32 -0.072147, i7 34, i32 0.102957, i7 35, i32 -0.0556222, i7 36, i32 0.0109015, i7 37, i32 0.00139796, i7 38, i32 -0.0950403, i7 39, i32 0.00756336, i7 40, i32 -0.0166589, i7 41, i32 -0.0401696, i7 42, i32 -0.0149907, i7 43, i32 -0.00915658, i7 44, i32 0.0263208, i7 45, i32 0.00343498, i7 46, i32 0.020037, i7 47, i32 0.0053951, i7 48, i32 -0.0051426, i7 49, i32 0.0895822, i7 50, i32 -0.0302578, i7 51, i32 -0.00680532, i7 52, i32 -0.00403676, i7 53, i32 0.0194525, i7 54, i32 -0.0731337, i7 55, i32 0.0383666, i7 56, i32 -0.00228035, i7 57, i32 -0.0261828, i7 58, i32 0.0414691, i7 59, i32 0.0142717, i7 60, i32 -0.0701931, i7 61, i32 -0.0162053, i7 62, i32 0.00229623, i7 63, i32 -0.0105595, i7 64, i32 -0.00789494, i7 65, i32 -0.0293021, i7 66, i32 0.0989601, i7 67, i32 -0.0202475, i7 68, i32 -0.0581392, i7 69, i32 -0.0560868, i7 70, i32 0.098169, i7 71, i32 -0.0345026, i7 72, i32 -0.00819267, i7 73, i32 -0.0736961, i7 74, i32 0.0160209, i7 75, i32 -0.0186987, i7 76, i32 0.0567891, i7 77, i32 -0.0906763, i7 78, i32 0.008783, i7 79, i32 0.00880489, i7 80, i32 0.0189688, i7 81, i32 0.00686838, i7 82, i32 -0.0361961, i7 83, i32 -0.0164865, i7 84, i32 -0.0185399, i7 85, i32 0.0337164, i7 86, i32 -0.00247222, i7 87, i32 -0.0406265, i7 88, i32 0.0071656, i7 89, i32 -0.0204659, i7 90, i32 0.0145313, i7 91, i32 0.00125901, i7 92, i32 -0.0025054, i7 93, i32 -0.0156189, i7 94, i32 -0.012134, i7 95, i32 0.0293319, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 746 'sparsemux' 'tmp_308' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 747 [1/1] (1.18ns)   --->   "%tmp_309 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00269816, i7 1, i32 -0.00282819, i7 2, i32 -0.0220148, i7 3, i32 0.0978451, i7 4, i32 0.0374137, i7 5, i32 0.061203, i7 6, i32 0.00116409, i7 7, i32 -0.0862619, i7 8, i32 -0.0198533, i7 9, i32 0.0207592, i7 10, i32 -0.0126013, i7 11, i32 -0.0885868, i7 12, i32 -0.0815222, i7 13, i32 0.130929, i7 14, i32 -0.0379279, i7 15, i32 -0.00957555, i7 16, i32 -0.00276544, i7 17, i32 -0.00102302, i7 18, i32 0.0671008, i7 19, i32 0.0327562, i7 20, i32 -0.027123, i7 21, i32 -0.0644659, i7 22, i32 0.0197827, i7 23, i32 -0.135426, i7 24, i32 -0.0108672, i7 25, i32 0.0504431, i7 26, i32 -0.0298301, i7 27, i32 -0.0424173, i7 28, i32 0.0908689, i7 29, i32 -0.0489026, i7 30, i32 0.00367003, i7 31, i32 0.0214962, i7 32, i32 0.111741, i7 33, i32 -0.070331, i7 34, i32 0.122913, i7 35, i32 -0.0759418, i7 36, i32 0.0824472, i7 37, i32 0.11141, i7 38, i32 -0.122184, i7 39, i32 -0.00299324, i7 40, i32 -0.0428811, i7 41, i32 0.0108729, i7 42, i32 -0.00230482, i7 43, i32 -0.0898043, i7 44, i32 0.0412258, i7 45, i32 0.005846, i7 46, i32 0.00250825, i7 47, i32 -0.0252381, i7 48, i32 -0.00184564, i7 49, i32 0.0378117, i7 50, i32 0.0266627, i7 51, i32 -0.0141296, i7 52, i32 0.00215261, i7 53, i32 -0.0419503, i7 54, i32 -0.0738222, i7 55, i32 0.0375313, i7 56, i32 0.00347312, i7 57, i32 -0.032409, i7 58, i32 0.0492102, i7 59, i32 0.0231507, i7 60, i32 -0.0703583, i7 61, i32 -0.011259, i7 62, i32 -0.00581551, i7 63, i32 0.00240881, i7 64, i32 0.00203603, i7 65, i32 0.0102782, i7 66, i32 0.108933, i7 67, i32 -0.026734, i7 68, i32 -0.0542546, i7 69, i32 -0.0463636, i7 70, i32 0.101775, i7 71, i32 -0.0336388, i7 72, i32 -0.0148762, i7 73, i32 -0.0761134, i7 74, i32 0.0453544, i7 75, i32 -0.0105701, i7 76, i32 0.0402799, i7 77, i32 -0.0942415, i7 78, i32 0.00634476, i7 79, i32 0.038805, i7 80, i32 0.0338451, i7 81, i32 0.00753948, i7 82, i32 -0.0298752, i7 83, i32 -0.0475402, i7 84, i32 -0.0247268, i7 85, i32 0.0223387, i7 86, i32 -0.00537332, i7 87, i32 -0.0720059, i7 88, i32 0.0140912, i7 89, i32 -0.0101174, i7 90, i32 0.00869954, i7 91, i32 0.0071912, i7 92, i32 -0.0218829, i7 93, i32 -0.0056522, i7 94, i32 -0.00823984, i7 95, i32 0.0946211, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 747 'sparsemux' 'tmp_309' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (1.18ns)   --->   "%tmp_310 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0426707, i7 1, i32 -0.126403, i7 2, i32 -0.0352255, i7 3, i32 0.104755, i7 4, i32 0.0464649, i7 5, i32 0.0970738, i7 6, i32 0.0114264, i7 7, i32 -0.0100498, i7 8, i32 -0.0308405, i7 9, i32 -0.0582998, i7 10, i32 -0.0113382, i7 11, i32 -0.0609501, i7 12, i32 -0.0929954, i7 13, i32 -0.118751, i7 14, i32 -0.00390135, i7 15, i32 0.00661367, i7 16, i32 -0.0106565, i7 17, i32 0.000895165, i7 18, i32 0.195374, i7 19, i32 0.0727743, i7 20, i32 0.0694404, i7 21, i32 0.167629, i7 22, i32 0.00827325, i7 23, i32 -0.0499029, i7 24, i32 -0.00270012, i7 25, i32 0.0551093, i7 26, i32 -0.0218449, i7 27, i32 -0.088424, i7 28, i32 0.0668264, i7 29, i32 -0.0293007, i7 30, i32 -0.0866422, i7 31, i32 0.183655, i7 32, i32 0.158676, i7 33, i32 -0.0721304, i7 34, i32 0.100029, i7 35, i32 -0.0950312, i7 36, i32 -0.0526097, i7 37, i32 0.0734761, i7 38, i32 -0.120851, i7 39, i32 0.00994085, i7 40, i32 0.00338483, i7 41, i32 0.0706675, i7 42, i32 0.00166263, i7 43, i32 -0.0724864, i7 44, i32 0.0639162, i7 45, i32 0.00968528, i7 46, i32 0.00166945, i7 47, i32 0.0594185, i7 48, i32 -0.000286561, i7 49, i32 -0.0816372, i7 50, i32 0.132364, i7 51, i32 -0.0226852, i7 52, i32 0.00477203, i7 53, i32 -0.0517106, i7 54, i32 -0.0173943, i7 55, i32 0.0130237, i7 56, i32 0.00461091, i7 57, i32 -0.0191466, i7 58, i32 0.0524075, i7 59, i32 0.0225237, i7 60, i32 -0.0780332, i7 61, i32 0.0333063, i7 62, i32 -0.0227053, i7 63, i32 0.0164082, i7 64, i32 0.00369465, i7 65, i32 0.0590015, i7 66, i32 0.111525, i7 67, i32 -0.0250918, i7 68, i32 -0.0642246, i7 69, i32 -0.0492665, i7 70, i32 0.0850288, i7 71, i32 -0.033418, i7 72, i32 -0.00660932, i7 73, i32 -0.0730905, i7 74, i32 0.0632757, i7 75, i32 -0.00992895, i7 76, i32 0.0407694, i7 77, i32 -0.106617, i7 78, i32 0.0107337, i7 79, i32 -0.0763834, i7 80, i32 0.0285933, i7 81, i32 0.0330366, i7 82, i32 -0.0212548, i7 83, i32 -0.0755729, i7 84, i32 -0.0255114, i7 85, i32 0.0257186, i7 86, i32 0.000702553, i7 87, i32 -0.0982747, i7 88, i32 0.0139201, i7 89, i32 -0.015353, i7 90, i32 -0.00504657, i7 91, i32 -0.00436699, i7 92, i32 0.0306288, i7 93, i32 -0.0101694, i7 94, i32 -0.00723995, i7 95, i32 0.141807, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 748 'sparsemux' 'tmp_310' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 749 [1/1] (1.18ns)   --->   "%tmp_311 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0952548, i7 1, i32 -0.22508, i7 2, i32 -0.00579563, i7 3, i32 0.0902583, i7 4, i32 0.00322631, i7 5, i32 0.130112, i7 6, i32 0.0110537, i7 7, i32 0.083066, i7 8, i32 -0.0134916, i7 9, i32 0.0313149, i7 10, i32 -0.0105521, i7 11, i32 0.212889, i7 12, i32 -0.0638679, i7 13, i32 -0.225791, i7 14, i32 0.0451197, i7 15, i32 0.0184753, i7 16, i32 -0.00228999, i7 17, i32 -0.00913126, i7 18, i32 -0.173551, i7 19, i32 0.049487, i7 20, i32 0.13922, i7 21, i32 -0.159397, i7 22, i32 -0.0275888, i7 23, i32 0.265305, i7 24, i32 -0.00765469, i7 25, i32 0.0582873, i7 26, i32 0.000199225, i7 27, i32 -0.0634086, i7 28, i32 0.032625, i7 29, i32 -0.00351965, i7 30, i32 -0.172839, i7 31, i32 0.111746, i7 32, i32 0.199045, i7 33, i32 -0.06355, i7 34, i32 0.0727739, i7 35, i32 -0.0864683, i7 36, i32 -0.100665, i7 37, i32 -0.165378, i7 38, i32 -0.0760607, i7 39, i32 0.0191305, i7 40, i32 0.0912413, i7 41, i32 0.103423, i7 42, i32 0.00441809, i7 43, i32 0.105989, i7 44, i32 0.0644472, i7 45, i32 0.0217069, i7 46, i32 -0.0069867, i7 47, i32 -0.116248, i7 48, i32 0.000962613, i7 49, i32 -0.142555, i7 50, i32 0.25652, i7 51, i32 -0.0135429, i7 52, i32 -0.00613727, i7 53, i32 0.0554462, i7 54, i32 0.0508921, i7 55, i32 -0.0230957, i7 56, i32 0.015218, i7 57, i32 -0.0215622, i7 58, i32 0.0533268, i7 59, i32 0.0322438, i7 60, i32 -0.0753559, i7 61, i32 0.0348189, i7 62, i32 -0.0357315, i7 63, i32 0.0133675, i7 64, i32 0.00622953, i7 65, i32 0.130725, i7 66, i32 0.08034, i7 67, i32 -0.00897386, i7 68, i32 -0.052573, i7 69, i32 -0.0369202, i7 70, i32 0.0422975, i7 71, i32 -0.0289767, i7 72, i32 -0.00223481, i7 73, i32 -0.0717157, i7 74, i32 0.0671779, i7 75, i32 -0.00906995, i7 76, i32 0.0361971, i7 77, i32 -0.100225, i7 78, i32 0.0130043, i7 79, i32 0.0121945, i7 80, i32 -0.0101314, i7 81, i32 0.0512926, i7 82, i32 -0.0186557, i7 83, i32 -0.0866843, i7 84, i32 -0.0173828, i7 85, i32 0.0272016, i7 86, i32 -0.0151518, i7 87, i32 -0.099371, i7 88, i32 0.00395197, i7 89, i32 -0.0285445, i7 90, i32 -0.0033251, i7 91, i32 -0.015222, i7 92, i32 -0.0168842, i7 93, i32 -0.0196259, i7 94, i32 -0.0141153, i7 95, i32 0.125018, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 749 'sparsemux' 'tmp_311' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (1.18ns)   --->   "%tmp_312 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.119547, i7 1, i32 -0.207626, i7 2, i32 0.017116, i7 3, i32 0.0589794, i7 4, i32 -0.112145, i7 5, i32 0.141274, i7 6, i32 0.00733639, i7 7, i32 0.109385, i7 8, i32 0.00767235, i7 9, i32 0.00659191, i7 10, i32 -0.011659, i7 11, i32 -0.0958335, i7 12, i32 -0.00921043, i7 13, i32 -0.0985869, i7 14, i32 0.0850563, i7 15, i32 0.0120232, i7 16, i32 0.0756997, i7 17, i32 -0.0374097, i7 18, i32 -0.13883, i7 19, i32 -0.014115, i7 20, i32 0.169811, i7 21, i32 -0.0102983, i7 22, i32 -0.0864781, i7 23, i32 -0.045991, i7 24, i32 -0.000406764, i7 25, i32 0.0485076, i7 26, i32 0.0223897, i7 27, i32 0.0523018, i7 28, i32 -0.0500346, i7 29, i32 0.0200828, i7 30, i32 -0.174157, i7 31, i32 -0.172721, i7 32, i32 0.215016, i7 33, i32 -0.0410538, i7 34, i32 0.0542996, i7 35, i32 -0.0810764, i7 36, i32 -0.0364252, i7 37, i32 -0.228446, i7 38, i32 -0.0279014, i7 39, i32 0.0116836, i7 40, i32 0.131506, i7 41, i32 0.10009, i7 42, i32 0.00862437, i7 43, i32 0.173478, i7 44, i32 0.0710943, i7 45, i32 0.0288051, i7 46, i32 0.0042885, i7 47, i32 0.168752, i7 48, i32 -1.05415e-05, i7 49, i32 -0.0461181, i7 50, i32 0.268033, i7 51, i32 -0.0215229, i7 52, i32 -0.0158102, i7 53, i32 0.130257, i7 54, i32 0.084406, i7 55, i32 -0.0634652, i7 56, i32 0.0398378, i7 57, i32 -0.0207459, i7 58, i32 0.0417915, i7 59, i32 0.0452436, i7 60, i32 -0.0666221, i7 61, i32 -0.00951717, i7 62, i32 -0.0146061, i7 63, i32 0.00326966, i7 64, i32 -0.00124599, i7 65, i32 0.18389, i7 66, i32 0.0219773, i7 67, i32 0.00226106, i7 68, i32 -0.0336459, i7 69, i32 -0.0205853, i7 70, i32 -0.0175174, i7 71, i32 -0.0201754, i7 72, i32 -0.00410119, i7 73, i32 -0.0692575, i7 74, i32 0.0496482, i7 75, i32 -0.0107567, i7 76, i32 0.0339256, i7 77, i32 -0.0848787, i7 78, i32 0.0192819, i7 79, i32 0.108729, i7 80, i32 -0.0236477, i7 81, i32 0.0471814, i7 82, i32 0.00299866, i7 83, i32 -0.0966974, i7 84, i32 -0.00626594, i7 85, i32 0.0267497, i7 86, i32 -0.0325025, i7 87, i32 -0.0625478, i7 88, i32 -0.00947787, i7 89, i32 -0.0257091, i7 90, i32 -0.00909063, i7 91, i32 -0.0231268, i7 92, i32 -0.00460813, i7 93, i32 -0.0273958, i7 94, i32 -0.0132068, i7 95, i32 0.075717, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 750 'sparsemux' 'tmp_312' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (1.18ns)   --->   "%tmp_313 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0703686, i7 1, i32 -0.111954, i7 2, i32 0.0211178, i7 3, i32 0.00416875, i7 4, i32 -0.244642, i7 5, i32 0.133336, i7 6, i32 -0.000657344, i7 7, i32 0.0516069, i7 8, i32 0.0323636, i7 9, i32 0.0376067, i7 10, i32 -0.0137164, i7 11, i32 -0.123049, i7 12, i32 0.0479865, i7 13, i32 0.0186044, i7 14, i32 0.0916155, i7 15, i32 0.00668008, i7 16, i32 0.0630258, i7 17, i32 -0.0591133, i7 18, i32 0.151163, i7 19, i32 -0.117026, i7 20, i32 0.18543, i7 21, i32 0.188413, i7 22, i32 -0.133608, i7 23, i32 -0.144687, i7 24, i32 -0.00648946, i7 25, i32 0.0647866, i7 26, i32 0.0394622, i7 27, i32 0.216706, i7 28, i32 -0.147315, i7 29, i32 0.0459216, i7 30, i32 -0.117209, i7 31, i32 -0.223889, i7 32, i32 0.203959, i7 33, i32 -0.0157911, i7 34, i32 0.0117057, i7 35, i32 -0.0626968, i7 36, i32 0.0067741, i7 37, i32 0.0207536, i7 38, i32 0.00952226, i7 39, i32 0.00588809, i7 40, i32 0.0118018, i7 41, i32 -0.113701, i7 42, i32 -0.00369851, i7 43, i32 0.0779168, i7 44, i32 0.0530939, i7 45, i32 0.01361, i7 46, i32 0.00100943, i7 47, i32 -0.106228, i7 48, i32 -0.00157345, i7 49, i32 0.0269991, i7 50, i32 0.13163, i7 51, i32 -0.0315677, i7 52, i32 0.0140222, i7 53, i32 0.0576584, i7 54, i32 0.0535437, i7 55, i32 -0.0931653, i7 56, i32 0.0699746, i7 57, i32 -0.0190292, i7 58, i32 0.0130435, i7 59, i32 0.0351939, i7 60, i32 -0.0406746, i7 61, i32 0.000679364, i7 62, i32 0.0139479, i7 63, i32 -0.0500795, i7 64, i32 -0.00188897, i7 65, i32 0.19394, i7 66, i32 -0.0168341, i7 67, i32 -0.0233944, i7 68, i32 -0.0123352, i7 69, i32 0.00551174, i7 70, i32 -0.0747553, i7 71, i32 -0.015178, i7 72, i32 -0.0036913, i7 73, i32 -0.0687578, i7 74, i32 0.0245962, i7 75, i32 -0.0162792, i7 76, i32 0.0329037, i7 77, i32 -0.0459286, i7 78, i32 0.0240101, i7 79, i32 -0.0995481, i7 80, i32 -0.0154005, i7 81, i32 0.030461, i7 82, i32 0.0431512, i7 83, i32 -0.100039, i7 84, i32 0.00296428, i7 85, i32 0.0281411, i7 86, i32 -0.0516263, i7 87, i32 -0.00837695, i7 88, i32 -0.0247617, i7 89, i32 -0.0218582, i7 90, i32 -0.00693746, i7 91, i32 -0.0211981, i7 92, i32 0.0377285, i7 93, i32 -0.0422755, i7 94, i32 -0.00794319, i7 95, i32 0.0199134, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 751 'sparsemux' 'tmp_313' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (1.18ns)   --->   "%tmp_314 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00663712, i7 1, i32 -0.0223682, i7 2, i32 0.0361891, i7 3, i32 -0.0394545, i7 4, i32 -0.238338, i7 5, i32 0.103473, i7 6, i32 -0.0111076, i7 7, i32 -0.0107635, i7 8, i32 0.0477838, i7 9, i32 -0.0389934, i7 10, i32 -0.0112778, i7 11, i32 0.134498, i7 12, i32 0.0906714, i7 13, i32 0.119842, i7 14, i32 0.06547, i7 15, i32 0.0046597, i7 16, i32 -0.156952, i7 17, i32 -0.0608843, i7 18, i32 0.0285825, i7 19, i32 -0.119367, i7 20, i32 0.0756481, i7 21, i32 -0.218464, i7 22, i32 -0.124148, i7 23, i32 0.0508662, i7 24, i32 -0.00208475, i7 25, i32 0.0780503, i7 26, i32 0.0517366, i7 27, i32 0.268223, i7 28, i32 -0.153397, i7 29, i32 0.0603054, i7 30, i32 -0.0102188, i7 31, i32 0.0295538, i7 32, i32 0.194513, i7 33, i32 0.0238098, i7 34, i32 -0.0478246, i7 35, i32 -0.0177219, i7 36, i32 0.173554, i7 37, i32 0.26367, i7 38, i32 0.0363002, i7 39, i32 0.0118512, i7 40, i32 -0.180021, i7 41, i32 -0.274226, i7 42, i32 -0.0115403, i7 43, i32 -0.0201573, i7 44, i32 0.0349709, i7 45, i32 0.00341197, i7 46, i32 -0.0093105, i7 47, i32 -0.100231, i7 48, i32 0.000624407, i7 49, i32 0.0217051, i7 50, i32 -0.00569102, i7 51, i32 -0.0433787, i7 52, i32 -0.0624208, i7 53, i32 -0.125568, i7 54, i32 0.0183559, i7 55, i32 -0.103966, i7 56, i32 0.0800075, i7 57, i32 -0.0247583, i7 58, i32 -0.0199997, i7 59, i32 0.0256621, i7 60, i32 -0.0180649, i7 61, i32 0.0431871, i7 62, i32 0.0130043, i7 63, i32 -0.105473, i7 64, i32 0.00230199, i7 65, i32 0.175369, i7 66, i32 -0.0378864, i7 67, i32 0.00754501, i7 68, i32 0.00686663, i7 69, i32 0.0369427, i7 70, i32 -0.10748, i7 71, i32 -0.00847972, i7 72, i32 -0.00774584, i7 73, i32 -0.0591083, i7 74, i32 -0.0125978, i7 75, i32 -0.0207476, i7 76, i32 0.0231002, i7 77, i32 0.00775318, i7 78, i32 0.021013, i7 79, i32 0.00483894, i7 80, i32 0.00961144, i7 81, i32 0.00369403, i7 82, i32 0.0897122, i7 83, i32 -0.0911822, i7 84, i32 0.00196994, i7 85, i32 0.0244976, i7 86, i32 -0.0448357, i7 87, i32 0.0429407, i7 88, i32 -0.0349653, i7 89, i32 -0.0165788, i7 90, i32 -0.00256632, i7 91, i32 -0.0213781, i7 92, i32 -0.0446168, i7 93, i32 -0.0317903, i7 94, i32 -0.00305712, i7 95, i32 -0.0143151, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 752 'sparsemux' 'tmp_314' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (1.18ns)   --->   "%tmp_315 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0825265, i7 1, i32 0.0141648, i7 2, i32 0.0396545, i7 3, i32 -0.0707688, i7 4, i32 -0.0655531, i7 5, i32 0.0334871, i7 6, i32 -0.0118576, i7 7, i32 -0.0317427, i7 8, i32 0.0476441, i7 9, i32 -0.0723107, i7 10, i32 -0.00693676, i7 11, i32 -0.00980587, i7 12, i32 0.0836378, i7 13, i32 0.133703, i7 14, i32 0.0380883, i7 15, i32 0.00376098, i7 16, i32 -0.0870839, i7 17, i32 -0.0599275, i7 18, i32 -0.0320878, i7 19, i32 -0.0291211, i7 20, i32 -0.152328, i7 21, i32 0.0907517, i7 22, i32 -0.0597239, i7 23, i32 -0.00571227, i7 24, i32 -0.0015468, i7 25, i32 0.0613105, i7 26, i32 0.0483099, i7 27, i32 0.115409, i7 28, i32 -0.104695, i7 29, i32 0.0592243, i7 30, i32 0.100621, i7 31, i32 0.0775217, i7 32, i32 0.158605, i7 33, i32 0.0753924, i7 34, i32 -0.0598047, i7 35, i32 0.0145441, i7 36, i32 0.0589095, i7 37, i32 0.143173, i7 38, i32 0.033378, i7 39, i32 0.00657379, i7 40, i32 -0.118019, i7 41, i32 -0.109798, i7 42, i32 -0.00928473, i7 43, i32 -0.184666, i7 44, i32 0.0254359, i7 45, i32 -3.05323e-05, i7 46, i32 -0.00398902, i7 47, i32 0.236505, i7 48, i32 0.0118223, i7 49, i32 0.00708642, i7 50, i32 -0.0576786, i7 51, i32 -0.0494204, i7 52, i32 0.0685778, i7 53, i32 -0.218532, i7 54, i32 0.00554559, i7 55, i32 -0.106163, i7 56, i32 0.0767572, i7 57, i32 -0.0184402, i7 58, i32 -0.0442415, i7 59, i32 0.0145575, i7 60, i32 0.0220362, i7 61, i32 -0.0130263, i7 62, i32 -0.014063, i7 63, i32 -0.0852079, i7 64, i32 -0.00432646, i7 65, i32 0.118771, i7 66, i32 -0.0478528, i7 67, i32 -0.027516, i7 68, i32 0.0155578, i7 69, i32 0.0618062, i7 70, i32 -0.129611, i7 71, i32 0.00319353, i7 72, i32 -0.00681375, i7 73, i32 -0.0479124, i7 74, i32 -0.0392207, i7 75, i32 -0.0105758, i7 76, i32 0.00923795, i7 77, i32 0.0777712, i7 78, i32 0.0204401, i7 79, i32 0.0666957, i7 80, i32 0.0219998, i7 81, i32 -0.052679, i7 82, i32 0.116976, i7 83, i32 -0.0789235, i7 84, i32 0.00180287, i7 85, i32 0.0238739, i7 86, i32 -0.0133498, i7 87, i32 0.0744916, i7 88, i32 -0.0256317, i7 89, i32 -0.0169754, i7 90, i32 0.000340017, i7 91, i32 -0.01329, i7 92, i32 0.0248487, i7 93, i32 0.0062856, i7 94, i32 0.0168832, i7 95, i32 -0.0399102, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 753 'sparsemux' 'tmp_315' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (1.18ns)   --->   "%tmp_316 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.116284, i7 1, i32 0.0143488, i7 2, i32 0.0394965, i7 3, i32 -0.0904043, i7 4, i32 0.0965096, i7 5, i32 -0.034054, i7 6, i32 -0.0269058, i7 7, i32 -0.0240358, i7 8, i32 0.00957272, i7 9, i32 0.127789, i7 10, i32 -0.00752361, i7 11, i32 -0.0150446, i7 12, i32 0.059175, i7 13, i32 0.0195919, i7 14, i32 -0.00271136, i7 15, i32 -0.0125922, i7 16, i32 0.158378, i7 17, i32 -0.043423, i7 18, i32 0.00303035, i7 19, i32 0.0205055, i7 20, i32 -0.246221, i7 21, i32 0.0481122, i7 22, i32 0.0165472, i7 23, i32 0.013254, i7 24, i32 0.00165285, i7 25, i32 0.0440954, i7 26, i32 0.0290365, i7 27, i32 -0.0897992, i7 28, i32 0.0218271, i7 29, i32 0.0290651, i7 30, i32 0.145104, i7 31, i32 0.137654, i7 32, i32 0.126405, i7 33, i32 0.111572, i7 34, i32 -0.0622099, i7 35, i32 0.0295506, i7 36, i32 -0.101576, i7 37, i32 -0.130505, i7 38, i32 0.0118872, i7 39, i32 0.011899, i7 40, i32 0.0586492, i7 41, i32 0.111546, i7 42, i32 -0.00815475, i7 43, i32 -0.180571, i7 44, i32 0.00241185, i7 45, i32 -0.0167503, i7 46, i32 -0.00397895, i7 47, i32 -0.203672, i7 48, i32 0.0060497, i7 49, i32 0.00514019, i7 50, i32 -0.0513836, i7 51, i32 -0.0460427, i7 52, i32 0.106288, i7 53, i32 -0.160502, i7 54, i32 -0.00812136, i7 55, i32 -0.0927164, i7 56, i32 0.0579056, i7 57, i32 -0.0187697, i7 58, i32 -0.0556075, i7 59, i32 0.00275772, i7 60, i32 0.0458884, i7 61, i32 -0.0189628, i7 62, i32 -0.0236618, i7 63, i32 -0.0339602, i7 64, i32 0.00416826, i7 65, i32 0.0611817, i7 66, i32 -0.0342554, i7 67, i32 0.0422331, i7 68, i32 0.0161382, i7 69, i32 0.0659688, i7 70, i32 -0.133493, i7 71, i32 0.0137041, i7 72, i32 -0.0045721, i7 73, i32 -0.0342163, i7 74, i32 -0.0580816, i7 75, i32 0.00220779, i7 76, i32 -0.00235922, i7 77, i32 0.136468, i7 78, i32 0.0196009, i7 79, i32 -0.0590924, i7 80, i32 -0.000866534, i7 81, i32 -0.113473, i7 82, i32 0.113204, i7 83, i32 -0.0532624, i7 84, i32 -0.0017423, i7 85, i32 0.0140993, i7 86, i32 0.0328558, i7 87, i32 0.0777628, i7 88, i32 -0.0139034, i7 89, i32 -0.0158121, i7 90, i32 0.00251187, i7 91, i32 0.000457171, i7 92, i32 -0.00141894, i7 93, i32 0.0335852, i7 94, i32 0.0414321, i7 95, i32 -0.0442665, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 754 'sparsemux' 'tmp_316' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (1.18ns)   --->   "%tmp_317 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0711999, i7 1, i32 0.00927703, i7 2, i32 0.0338181, i7 3, i32 -0.0925377, i7 4, i32 0.135224, i7 5, i32 -0.067815, i7 6, i32 -0.0181173, i7 7, i32 -0.0076911, i7 8, i32 -0.0313936, i7 9, i32 -0.031826, i7 10, i32 -0.00928584, i7 11, i32 0.0153345, i7 12, i32 0.0177023, i7 13, i32 -0.05869, i7 14, i32 -0.0203175, i7 15, i32 -0.0144566, i7 16, i32 0.0323526, i7 17, i32 -0.0164704, i7 18, i32 -0.023455, i7 19, i32 0.0680094, i7 20, i32 -0.110772, i7 21, i32 -0.0873772, i7 22, i32 0.0477998, i7 23, i32 0.0163698, i7 24, i32 -0.00419894, i7 25, i32 0.0305208, i7 26, i32 0.00819684, i7 27, i32 -0.187122, i7 28, i32 0.10045, i7 29, i32 0.0206998, i7 30, i32 0.12372, i7 31, i32 0.0156, i7 32, i32 0.086623, i7 33, i32 0.104449, i7 34, i32 -0.0486997, i7 35, i32 0.0269652, i7 36, i32 -0.0324659, i7 37, i32 -0.107028, i7 38, i32 -0.00460958, i7 39, i32 0.0232481, i7 40, i32 0.0517868, i7 41, i32 0.167928, i7 42, i32 -0.00248336, i7 43, i32 0.0509526, i7 44, i32 -0.00114087, i7 45, i32 -0.00790813, i7 46, i32 -0.00303262, i7 47, i32 0.0941571, i7 48, i32 0.000727352, i7 49, i32 -9.35566e-05, i7 50, i32 -0.0243136, i7 51, i32 -0.0486687, i7 52, i32 -0.103235, i7 53, i32 -0.0238203, i7 54, i32 -0.0077589, i7 55, i32 -0.0732189, i7 56, i32 0.031917, i7 57, i32 -0.0114596, i7 58, i32 -0.0588013, i7 59, i32 -0.00553833, i7 60, i32 0.0529107, i7 61, i32 0.00205073, i7 62, i32 -0.0145287, i7 63, i32 -0.00191416, i7 64, i32 0.00400376, i7 65, i32 0.0171999, i7 66, i32 -0.0261332, i7 67, i32 0.17032, i7 68, i32 0.0220618, i7 69, i32 0.0632532, i7 70, i32 -0.119739, i7 71, i32 0.0214326, i7 72, i32 -0.000714251, i7 73, i32 -0.0264785, i7 74, i32 -0.0494833, i7 75, i32 0.00734153, i7 76, i32 -0.00925723, i7 77, i32 0.157817, i7 78, i32 0.00883502, i7 79, i32 0.0261716, i7 80, i32 -0.00952038, i7 81, i32 -0.123516, i7 82, i32 0.0724327, i7 83, i32 -0.0271775, i7 84, i32 -0.00136485, i7 85, i32 0.00966985, i7 86, i32 0.0632203, i7 87, i32 0.0625522, i7 88, i32 0.0040621, i7 89, i32 -0.0139121, i7 90, i32 0.00110556, i7 91, i32 0.00283023, i7 92, i32 0.000174785, i7 93, i32 0.0417153, i7 94, i32 0.0386145, i7 95, i32 -0.0480947, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 755 'sparsemux' 'tmp_317' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (1.18ns)   --->   "%tmp_318 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.048141, i7 1, i32 -0.00743133, i7 2, i32 0.0532996, i7 3, i32 -0.0932635, i7 4, i32 0.0852029, i7 5, i32 -0.0567226, i7 6, i32 -0.0538055, i7 7, i32 -0.00111342, i7 8, i32 -0.0556331, i7 9, i32 -0.0234256, i7 10, i32 -0.00649004, i7 11, i32 -0.00502452, i7 12, i32 0.0171755, i7 13, i32 -0.00479311, i7 14, i32 -0.0349794, i7 15, i32 -0.0380925, i7 16, i32 -0.0592982, i7 17, i32 -0.0156727, i7 18, i32 0.00989593, i7 19, i32 0.0406088, i7 20, i32 0.0196746, i7 21, i32 0.033962, i7 22, i32 0.0496237, i7 23, i32 -0.00262539, i7 24, i32 -0.00461155, i7 25, i32 0.025346, i7 26, i32 -0.0136055, i7 27, i32 -0.104656, i7 28, i32 0.114521, i7 29, i32 0.0263788, i7 30, i32 0.0682185, i7 31, i32 -0.0946914, i7 32, i32 0.0531286, i7 33, i32 0.106867, i7 34, i32 -0.0377835, i7 35, i32 0.00155912, i7 36, i32 0.0163765, i7 37, i32 0.0375241, i7 38, i32 -0.00813123, i7 39, i32 0.00632433, i7 40, i32 0.0156158, i7 41, i32 -0.00670425, i7 42, i32 -0.00350881, i7 43, i32 0.0940523, i7 44, i32 0.000435788, i7 45, i32 0.0131697, i7 46, i32 -0.00161196, i7 47, i32 -0.0257943, i7 48, i32 0.00242489, i7 49, i32 0.0004964, i7 50, i32 -0.0017653, i7 51, i32 -0.0568317, i7 52, i32 0.0107624, i7 53, i32 0.0804471, i7 54, i32 -0.000600607, i7 55, i32 -0.0469027, i7 56, i32 0.00877934, i7 57, i32 -0.00497535, i7 58, i32 -0.0703661, i7 59, i32 -0.00842675, i7 60, i32 0.0462314, i7 61, i32 -0.00614191, i7 62, i32 -0.00236917, i7 63, i32 0.0225802, i7 64, i32 -0.000494136, i7 65, i32 -0.0150962, i7 66, i32 -0.0285967, i7 67, i32 0.0407977, i7 68, i32 0.0221487, i7 69, i32 0.0535382, i7 70, i32 -0.10631, i7 71, i32 0.0256554, i7 72, i32 -0.0111977, i7 73, i32 -0.0144767, i7 74, i32 -0.0378434, i7 75, i32 0.00541724, i7 76, i32 -0.0094471, i7 77, i32 0.141211, i7 78, i32 0.00666253, i7 79, i32 -0.00627227, i7 80, i32 -0.00314602, i7 81, i32 -0.105079, i7 82, i32 0.0133217, i7 83, i32 -0.00214952, i7 84, i32 -0.00217904, i7 85, i32 -0.0105374, i7 86, i32 0.0632738, i7 87, i32 0.0655272, i7 88, i32 0.00269147, i7 89, i32 -0.021563, i7 90, i32 -0.000884314, i7 91, i32 0.0059466, i7 92, i32 -0.010174, i7 93, i32 0.0559207, i7 94, i32 0.0243196, i7 95, i32 -0.0537801, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 756 'sparsemux' 'tmp_318' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (1.18ns)   --->   "%tmp_319 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.015495, i7 1, i32 -0.0175329, i7 2, i32 -0.037154, i7 3, i32 0.110193, i7 4, i32 0.0175554, i7 5, i32 0.0838404, i7 6, i32 0.0122215, i7 7, i32 -0.0645352, i7 8, i32 -0.0152034, i7 9, i32 -0.0224593, i7 10, i32 -0.00562061, i7 11, i32 0.0412468, i7 12, i32 -0.0293406, i7 13, i32 -0.112596, i7 14, i32 -0.0451249, i7 15, i32 -0.00581791, i7 16, i32 -0.00638993, i7 17, i32 0.00564795, i7 18, i32 -0.0622174, i7 19, i32 0.0154333, i7 20, i32 0.0465381, i7 21, i32 0.00314212, i7 22, i32 0.0157518, i7 23, i32 0.0243273, i7 24, i32 0.0341332, i7 25, i32 0.0412322, i7 26, i32 -0.0718485, i7 27, i32 -0.00432351, i7 28, i32 0.0397868, i7 29, i32 -0.0768889, i7 30, i32 0.00434228, i7 31, i32 -0.0893215, i7 32, i32 0.0227784, i7 33, i32 -0.0646744, i7 34, i32 0.133456, i7 35, i32 -0.0644201, i7 36, i32 0.00500076, i7 37, i32 0.0375574, i7 38, i32 0.0216704, i7 39, i32 0.00366785, i7 40, i32 -0.000917033, i7 41, i32 0.00116375, i7 42, i32 -0.0159727, i7 43, i32 0.000399654, i7 44, i32 0.049081, i7 45, i32 0.00144066, i7 46, i32 0.0181456, i7 47, i32 0.00661538, i7 48, i32 -0.00389412, i7 49, i32 0.0764559, i7 50, i32 -0.0810996, i7 51, i32 0.00293061, i7 52, i32 -0.00157507, i7 53, i32 -0.00342765, i7 54, i32 -0.0720875, i7 55, i32 0.0359114, i7 56, i32 -0.000556667, i7 57, i32 -0.0341559, i7 58, i32 0.0382635, i7 59, i32 0.0181145, i7 60, i32 -0.0784856, i7 61, i32 -0.014052, i7 62, i32 0.0102083, i7 63, i32 -0.0189755, i7 64, i32 -0.013218, i7 65, i32 -0.0304061, i7 66, i32 0.107119, i7 67, i32 -0.0221589, i7 68, i32 -0.0733715, i7 69, i32 -0.0511085, i7 70, i32 0.0718984, i7 71, i32 -0.0128025, i7 72, i32 -0.0042707, i7 73, i32 -0.0788354, i7 74, i32 0.0455162, i7 75, i32 -0.0264732, i7 76, i32 0.0562725, i7 77, i32 -0.0957304, i7 78, i32 0.0118415, i7 79, i32 0.0174857, i7 80, i32 0.00607788, i7 81, i32 -0.00273596, i7 82, i32 -0.0279717, i7 83, i32 -0.00626075, i7 84, i32 -0.0234483, i7 85, i32 0.0464289, i7 86, i32 -0.0117014, i7 87, i32 -0.0382186, i7 88, i32 0.00546507, i7 89, i32 -0.0199407, i7 90, i32 0.0141209, i7 91, i32 -0.00664542, i7 92, i32 -0.00429985, i7 93, i32 -0.0243902, i7 94, i32 -0.0108492, i7 95, i32 0.0126586, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 757 'sparsemux' 'tmp_319' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (1.18ns)   --->   "%tmp_320 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00660914, i7 1, i32 -0.0854456, i7 2, i32 -0.00520051, i7 3, i32 0.091929, i7 4, i32 0.0325899, i7 5, i32 0.0873682, i7 6, i32 -0.000207312, i7 7, i32 -0.0557648, i7 8, i32 -0.0234193, i7 9, i32 0.0138855, i7 10, i32 -0.00738777, i7 11, i32 -0.124849, i7 12, i32 0.00743337, i7 13, i32 0.116973, i7 14, i32 -0.0516226, i7 15, i32 -0.00132643, i7 16, i32 -0.00160816, i7 17, i32 0.0185597, i7 18, i32 -0.0498597, i7 19, i32 0.0338916, i7 20, i32 0.0849003, i7 21, i32 -0.0517172, i7 22, i32 0.0313888, i7 23, i32 0.00907489, i7 24, i32 0.0076172, i7 25, i32 0.0454797, i7 26, i32 -0.0249181, i7 27, i32 0.00885822, i7 28, i32 0.0760493, i7 29, i32 -0.0784173, i7 30, i32 -0.0581658, i7 31, i32 0.0376668, i7 32, i32 0.0328519, i7 33, i32 -0.0701964, i7 34, i32 0.141864, i7 35, i32 -0.084757, i7 36, i32 0.0765074, i7 37, i32 0.0546034, i7 38, i32 -0.0134438, i7 39, i32 -0.0030607, i7 40, i32 -0.061421, i7 41, i32 0.0762258, i7 42, i32 -0.00444804, i7 43, i32 -0.0703453, i7 44, i32 0.0757258, i7 45, i32 0.0101246, i7 46, i32 0.00468088, i7 47, i32 -0.0248488, i7 48, i32 0.0024725, i7 49, i32 -0.00879029, i7 50, i32 -0.0614738, i7 51, i32 -0.00910584, i7 52, i32 0.00156186, i7 53, i32 -0.0466314, i7 54, i32 -0.0944239, i7 55, i32 0.0340321, i7 56, i32 0.00275002, i7 57, i32 -0.0327151, i7 58, i32 0.0411124, i7 59, i32 0.0278224, i7 60, i32 -0.0782526, i7 61, i32 -0.000306061, i7 62, i32 -0.00196218, i7 63, i32 -0.00460557, i7 64, i32 -0.00611079, i7 65, i32 -0.00449496, i7 66, i32 0.121416, i7 67, i32 -0.0211894, i7 68, i32 -0.0718508, i7 69, i32 -0.041442, i7 70, i32 0.0616157, i7 71, i32 0.00471312, i7 72, i32 -0.010742, i7 73, i32 -0.0746274, i7 74, i32 0.0830684, i7 75, i32 -0.0140687, i7 76, i32 0.0376962, i7 77, i32 -0.0924241, i7 78, i32 0.00881388, i7 79, i32 -0.0581625, i7 80, i32 0.0198241, i7 81, i32 0.00273239, i7 82, i32 -0.0213707, i7 83, i32 -0.0235732, i7 84, i32 -0.0189494, i7 85, i32 0.0274063, i7 86, i32 -0.00767301, i7 87, i32 -0.0656124, i7 88, i32 0.00574776, i7 89, i32 -0.0151084, i7 90, i32 0.00306427, i7 91, i32 -0.00425322, i7 92, i32 -0.00599921, i7 93, i32 -0.0146343, i7 94, i32 -0.00614761, i7 95, i32 0.0576542, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 758 'sparsemux' 'tmp_320' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (1.18ns)   --->   "%tmp_321 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00363336, i7 1, i32 -0.130266, i7 2, i32 -0.0116594, i7 3, i32 0.0928685, i7 4, i32 0.0629115, i7 5, i32 0.089515, i7 6, i32 0.00134704, i7 7, i32 0.0268208, i7 8, i32 -0.0252264, i7 9, i32 0.0109425, i7 10, i32 -0.00693479, i7 11, i32 0.0404381, i7 12, i32 0.0428977, i7 13, i32 0.283316, i7 14, i32 -0.0430241, i7 15, i32 0.0138919, i7 16, i32 -0.00486422, i7 17, i32 0.0214275, i7 18, i32 0.203158, i7 19, i32 0.05081, i7 20, i32 0.0633722, i7 21, i32 0.145845, i7 22, i32 0.0561989, i7 23, i32 -0.164034, i7 24, i32 0.00334802, i7 25, i32 0.0508822, i7 26, i32 -0.0183789, i7 27, i32 -0.0115777, i7 28, i32 0.0634205, i7 29, i32 -0.0676116, i7 30, i32 -0.113052, i7 31, i32 0.15766, i7 32, i32 0.068975, i7 33, i32 -0.0810732, i7 34, i32 0.13137, i7 35, i32 -0.140441, i7 36, i32 -0.0374064, i7 37, i32 -0.0755991, i7 38, i32 -0.0818879, i7 39, i32 0.000628861, i7 40, i32 -0.0429877, i7 41, i32 0.0736557, i7 42, i32 -0.000608968, i7 43, i32 -0.0448326, i7 44, i32 0.108411, i7 45, i32 0.0165867, i7 46, i32 0.00676641, i7 47, i32 0.0459903, i7 48, i32 -0.000757341, i7 49, i32 -0.0961896, i7 50, i32 0.0466006, i7 51, i32 -0.0175013, i7 52, i32 -0.00113193, i7 53, i32 -0.013107, i7 54, i32 -0.053181, i7 55, i32 0.012129, i7 56, i32 -0.00137242, i7 57, i32 -0.0260761, i7 58, i32 0.0453389, i7 59, i32 0.0431642, i7 60, i32 -0.0883591, i7 61, i32 0.0274191, i7 62, i32 -0.0142801, i7 63, i32 0.00378076, i7 64, i32 -0.00773866, i7 65, i32 0.039311, i7 66, i32 0.141096, i7 67, i32 -0.0159677, i7 68, i32 -0.0759061, i7 69, i32 -0.0404296, i7 70, i32 0.0429405, i7 71, i32 0.0116135, i7 72, i32 -0.00429087, i7 73, i32 -0.0657675, i7 74, i32 0.114357, i7 75, i32 -0.0119208, i7 76, i32 0.0327029, i7 77, i32 -0.0965266, i7 78, i32 0.0169893, i7 79, i32 0.0381523, i7 80, i32 0.0185845, i7 81, i32 0.0280701, i7 82, i32 -0.014555, i7 83, i32 -0.04784, i7 84, i32 -0.0193059, i7 85, i32 0.0270829, i7 86, i32 -0.0055845, i7 87, i32 -0.0903852, i7 88, i32 0.0153646, i7 89, i32 -0.025354, i7 90, i32 -0.00739871, i7 91, i32 -0.0208085, i7 92, i32 0.00747486, i7 93, i32 -0.012165, i7 94, i32 -0.00556182, i7 95, i32 0.0802623, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 759 'sparsemux' 'tmp_321' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (1.18ns)   --->   "%tmp_322 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0262998, i7 1, i32 -0.109661, i7 2, i32 0.0212402, i7 3, i32 0.0786957, i7 4, i32 0.0509958, i7 5, i32 0.0750497, i7 6, i32 -0.00431968, i7 7, i32 0.0893228, i7 8, i32 -0.0127577, i7 9, i32 -0.0169073, i7 10, i32 -0.0123435, i7 11, i32 0.168009, i7 12, i32 0.0899303, i7 13, i32 0.0557362, i7 14, i32 -0.0102856, i7 15, i32 0.0241771, i7 16, i32 0.0135792, i7 17, i32 0.0199776, i7 18, i32 -0.00491006, i7 19, i32 -0.00180286, i7 20, i32 0.00960986, i7 21, i32 -0.145785, i7 22, i32 0.0724786, i7 23, i32 0.103802, i7 24, i32 0.00257505, i7 25, i32 0.0451888, i7 26, i32 0.00602383, i7 27, i32 -0.10207, i7 28, i32 0.0421698, i7 29, i32 -0.0527532, i7 30, i32 -0.141903, i7 31, i32 0.0927716, i7 32, i32 0.132261, i7 33, i32 -0.0747758, i7 34, i32 0.0937037, i7 35, i32 -0.180845, i7 36, i32 -0.0976742, i7 37, i32 -0.192494, i7 38, i32 -0.137666, i7 39, i32 0.0164924, i7 40, i32 0.0492229, i7 41, i32 -0.00273285, i7 42, i32 0.00146436, i7 43, i32 0.114763, i7 44, i32 0.117484, i7 45, i32 0.0195203, i7 46, i32 0.00122347, i7 47, i32 -0.0794697, i7 48, i32 0.000376906, i7 49, i32 -0.100311, i7 50, i32 0.198578, i7 51, i32 -0.0137033, i7 52, i32 -0.013495, i7 53, i32 0.0835257, i7 54, i32 0.0150837, i7 55, i32 -0.022722, i7 56, i32 0.00536872, i7 57, i32 -0.0299273, i7 58, i32 0.044459, i7 59, i32 0.0653455, i7 60, i32 -0.0852215, i7 61, i32 0.00644675, i7 62, i32 -0.0293126, i7 63, i32 0.0134587, i7 64, i32 -0.00253836, i7 65, i32 0.0880743, i7 66, i32 0.121752, i7 67, i32 -0.00622673, i7 68, i32 -0.0701509, i7 69, i32 -0.024457, i7 70, i32 0.00439914, i7 71, i32 0.0286468, i7 72, i32 -0.00412626, i7 73, i32 -0.0603126, i7 74, i32 0.108308, i7 75, i32 -0.0140067, i7 76, i32 0.0366332, i7 77, i32 -0.0981089, i7 78, i32 0.0267238, i7 79, i32 0.0410392, i7 80, i32 -0.00121844, i7 81, i32 0.0425822, i7 82, i32 -0.00939338, i7 83, i32 -0.0653884, i7 84, i32 -0.0107573, i7 85, i32 0.029004, i7 86, i32 -0.014861, i7 87, i32 -0.0910117, i7 88, i32 0.0127374, i7 89, i32 -0.0343797, i7 90, i32 -0.000590281, i7 91, i32 -0.0361421, i7 92, i32 -0.0131032, i7 93, i32 -0.0229766, i7 94, i32 -0.0134554, i7 95, i32 0.0651297, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 760 'sparsemux' 'tmp_322' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (1.18ns)   --->   "%tmp_323 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0751468, i7 1, i32 -0.0181403, i7 2, i32 0.0380968, i7 3, i32 0.0461379, i7 4, i32 -0.0346244, i7 5, i32 0.0442566, i7 6, i32 -0.00684054, i7 7, i32 0.0752802, i7 8, i32 -0.000945119, i7 9, i32 -0.037313, i7 10, i32 -0.0123346, i7 11, i32 -0.17925, i7 12, i32 0.111794, i7 13, i32 -0.145871, i7 14, i32 0.0344251, i7 15, i32 0.0121681, i7 16, i32 0.0760723, i7 17, i32 0.00770417, i7 18, i32 -0.182793, i7 19, i32 -0.0779734, i7 20, i32 -0.0712295, i7 21, i32 0.00229272, i7 22, i32 0.0645267, i7 23, i32 0.133455, i7 24, i32 0.00333965, i7 25, i32 0.041189, i7 26, i32 0.0238207, i7 27, i32 -0.137788, i7 28, i32 -0.0318322, i7 29, i32 -0.0271048, i7 30, i32 -0.0918707, i7 31, i32 -0.140372, i7 32, i32 0.195935, i7 33, i32 -0.0579641, i7 34, i32 0.0254707, i7 35, i32 -0.215691, i7 36, i32 -0.0374798, i7 37, i32 -0.0472516, i7 38, i32 -0.164794, i7 39, i32 0.00399603, i7 40, i32 0.1206, i7 41, i32 -0.167532, i7 42, i32 0.00443553, i7 43, i32 0.164194, i7 44, i32 0.122766, i7 45, i32 0.0312144, i7 46, i32 0.00711902, i7 47, i32 0.11602, i7 48, i32 -0.00248855, i7 49, i32 -0.00800983, i7 50, i32 0.256184, i7 51, i32 -0.0147028, i7 52, i32 -0.00129712, i7 53, i32 0.0772665, i7 54, i32 0.0559665, i7 55, i32 -0.057839, i7 56, i32 0.0215883, i7 57, i32 -0.0239983, i7 58, i32 0.0336894, i7 59, i32 0.0876545, i7 60, i32 -0.0794935, i7 61, i32 -0.00489231, i7 62, i32 -0.0123627, i7 63, i32 0.0162124, i7 64, i32 -0.00135606, i7 65, i32 0.128142, i7 66, i32 0.0848167, i7 67, i32 -0.0144971, i7 68, i32 -0.0613886, i7 69, i32 -0.00163319, i7 70, i32 -0.0489426, i7 71, i32 0.0429748, i7 72, i32 0.0012704, i7 73, i32 -0.0586091, i7 74, i32 0.0710407, i7 75, i32 -0.0130145, i7 76, i32 0.0307378, i7 77, i32 -0.0842933, i7 78, i32 0.0325737, i7 79, i32 -0.0659857, i7 80, i32 -0.0101841, i7 81, i32 0.0368066, i7 82, i32 0.0114834, i7 83, i32 -0.0738676, i7 84, i32 -0.00529595, i7 85, i32 0.0272355, i7 86, i32 -0.0285656, i7 87, i32 -0.0672638, i7 88, i32 0.00897579, i7 89, i32 -0.0305174, i7 90, i32 -0.00428161, i7 91, i32 -0.048035, i7 92, i32 0.0325978, i7 93, i32 -0.0222869, i7 94, i32 -0.014181, i7 95, i32 0.0404553, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 761 'sparsemux' 'tmp_323' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (1.18ns)   --->   "%tmp_324 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.106064, i7 1, i32 0.047781, i7 2, i32 0.0445189, i7 3, i32 -0.00231877, i7 4, i32 -0.171265, i7 5, i32 0.00710882, i7 6, i32 -0.0219035, i7 7, i32 -0.00477119, i7 8, i32 0.0254824, i7 9, i32 0.0665702, i7 10, i32 -0.0134399, i7 11, i32 -0.0393106, i7 12, i32 0.126079, i7 13, i32 -0.175283, i7 14, i32 0.0670964, i7 15, i32 0.0125926, i7 16, i32 -0.00636024, i7 17, i32 -0.00209067, i7 18, i32 0.0421332, i7 19, i32 -0.135721, i7 20, i32 -0.176539, i7 21, i32 0.154644, i7 22, i32 0.0178326, i7 23, i32 -0.116498, i7 24, i32 -0.00108338, i7 25, i32 0.0413079, i7 26, i32 0.0299311, i7 27, i32 -0.0488138, i7 28, i32 -0.136661, i7 29, i32 0.00215225, i7 30, i32 -0.00684498, i7 31, i32 -0.202232, i7 32, i32 0.232639, i7 33, i32 -0.0329651, i7 34, i32 -0.0520127, i7 35, i32 -0.209564, i7 36, i32 -0.00102216, i7 37, i32 0.205078, i7 38, i32 -0.158232, i7 39, i32 -0.00271457, i7 40, i32 0.0782082, i7 41, i32 -0.268042, i7 42, i32 -0.00792146, i7 43, i32 0.0644168, i7 44, i32 0.109198, i7 45, i32 0.0180989, i7 46, i32 -0.00520843, i7 47, i32 -0.0480677, i7 48, i32 0.000383618, i7 49, i32 0.0262683, i7 50, i32 0.13555, i7 51, i32 -0.0269171, i7 52, i32 -4.10868e-05, i7 53, i32 -0.0671443, i7 54, i32 0.048185, i7 55, i32 -0.0837307, i7 56, i32 0.0294229, i7 57, i32 -0.0247928, i7 58, i32 0.0100343, i7 59, i32 0.0976237, i7 60, i32 -0.0619033, i7 61, i32 0.0131516, i7 62, i32 0.0110585, i7 63, i32 -0.00390809, i7 64, i32 -0.001503, i7 65, i32 0.142673, i7 66, i32 0.0433587, i7 67, i32 -0.02939, i7 68, i32 -0.0345726, i7 69, i32 0.0234646, i7 70, i32 -0.0936795, i7 71, i32 0.0552504, i7 72, i32 0.00486897, i7 73, i32 -0.0598687, i7 74, i32 0.0157951, i7 75, i32 -0.0147574, i7 76, i32 0.032189, i7 77, i32 -0.0405199, i7 78, i32 0.0329867, i7 79, i32 0.00487638, i7 80, i32 -0.0156412, i7 81, i32 0.0265719, i7 82, i32 0.059, i7 83, i32 -0.0834114, i7 84, i32 -0.00493143, i7 85, i32 0.0291471, i7 86, i32 -0.036128, i7 87, i32 -0.0132812, i7 88, i32 -0.0032017, i7 89, i32 -0.0234202, i7 90, i32 -0.0060756, i7 91, i32 -0.0470349, i7 92, i32 -0.031338, i7 93, i32 -0.019059, i7 94, i32 -0.00655463, i7 95, i32 0.0103779, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 762 'sparsemux' 'tmp_324' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (1.18ns)   --->   "%tmp_325 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0814992, i7 1, i32 0.055444, i7 2, i32 0.051369, i7 3, i32 -0.0426159, i7 4, i32 -0.224377, i7 5, i32 -0.0416738, i7 6, i32 -0.0312878, i7 7, i32 -0.051545, i7 8, i32 0.0480661, i7 9, i32 0.0262356, i7 10, i32 -0.0121087, i7 11, i32 0.137824, i7 12, i32 0.113418, i7 13, i32 -0.122645, i7 14, i32 0.0654022, i7 15, i32 0.00912405, i7 16, i32 -0.137753, i7 17, i32 -0.00746371, i7 18, i32 0.0796149, i7 19, i32 -0.0899329, i7 20, i32 -0.265184, i7 21, i32 -0.184482, i7 22, i32 -0.0481091, i7 23, i32 -0.00370491, i7 24, i32 -0.000658295, i7 25, i32 0.0428699, i7 26, i32 0.0393896, i7 27, i32 0.144018, i7 28, i32 -0.143281, i7 29, i32 0.0424264, i7 30, i32 0.0791168, i7 31, i32 0.0295883, i7 32, i32 0.242557, i7 33, i32 0.0117433, i7 34, i32 -0.107113, i7 35, i32 -0.18232, i7 36, i32 0.137795, i7 37, i32 0.210656, i7 38, i32 -0.135822, i7 39, i32 -0.0019408, i7 40, i32 -0.108375, i7 41, i32 -0.00748716, i7 42, i32 -0.010933, i7 43, i32 -0.0108874, i7 44, i32 0.0857869, i7 45, i32 0.00452652, i7 46, i32 -0.00889385, i7 47, i32 -0.121511, i7 48, i32 0.00254027, i7 49, i32 0.0100411, i7 50, i32 0.00290305, i7 51, i32 -0.0344883, i7 52, i32 -0.026826, i7 53, i32 -0.218381, i7 54, i32 0.0221054, i7 55, i32 -0.0921946, i7 56, i32 0.0381042, i7 57, i32 -0.0200277, i7 58, i32 -0.016235, i7 59, i32 0.100464, i7 60, i32 -0.0399453, i7 61, i32 0.0328602, i7 62, i32 0.00282318, i7 63, i32 -0.0349031, i7 64, i32 0.00287447, i7 65, i32 0.128613, i7 66, i32 0.0150889, i7 67, i32 0.018241, i7 68, i32 -0.0167988, i7 69, i32 0.0539677, i7 70, i32 -0.119844, i7 71, i32 0.0538206, i7 72, i32 0.00222996, i7 73, i32 -0.0545244, i7 74, i32 -0.0516704, i7 75, i32 -0.0213413, i7 76, i32 0.0242945, i7 77, i32 0.0138009, i7 78, i32 0.0320587, i7 79, i32 0.0631826, i7 80, i32 -0.00186086, i7 81, i32 0.00220413, i7 82, i32 0.121223, i7 83, i32 -0.0758705, i7 84, i32 -0.000473594, i7 85, i32 0.027757, i7 86, i32 -0.0169556, i7 87, i32 0.033955, i7 88, i32 -0.0112758, i7 89, i32 -0.0212032, i7 90, i32 -0.000620979, i7 91, i32 -0.0424703, i7 92, i32 -0.00361443, i7 93, i32 0.00491053, i7 94, i32 0.00454406, i7 95, i32 -0.0087426, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 763 'sparsemux' 'tmp_325' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (1.18ns)   --->   "%tmp_326 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0305797, i7 1, i32 0.0356038, i7 2, i32 0.0556218, i7 3, i32 -0.0696419, i7 4, i32 -0.149662, i7 5, i32 -0.0838343, i7 6, i32 -0.0335193, i7 7, i32 -0.0270809, i7 8, i32 0.055532, i7 9, i32 -0.114039, i7 10, i32 -0.00741733, i7 11, i32 -0.0490952, i7 12, i32 0.0634077, i7 13, i32 0.012077, i7 14, i32 0.0512437, i7 15, i32 0.00830072, i7 16, i32 -0.0136427, i7 17, i32 -0.0133638, i7 18, i32 -0.0302692, i7 19, i32 0.00653325, i7 20, i32 -0.142227, i7 21, i32 0.0697866, i7 22, i32 -0.0863017, i7 23, i32 -0.00491766, i7 24, i32 -0.000969551, i7 25, i32 0.0236546, i7 26, i32 0.0390521, i7 27, i32 0.240563, i7 28, i32 -0.0937384, i7 29, i32 0.045605, i7 30, i32 0.139871, i7 31, i32 0.075018, i7 32, i32 0.232208, i7 33, i32 0.0688033, i7 34, i32 -0.109533, i7 35, i32 -0.14843, i7 36, i32 0.0607415, i7 37, i32 -0.0851142, i7 38, i32 -0.0947162, i7 39, i32 0.0151277, i7 40, i32 -0.153618, i7 41, i32 0.277888, i7 42, i32 -0.00620242, i7 43, i32 -0.149145, i7 44, i32 0.0592549, i7 45, i32 -0.00385597, i7 46, i32 -0.000626366, i7 47, i32 0.20184, i7 48, i32 0.00710887, i7 49, i32 0.000514263, i7 50, i32 -0.0519695, i7 51, i32 -0.0349755, i7 52, i32 0.10227, i7 53, i32 -0.226936, i7 54, i32 0.0100504, i7 55, i32 -0.0930008, i7 56, i32 0.0352903, i7 57, i32 -0.0211735, i7 58, i32 -0.0338763, i7 59, i32 0.0814663, i7 60, i32 -0.0103157, i7 61, i32 -0.0293655, i7 62, i32 -0.0162021, i7 63, i32 -0.040182, i7 64, i32 -0.00129152, i7 65, i32 0.0852888, i7 66, i32 -0.00526554, i7 67, i32 -0.0180009, i7 68, i32 -0.00216818, i7 69, i32 0.0784264, i7 70, i32 -0.136433, i7 71, i32 0.058048, i7 72, i32 -0.00636233, i7 73, i32 -0.0454101, i7 74, i32 -0.103864, i7 75, i32 0.0064422, i7 76, i32 0.00864867, i7 77, i32 0.084091, i7 78, i32 0.0295058, i7 79, i32 -0.0667616, i7 80, i32 0.0165751, i7 81, i32 -0.0527641, i7 82, i32 0.164786, i7 83, i32 -0.0561123, i7 84, i32 0.0026085, i7 85, i32 0.0195138, i7 86, i32 0.0134704, i7 87, i32 0.060573, i7 88, i32 -0.0156195, i7 89, i32 -0.0273412, i7 90, i32 -0.000974185, i7 91, i32 -0.0383633, i7 92, i32 0.0307205, i7 93, i32 0.0350929, i7 94, i32 0.022252, i7 95, i32 -0.0280038, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 764 'sparsemux' 'tmp_326' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 765 [1/1] (1.18ns)   --->   "%tmp_327 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0304015, i7 1, i32 0.0142534, i7 2, i32 0.0607698, i7 3, i32 -0.0847585, i7 4, i32 -0.0102745, i7 5, i32 -0.0890845, i7 6, i32 -0.0484773, i7 7, i32 -0.0138138, i7 8, i32 0.0208698, i7 9, i32 0.072756, i7 10, i32 -0.0116977, i7 11, i32 0.00603742, i7 12, i32 0.0241985, i7 13, i32 0.10962, i7 14, i32 0.0176266, i7 15, i32 -0.0162658, i7 16, i32 0.129818, i7 17, i32 -0.0263918, i7 18, i32 0.00804188, i7 19, i32 0.0469175, i7 20, i32 0.0986544, i7 21, i32 0.0545272, i7 22, i32 -0.0713932, i7 23, i32 -0.00122079, i7 24, i32 -0.000559248, i7 25, i32 -3.59607e-05, i7 26, i32 0.0214712, i7 27, i32 0.167659, i7 28, i32 0.0111258, i7 29, i32 0.021259, i7 30, i32 0.111434, i7 31, i32 0.134264, i7 32, i32 0.202106, i7 33, i32 0.105412, i7 34, i32 -0.0955482, i7 35, i32 -0.11069, i7 36, i32 -0.0870928, i7 37, i32 -0.200185, i7 38, i32 -0.0459466, i7 39, i32 0.0100584, i7 40, i32 -0.00623436, i7 41, i32 0.212341, i7 42, i32 -0.0108729, i7 43, i32 -0.142546, i7 44, i32 0.0251673, i7 45, i32 -0.0233372, i7 46, i32 -0.0142443, i7 47, i32 -0.142567, i7 48, i32 -0.00265592, i7 49, i32 0.000929965, i7 50, i32 -0.0435637, i7 51, i32 -0.0328275, i7 52, i32 -0.00592115, i7 53, i32 -0.0970721, i7 54, i32 0.00184699, i7 55, i32 -0.0821005, i7 56, i32 0.0339033, i7 57, i32 -0.0155118, i7 58, i32 -0.0511562, i7 59, i32 0.0590849, i7 60, i32 0.0177511, i7 61, i32 -0.0111562, i7 62, i32 -0.0158099, i7 63, i32 -0.01022, i7 64, i32 -0.00185819, i7 65, i32 0.0371791, i7 66, i32 -0.00722769, i7 67, i32 0.173983, i7 68, i32 0.00618692, i7 69, i32 0.0762992, i7 70, i32 -0.139346, i7 71, i32 0.0608052, i7 72, i32 -0.00431552, i7 73, i32 -0.0285245, i7 74, i32 -0.128466, i7 75, i32 0.0446332, i7 76, i32 -0.00664309, i7 77, i32 0.139696, i7 78, i32 0.0240162, i7 79, i32 0.012623, i7 80, i32 0.000792569, i7 81, i32 -0.0890927, i7 82, i32 0.155964, i7 83, i32 -0.0351019, i7 84, i32 -0.00104286, i7 85, i32 0.0174157, i7 86, i32 0.0470475, i7 87, i32 0.0685269, i7 88, i32 -0.00710561, i7 89, i32 -0.0205145, i7 90, i32 0.00537844, i7 91, i32 -0.0224632, i7 92, i32 -0.0300704, i7 93, i32 0.0549921, i7 94, i32 0.041541, i7 95, i32 -0.0342006, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 765 'sparsemux' 'tmp_327' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 766 [1/1] (1.18ns)   --->   "%tmp_328 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0442497, i7 1, i32 0.0073067, i7 2, i32 0.0466178, i7 3, i32 -0.0817021, i7 4, i32 0.0621623, i7 5, i32 -0.0541519, i7 6, i32 -0.0380451, i7 7, i32 8.55845e-05, i7 8, i32 -0.0283737, i7 9, i32 0.0153628, i7 10, i32 -0.0091045, i7 11, i32 0.00021222, i7 12, i32 0.0062002, i7 13, i32 0.0495895, i7 14, i32 0.00278918, i7 15, i32 -0.0229186, i7 16, i32 -0.0123165, i7 17, i32 -0.0131724, i7 18, i32 -0.00843349, i7 19, i32 0.0637031, i7 20, i32 0.163375, i7 21, i32 -0.0744774, i7 22, i32 -0.034713, i7 23, i32 0.00596593, i7 24, i32 0.000206802, i7 25, i32 -0.00553629, i7 26, i32 -0.000262708, i7 27, i32 -0.00712255, i7 28, i32 0.0858994, i7 29, i32 0.0197063, i7 30, i32 0.0609445, i7 31, i32 0.0225012, i7 32, i32 0.162292, i7 33, i32 0.0981536, i7 34, i32 -0.0636188, i7 35, i32 -0.0623225, i7 36, i32 -0.0465491, i7 37, i32 0.00589563, i7 38, i32 -0.015029, i7 39, i32 0.015041, i7 40, i32 0.0388732, i7 41, i32 -0.0516213, i7 42, i32 -0.00832295, i7 43, i32 0.0656541, i7 44, i32 0.0123396, i7 45, i32 -0.00410342, i7 46, i32 -0.00925083, i7 47, i32 0.0602286, i7 48, i32 0.00332781, i7 49, i32 -0.00146415, i7 50, i32 -0.0200704, i7 51, i32 -0.0408384, i7 52, i32 -0.0880182, i7 53, i32 0.0450139, i7 54, i32 -0.00509962, i7 55, i32 -0.0698463, i7 56, i32 0.0263102, i7 57, i32 -0.00572942, i7 58, i32 -0.0532798, i7 59, i32 0.0286927, i7 60, i32 0.031658, i7 61, i32 -0.00803503, i7 62, i32 -0.010267, i7 63, i32 0.00569966, i7 64, i32 -0.00209187, i7 65, i32 -0.00122506, i7 66, i32 -0.00600904, i7 67, i32 0.163897, i7 68, i32 0.00734022, i7 69, i32 0.0662542, i7 70, i32 -0.1246, i7 71, i32 0.0539008, i7 72, i32 0.000414366, i7 73, i32 -0.0269975, i7 74, i32 -0.109323, i7 75, i32 0.0555723, i7 76, i32 -0.0156667, i7 77, i32 0.161454, i7 78, i32 0.0169808, i7 79, i32 0.0188886, i7 80, i32 -0.00849887, i7 81, i32 -0.102274, i7 82, i32 0.0963252, i7 83, i32 -0.00852187, i7 84, i32 -0.000451128, i7 85, i32 0.0197064, i7 86, i32 0.0553213, i7 87, i32 0.052304, i7 88, i32 0.00358188, i7 89, i32 -0.0218062, i7 90, i32 -0.00128588, i7 91, i32 -0.0103265, i7 92, i32 0.00527411, i7 93, i32 0.0445822, i7 94, i32 0.0446697, i7 95, i32 -0.0389243, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 766 'sparsemux' 'tmp_328' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 767 [1/1] (1.18ns)   --->   "%tmp_329 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0387472, i7 1, i32 0.00181689, i7 2, i32 0.0681615, i7 3, i32 -0.0809667, i7 4, i32 0.0632965, i7 5, i32 -0.0273074, i7 6, i32 -0.0722331, i7 7, i32 -0.0025137, i7 8, i32 -0.0575448, i7 9, i32 -0.0267479, i7 10, i32 -0.00420145, i7 11, i32 -0.00447251, i7 12, i32 0.0223359, i7 13, i32 -0.0212953, i7 14, i32 -0.0165306, i7 15, i32 -0.0448231, i7 16, i32 -0.0344481, i7 17, i32 -0.0100068, i7 18, i32 -0.006228, i7 19, i32 0.0152749, i7 20, i32 0.0739773, i7 21, i32 0.0285894, i7 22, i32 0.00887269, i7 23, i32 0.0100181, i7 24, i32 -0.000920097, i7 25, i32 -0.0022126, i7 26, i32 -0.0168465, i7 27, i32 -0.110656, i7 28, i32 0.108709, i7 29, i32 0.0284881, i7 30, i32 0.00637594, i7 31, i32 -0.0840754, i7 32, i32 0.139717, i7 33, i32 0.107736, i7 34, i32 -0.0320221, i7 35, i32 -0.0537225, i7 36, i32 0.0102874, i7 37, i32 0.0542704, i7 38, i32 -0.00594502, i7 39, i32 0.0045991, i7 40, i32 0.0206511, i7 41, i32 -0.119923, i7 42, i32 -0.00926713, i7 43, i32 0.100034, i7 44, i32 0.00741654, i7 45, i32 0.0208342, i7 46, i32 0.00382934, i7 47, i32 -0.0178709, i7 48, i32 0.00799035, i7 49, i32 -0.000840597, i7 50, i32 -0.00172592, i7 51, i32 -0.0456148, i7 52, i32 0.0329392, i7 53, i32 0.0847002, i7 54, i32 -0.00258645, i7 55, i32 -0.0503852, i7 56, i32 0.00531905, i7 57, i32 -0.00521997, i7 58, i32 -0.0626023, i7 59, i32 0.0127933, i7 60, i32 0.0307576, i7 61, i32 -0.00992445, i7 62, i32 0.000305007, i7 63, i32 0.0175688, i7 64, i32 -0.00275248, i7 65, i32 -0.0285407, i7 66, i32 -0.0147495, i7 67, i32 -0.0293134, i7 68, i32 0.0155844, i7 69, i32 0.05978, i7 70, i32 -0.1136, i7 71, i32 0.0494554, i7 72, i32 -0.00920091, i7 73, i32 -0.0195237, i7 74, i32 -0.0716338, i7 75, i32 0.0367793, i7 76, i32 -0.0141887, i7 77, i32 0.145952, i7 78, i32 0.00833733, i7 79, i32 -0.0100493, i7 80, i32 -0.00284533, i7 81, i32 -0.0850476, i7 82, i32 0.0218027, i7 83, i32 0.0156499, i7 84, i32 -0.00778183, i7 85, i32 -0.000640285, i7 86, i32 0.0491496, i7 87, i32 0.057632, i7 88, i32 0.00445431, i7 89, i32 -0.0205763, i7 90, i32 -4.96095e-05, i7 91, i32 -0.00628167, i7 92, i32 -0.00300152, i7 93, i32 0.0357344, i7 94, i32 0.0290671, i7 95, i32 -0.0490933, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 767 'sparsemux' 'tmp_329' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 768 [1/1] (1.18ns)   --->   "%tmp_330 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0203497, i7 1, i32 -0.0250438, i7 2, i32 -0.0206192, i7 3, i32 0.088829, i7 4, i32 0.0160443, i7 5, i32 -0.0164374, i7 6, i32 -0.0149221, i7 7, i32 -0.0707281, i7 8, i32 -0.0157965, i7 9, i32 0.00211871, i7 10, i32 -0.00303962, i7 11, i32 0.0107768, i7 12, i32 0.0158365, i7 13, i32 -0.0470631, i7 14, i32 -0.0176571, i7 15, i32 -0.005756, i7 16, i32 -0.00176324, i7 17, i32 0.0166074, i7 18, i32 -0.0105887, i7 19, i32 0.0125073, i7 20, i32 -0.000814764, i7 21, i32 -0.00510241, i7 22, i32 -0.0177669, i7 23, i32 -0.00586883, i7 24, i32 0.0651461, i7 25, i32 0.0381924, i7 26, i32 -0.062925, i7 27, i32 -0.0129883, i7 28, i32 0.0430284, i7 29, i32 -0.0620327, i7 30, i32 -0.0198144, i7 31, i32 -0.074579, i7 32, i32 -0.050287, i7 33, i32 -0.0398725, i7 34, i32 0.122182, i7 35, i32 -0.0374981, i7 36, i32 0.00530114, i7 37, i32 0.0290804, i7 38, i32 0.043933, i7 39, i32 0.00588223, i7 40, i32 0.0223039, i7 41, i32 0.0652527, i7 42, i32 -0.0215404, i7 43, i32 0.00228455, i7 44, i32 0.0692197, i7 45, i32 -0.0112519, i7 46, i32 0.0129872, i7 47, i32 0.00262893, i7 48, i32 -0.00569789, i7 49, i32 0.0582824, i7 50, i32 -0.111918, i7 51, i32 0.00166043, i7 52, i32 0.00111216, i7 53, i32 -0.0126558, i7 54, i32 -0.041526, i7 55, i32 0.0435914, i7 56, i32 -0.00499584, i7 57, i32 -0.0294918, i7 58, i32 0.0307718, i7 59, i32 0.0264164, i7 60, i32 -0.072162, i7 61, i32 -0.0109871, i7 62, i32 0.00806245, i7 63, i32 -0.0178825, i7 64, i32 -0.00223608, i7 65, i32 -0.0463173, i7 66, i32 0.0934117, i7 67, i32 -0.0173048, i7 68, i32 -0.0765422, i7 69, i32 -0.0456492, i7 70, i32 0.0434171, i7 71, i32 0.00607437, i7 72, i32 -0.01207, i7 73, i32 -0.0789466, i7 74, i32 0.0612797, i7 75, i32 -0.0274647, i7 76, i32 0.0484018, i7 77, i32 -0.0836075, i7 78, i32 0.0232205, i7 79, i32 -0.0112334, i7 80, i32 -0.000391755, i7 81, i32 -0.0033149, i7 82, i32 -0.0165833, i7 83, i32 0.0140437, i7 84, i32 -0.00302501, i7 85, i32 0.0403902, i7 86, i32 -0.0117119, i7 87, i32 -0.0270928, i7 88, i32 -0.000387277, i7 89, i32 -0.0227611, i7 90, i32 0.0082076, i7 91, i32 -0.0126598, i7 92, i32 -0.00183583, i7 93, i32 -0.0139354, i7 94, i32 -0.00520174, i7 95, i32 0.00184865, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 768 'sparsemux' 'tmp_330' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 769 [1/1] (1.18ns)   --->   "%tmp_331 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0159424, i7 1, i32 -0.0513827, i7 2, i32 -0.00507477, i7 3, i32 0.0863295, i7 4, i32 0.0400078, i7 5, i32 -0.0631456, i7 6, i32 -0.0175163, i7 7, i32 -0.0236338, i7 8, i32 -0.0268568, i7 9, i32 -0.00713143, i7 10, i32 -0.00529826, i7 11, i32 -0.100177, i7 12, i32 0.0375274, i7 13, i32 -0.236685, i7 14, i32 -0.0296882, i7 15, i32 -0.0073059, i7 16, i32 -0.00296771, i7 17, i32 0.0212165, i7 18, i32 -0.0907404, i7 19, i32 0.0217852, i7 20, i32 -0.0465105, i7 21, i32 -0.0318172, i7 22, i32 -0.0151734, i7 23, i32 0.0580753, i7 24, i32 0.0300146, i7 25, i32 0.0318041, i7 26, i32 -0.0245716, i7 27, i32 0.00584506, i7 28, i32 0.0725098, i7 29, i32 -0.0745222, i7 30, i32 -0.0616451, i7 31, i32 0.0430493, i7 32, i32 -0.0718468, i7 33, i32 -0.0672626, i7 34, i32 0.127859, i7 35, i32 -0.0236312, i7 36, i32 0.0561344, i7 37, i32 -0.0133284, i7 38, i32 0.0952492, i7 39, i32 -0.000408697, i7 40, i32 -0.0325373, i7 41, i32 0.0191877, i7 42, i32 -0.00873933, i7 43, i32 -0.0680815, i7 44, i32 0.103952, i7 45, i32 0.00861256, i7 46, i32 0.0109291, i7 47, i32 -0.00844647, i7 48, i32 0.00398481, i7 49, i32 -0.0276548, i7 50, i32 -0.12612, i7 51, i32 -0.00297677, i7 52, i32 -0.00869302, i7 53, i32 -0.0293569, i7 54, i32 -0.0846564, i7 55, i32 0.0398881, i7 56, i32 -0.000206594, i7 57, i32 -0.0295492, i7 58, i32 0.0332209, i7 59, i32 0.0353204, i7 60, i32 -0.0742036, i7 61, i32 0.00901589, i7 62, i32 0.00676379, i7 63, i32 -0.000716696, i7 64, i32 0.0043323, i7 65, i32 -0.0151202, i7 66, i32 0.126884, i7 67, i32 -0.00631261, i7 68, i32 -0.0831326, i7 69, i32 -0.0324746, i7 70, i32 0.0275735, i7 71, i32 0.0297917, i7 72, i32 -0.0155169, i7 73, i32 -0.0749415, i7 74, i32 0.104695, i7 75, i32 -0.0168625, i7 76, i32 0.0347839, i7 77, i32 -0.0783591, i7 78, i32 0.0213329, i7 79, i32 0.0161297, i7 80, i32 0.0093729, i7 81, i32 -0.000861233, i7 82, i32 -0.0116298, i7 83, i32 0.00010094, i7 84, i32 -0.000191962, i7 85, i32 0.0173214, i7 86, i32 -0.00935889, i7 87, i32 -0.053894, i7 88, i32 0.00461031, i7 89, i32 -0.0183815, i7 90, i32 0.00180554, i7 91, i32 -0.0179946, i7 92, i32 -0.00479278, i7 93, i32 -0.00603674, i7 94, i32 -0.00465756, i7 95, i32 0.0290046, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 769 'sparsemux' 'tmp_331' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 770 [1/1] (1.18ns)   --->   "%tmp_332 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00532039, i7 1, i32 -0.0355937, i7 2, i32 -0.00327862, i7 3, i32 0.0800259, i7 4, i32 0.0682937, i7 5, i32 -0.108556, i7 6, i32 -0.0206871, i7 7, i32 0.0557094, i7 8, i32 -0.0293885, i7 9, i32 0.0108264, i7 10, i32 -0.00384307, i7 11, i32 0.106837, i7 12, i32 0.0633331, i7 13, i32 -0.0276549, i7 14, i32 -0.0411859, i7 15, i32 0.00470721, i7 16, i32 -0.0061944, i7 17, i32 0.0199413, i7 18, i32 0.0981467, i7 19, i32 0.0188717, i7 20, i32 -0.0818198, i7 21, i32 0.117558, i7 22, i32 -0.0140202, i7 23, i32 -0.0588595, i7 24, i32 0.0114499, i7 25, i32 0.04201, i7 26, i32 -0.00654633, i7 27, i32 0.0379197, i7 28, i32 0.0490298, i7 29, i32 -0.0919824, i7 30, i32 -0.0763873, i7 31, i32 0.118052, i7 32, i32 -0.086101, i7 33, i32 -0.0859329, i7 34, i32 0.118144, i7 35, i32 -0.0311059, i7 36, i32 -0.0328223, i7 37, i32 -0.0962154, i7 38, i32 0.154453, i7 39, i32 0.00375127, i7 40, i32 -0.0617856, i7 41, i32 -0.0630213, i7 42, i32 -0.00836178, i7 43, i32 -0.0393794, i7 44, i32 0.141684, i7 45, i32 0.0152758, i7 46, i32 0.00989725, i7 47, i32 0.0239742, i7 48, i32 0.00368511, i7 49, i32 -0.082242, i7 50, i32 -0.0557913, i7 51, i32 -0.00894679, i7 52, i32 -0.00400882, i7 53, i32 0.0389754, i7 54, i32 -0.0592618, i7 55, i32 0.0202512, i7 56, i32 -0.00365188, i7 57, i32 -0.0287761, i7 58, i32 0.0415301, i7 59, i32 0.0505329, i7 60, i32 -0.08618, i7 61, i32 0.0129351, i7 62, i32 -0.0084876, i7 63, i32 0.00740589, i7 64, i32 0.00444613, i7 65, i32 0.0168633, i7 66, i32 0.146501, i7 67, i32 -0.00363663, i7 68, i32 -0.0888734, i7 69, i32 -0.0250727, i7 70, i32 0.00453536, i7 71, i32 0.0536114, i7 72, i32 -0.00556358, i7 73, i32 -0.0615343, i7 74, i32 0.129912, i7 75, i32 -0.0144, i7 76, i32 0.0277448, i7 77, i32 -0.0819896, i7 78, i32 0.021423, i7 79, i32 0.036671, i7 80, i32 0.0159954, i7 81, i32 0.0215508, i7 82, i32 -0.00375549, i7 83, i32 -0.0207628, i7 84, i32 -0.00210137, i7 85, i32 0.011213, i7 86, i32 -0.00030347, i7 87, i32 -0.0739217, i7 88, i32 0.0101636, i7 89, i32 -0.0236976, i7 90, i32 -0.00142282, i7 91, i32 -0.0258391, i7 92, i32 0.0114896, i7 93, i32 -0.00119015, i7 94, i32 -0.00175779, i7 95, i32 0.0329762, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 770 'sparsemux' 'tmp_332' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 771 [1/1] (1.18ns)   --->   "%tmp_333 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0160887, i7 1, i32 0.0234704, i7 2, i32 0.0336881, i7 3, i32 0.0667126, i7 4, i32 0.0784739, i7 5, i32 -0.150606, i7 6, i32 -0.0296807, i7 7, i32 0.0760961, i7 8, i32 -0.0260418, i7 9, i32 0.0305002, i7 10, i32 -0.00814223, i7 11, i32 0.0576183, i7 12, i32 0.0756259, i7 13, i32 0.232067, i7 14, i32 -0.043195, i7 15, i32 0.0176262, i7 16, i32 0.0375821, i7 17, i32 0.014953, i7 18, i32 0.0956929, i7 19, i32 -0.0400362, i7 20, i32 -0.102165, i7 21, i32 -0.127713, i7 22, i32 -0.00143034, i7 23, i32 -0.0695546, i7 24, i32 0.00843197, i7 25, i32 0.0444159, i7 26, i32 0.0113956, i7 27, i32 0.0182365, i7 28, i32 0.0359442, i7 29, i32 -0.0941432, i7 30, i32 -0.055711, i7 31, i32 0.0635833, i7 32, i32 -0.0884797, i7 33, i32 -0.0907953, i7 34, i32 0.0725454, i7 35, i32 -0.0469337, i7 36, i32 -0.0875296, i7 37, i32 -0.0675089, i7 38, i32 0.176956, i7 39, i32 0.0145734, i7 40, i32 -0.00814198, i7 41, i32 -0.13441, i7 42, i32 -0.00650827, i7 43, i32 0.103349, i7 44, i32 0.162794, i7 45, i32 0.000713752, i7 46, i32 -0.00512614, i7 47, i32 -0.0508879, i7 48, i32 -0.00150446, i7 49, i32 -0.0463984, i7 50, i32 0.0596687, i7 51, i32 -0.0103177, i7 52, i32 0.0018754, i7 53, i32 0.121353, i7 54, i32 -0.00903289, i7 55, i32 -0.0190653, i7 56, i32 -0.0020159, i7 57, i32 -0.0300757, i7 58, i32 0.0395087, i7 59, i32 0.0769734, i7 60, i32 -0.0896853, i7 61, i32 0.0162399, i7 62, i32 -0.0208638, i7 63, i32 0.014019, i7 64, i32 -0.00367392, i7 65, i32 0.0468713, i7 66, i32 0.144414, i7 67, i32 -0.00337237, i7 68, i32 -0.0842123, i7 69, i32 -0.00498116, i7 70, i32 -0.0313164, i7 71, i32 0.0902457, i7 72, i32 -0.00281792, i7 73, i32 -0.0520669, i7 74, i32 0.117021, i7 75, i32 -0.0159866, i7 76, i32 0.0315002, i7 77, i32 -0.0813978, i7 78, i32 0.0281314, i7 79, i32 -0.0562948, i7 80, i32 0.00324796, i7 81, i32 0.0394808, i7 82, i32 -0.00154965, i7 83, i32 -0.0373174, i7 84, i32 -0.0015904, i7 85, i32 0.0190089, i7 86, i32 -0.012171, i7 87, i32 -0.075294, i7 88, i32 0.0106461, i7 89, i32 -0.0316288, i7 90, i32 0.000983599, i7 91, i32 -0.0413431, i7 92, i32 0.0011136, i7 93, i32 -0.00140992, i7 94, i32 -0.0148338, i7 95, i32 0.0154939, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 771 'sparsemux' 'tmp_333' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (1.18ns)   --->   "%tmp_334 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.000487888, i7 1, i32 0.0646138, i7 2, i32 0.05274, i7 3, i32 0.0342912, i7 4, i32 0.0383181, i7 5, i32 -0.179815, i7 6, i32 -0.0331299, i7 7, i32 0.0323974, i7 8, i32 -0.00516417, i7 9, i32 -0.0443301, i7 10, i32 -0.00980316, i7 11, i32 -0.189563, i7 12, i32 0.0593596, i7 13, i32 0.194494, i7 14, i32 -0.0254447, i7 15, i32 0.0161, i7 16, i32 0.0385385, i7 17, i32 0.0106951, i7 18, i32 -0.11112, i7 19, i32 -0.0908453, i7 20, i32 -0.0933891, i7 21, i32 0.00562209, i7 22, i32 0.0292662, i7 23, i32 0.11275, i7 24, i32 0.00547048, i7 25, i32 0.0281668, i7 26, i32 0.0213988, i7 27, i32 -0.0767736, i7 28, i32 -0.0101591, i7 29, i32 -0.0773327, i7 30, i32 -0.00491726, i7 31, i32 -0.106121, i7 32, i32 -0.0565403, i7 33, i32 -0.0772435, i7 34, i32 -0.0037745, i7 35, i32 -0.0696846, i7 36, i32 -0.0239525, i7 37, i32 0.113514, i7 38, i32 0.191958, i7 39, i32 0.0175559, i7 40, i32 0.0812397, i7 41, i32 -0.126572, i7 42, i32 0.000430218, i7 43, i32 0.147598, i7 44, i32 0.168755, i7 45, i32 0.00683855, i7 46, i32 -0.00430267, i7 47, i32 0.0764707, i7 48, i32 0.00217462, i7 49, i32 0.0175088, i7 50, i32 0.128259, i7 51, i32 -0.0110821, i7 52, i32 0.000677282, i7 53, i32 0.0638888, i7 54, i32 0.0313456, i7 55, i32 -0.0475373, i7 56, i32 0.00338939, i7 57, i32 -0.0261447, i7 58, i32 0.0236552, i7 59, i32 0.110232, i7 60, i32 -0.0768066, i7 61, i32 0.00794945, i7 62, i32 -0.0209238, i7 63, i32 0.0201331, i7 64, i32 -0.00460334, i7 65, i32 0.0712319, i7 66, i32 0.115545, i7 67, i32 -0.0297335, i7 68, i32 -0.0739174, i7 69, i32 0.0170742, i7 70, i32 -0.0678431, i7 71, i32 0.109076, i7 72, i32 0.00193104, i7 73, i32 -0.0520186, i7 74, i32 0.0732971, i7 75, i32 -0.0226143, i7 76, i32 0.0309886, i7 77, i32 -0.0611568, i7 78, i32 0.0386536, i7 79, i32 0.0197652, i7 80, i32 -0.0119501, i7 81, i32 0.0313104, i7 82, i32 0.0231546, i7 83, i32 -0.0459455, i7 84, i32 -0.00702792, i7 85, i32 0.0215566, i7 86, i32 -0.0270971, i7 87, i32 -0.0521725, i7 88, i32 0.0151824, i7 89, i32 -0.0347515, i7 90, i32 0.000606502, i7 91, i32 -0.0554818, i7 92, i32 0.00632559, i7 93, i32 0.0038797, i7 94, i32 -0.0105215, i7 95, i32 0.0142683, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 772 'sparsemux' 'tmp_334' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 773 [1/1] (1.18ns)   --->   "%tmp_335 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0452225, i7 1, i32 0.0510544, i7 2, i32 0.0558683, i7 3, i32 -0.00937685, i7 4, i32 -0.0671971, i7 5, i32 -0.19068, i7 6, i32 -0.0472496, i7 7, i32 -0.0356038, i7 8, i32 0.0256205, i7 9, i32 -0.0232738, i7 10, i32 -0.0127689, i7 11, i32 0.064703, i7 12, i32 0.0258066, i7 13, i32 0.0636115, i7 14, i32 0.0181647, i7 15, i32 0.0131444, i7 16, i32 -0.0535829, i7 17, i32 0.0169831, i7 18, i32 -0.0429965, i7 19, i32 -0.0910033, i7 20, i32 -0.0235209, i7 21, i32 0.121904, i7 22, i32 0.0657229, i7 23, i32 -0.0109449, i7 24, i32 0.00230472, i7 25, i32 0.00163603, i7 26, i32 0.0237477, i7 27, i32 -0.16579, i7 28, i32 -0.105974, i7 29, i32 -0.0456955, i7 30, i32 0.0449285, i7 31, i32 -0.164878, i7 32, i32 0.00113851, i7 33, i32 -0.0460237, i7 34, i32 -0.083989, i7 35, i32 -0.0840943, i7 36, i32 0.00253255, i7 37, i32 0.20018, i7 38, i32 0.186229, i7 39, i32 0.0222743, i7 40, i32 0.131589, i7 41, i32 0.105094, i7 42, i32 -0.00537848, i7 43, i32 0.0539769, i7 44, i32 0.15007, i7 45, i32 0.00313199, i7 46, i32 -0.011797, i7 47, i32 -0.00727523, i7 48, i32 0.00185986, i7 49, i32 0.0232246, i7 50, i32 0.0708342, i7 51, i32 -0.0256956, i7 52, i32 -0.0071187, i7 53, i32 -0.0853196, i7 54, i32 0.0384105, i7 55, i32 -0.0641528, i7 56, i32 0.00562878, i7 57, i32 -0.0266004, i7 58, i32 0.0109781, i7 59, i32 0.136738, i7 60, i32 -0.0727428, i7 61, i32 0.0178687, i7 62, i32 -0.0199408, i7 63, i32 0.0170913, i7 64, i32 -0.000490201, i7 65, i32 0.0876668, i7 66, i32 0.0771089, i7 67, i32 0.00682634, i7 68, i32 -0.0532938, i7 69, i32 0.0474231, i7 70, i32 -0.102664, i7 71, i32 0.127358, i7 72, i32 0.00934884, i7 73, i32 -0.0495568, i7 74, i32 0.00707234, i7 75, i32 -0.0256253, i7 76, i32 0.0353129, i7 77, i32 -0.0252544, i7 78, i32 0.038853, i7 79, i32 0.04243, i7 80, i32 -0.0111126, i7 81, i32 0.0239461, i7 82, i32 0.0594635, i7 83, i32 -0.0493839, i7 84, i32 0.00198003, i7 85, i32 0.0250847, i7 86, i32 -0.016133, i7 87, i32 -0.0130417, i7 88, i32 0.00137021, i7 89, i32 -0.0285401, i7 90, i32 -0.00611294, i7 91, i32 -0.0541739, i7 92, i32 -0.0163631, i7 93, i32 0.0136423, i7 94, i32 -0.00333967, i7 95, i32 0.00364981, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 773 'sparsemux' 'tmp_335' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (1.18ns)   --->   "%tmp_336 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0751435, i7 1, i32 0.00963096, i7 2, i32 0.0490875, i7 3, i32 -0.0326272, i7 4, i32 -0.146497, i7 5, i32 -0.191578, i7 6, i32 -0.0524403, i7 7, i32 -0.0569884, i7 8, i32 0.0440929, i7 9, i32 0.0835694, i7 10, i32 -0.00955195, i7 11, i32 0.0779721, i7 12, i32 -0.0217364, i7 13, i32 -0.0643771, i7 14, i32 0.044094, i7 15, i32 8.9159e-05, i7 16, i32 -0.0799534, i7 17, i32 0.0132099, i7 18, i32 0.0701824, i7 19, i32 -0.0319124, i7 20, i32 0.140393, i7 21, i32 -0.139374, i7 22, i32 0.0505938, i7 23, i32 -0.0275363, i7 24, i32 0.00417499, i7 25, i32 -0.022395, i7 26, i32 0.0318649, i7 27, i32 -0.116088, i7 28, i32 -0.127061, i7 29, i32 0.00166529, i7 30, i32 0.10194, i7 31, i32 0.0225032, i7 32, i32 0.0484047, i7 33, i32 0.00218126, i7 34, i32 -0.132306, i7 35, i32 -0.112208, i7 36, i32 0.118512, i7 37, i32 -0.0101646, i7 38, i32 0.144123, i7 39, i32 0.0290825, i7 40, i32 0.0096169, i7 41, i32 0.302965, i7 42, i32 -0.00657884, i7 43, i32 -0.0133693, i7 44, i32 0.116746, i7 45, i32 -0.0108467, i7 46, i32 -0.013161, i7 47, i32 -0.115694, i7 48, i32 0.000537444, i7 49, i32 0.00879912, i7 50, i32 -0.00304224, i7 51, i32 -0.0300655, i7 52, i32 0.00401042, i7 53, i32 -0.177506, i7 54, i32 0.0194899, i7 55, i32 -0.0748317, i7 56, i32 0.00357158, i7 57, i32 -0.0263078, i7 58, i32 -0.00842877, i7 59, i32 0.148029, i7 60, i32 -0.0491236, i7 61, i32 0.00714008, i7 62, i32 -0.0132948, i7 63, i32 -0.000929394, i7 64, i32 0.00398701, i7 65, i32 0.0678996, i7 66, i32 0.0470838, i7 67, i32 0.0164239, i7 68, i32 -0.0334848, i7 69, i32 0.0674557, i7 70, i32 -0.122893, i7 71, i32 0.127754, i7 72, i32 0.00571614, i7 73, i32 -0.0435387, i7 74, i32 -0.0789863, i7 75, i32 -0.00747349, i7 76, i32 0.0245101, i7 77, i32 0.0254449, i7 78, i32 0.037756, i7 79, i32 -0.040588, i7 80, i32 -0.00387583, i7 81, i32 0.00608542, i7 82, i32 0.119433, i7 83, i32 -0.0546568, i7 84, i32 0.000121914, i7 85, i32 0.0229399, i7 86, i32 0.0105898, i7 87, i32 0.0164709, i7 88, i32 -0.00652117, i7 89, i32 -0.0230522, i7 90, i32 -0.00531661, i7 91, i32 -0.0455354, i7 92, i32 0.0120717, i7 93, i32 0.0271779, i7 94, i32 0.00849413, i7 95, i32 -0.0149645, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 774 'sparsemux' 'tmp_336' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 775 [1/1] (1.18ns)   --->   "%tmp_337 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.064407, i7 1, i32 -0.000430786, i7 2, i32 0.0432596, i7 3, i32 -0.0545278, i7 4, i32 -0.15356, i7 5, i32 -0.170857, i7 6, i32 -0.0518781, i7 7, i32 -0.0183344, i7 8, i32 0.0546022, i7 9, i32 -0.042535, i7 10, i32 -0.00925936, i7 11, i32 -0.0679691, i7 12, i32 -0.0464436, i7 13, i32 -0.148523, i7 14, i32 0.051779, i7 15, i32 -0.01168, i7 16, i32 0.0292249, i7 17, i32 0.00742117, i7 18, i32 0.00493192, i7 19, i32 0.0523465, i7 20, i32 0.246941, i7 21, i32 0.0485116, i7 22, i32 0.022445, i7 23, i32 0.0108441, i7 24, i32 0.00457025, i7 25, i32 -0.0531533, i7 26, i32 0.0261583, i7 27, i32 0.0441587, i7 28, i32 -0.0928809, i7 29, i32 0.0192162, i7 30, i32 0.117457, i7 31, i32 0.0643197, i7 32, i32 0.0774303, i7 33, i32 0.0542317, i7 34, i32 -0.116153, i7 35, i32 -0.127409, i7 36, i32 0.0651016, i7 37, i32 -0.207054, i7 38, i32 0.0905787, i7 39, i32 0.0175265, i7 40, i32 -0.126767, i7 41, i32 0.140774, i7 42, i32 0.00148609, i7 43, i32 -0.130649, i7 44, i32 0.0837752, i7 45, i32 -0.0154296, i7 46, i32 -0.0065908, i7 47, i32 0.145602, i7 48, i32 0.0043844, i7 49, i32 0.00478099, i7 50, i32 -0.0415146, i7 51, i32 -0.0344857, i7 52, i32 0.0683174, i7 53, i32 -0.124281, i7 54, i32 0.0137567, i7 55, i32 -0.0771416, i7 56, i32 0.00702316, i7 57, i32 -0.02645, i7 58, i32 -0.0255189, i7 59, i32 0.137158, i7 60, i32 -0.0256189, i7 61, i32 -0.037932, i7 62, i32 -0.0139588, i7 63, i32 -0.0115935, i7 64, i32 0.00266448, i7 65, i32 0.0445248, i7 66, i32 0.0275413, i7 67, i32 0.0684929, i7 68, i32 -0.0180601, i7 69, i32 0.0840915, i7 70, i32 -0.138203, i7 71, i32 0.122063, i7 72, i32 0.00499598, i7 73, i32 -0.0389519, i7 74, i32 -0.143317, i7 75, i32 0.0363992, i7 76, i32 0.010947, i7 77, i32 0.0874298, i7 78, i32 0.0339792, i7 79, i32 -0.00665321, i7 80, i32 0.0107208, i7 81, i32 -0.0306293, i7 82, i32 0.167366, i7 83, i32 -0.0345697, i7 84, i32 -0.00152882, i7 85, i32 0.0191506, i7 86, i32 0.0292788, i7 87, i32 0.0471008, i7 88, i32 -0.00671696, i7 89, i32 -0.0225444, i7 90, i32 -0.000440237, i7 91, i32 -0.0425057, i7 92, i32 -0.00540355, i7 93, i32 0.0529227, i7 94, i32 0.0241888, i7 95, i32 -0.0251354, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 775 'sparsemux' 'tmp_337' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (1.18ns)   --->   "%tmp_338 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0172138, i7 1, i32 0.00258124, i7 2, i32 0.0475277, i7 3, i32 -0.0703012, i7 4, i32 -0.0722994, i7 5, i32 -0.112356, i7 6, i32 -0.0631785, i7 7, i32 -0.00812179, i7 8, i32 0.0345754, i7 9, i32 -0.027706, i7 10, i32 -0.0131098, i7 11, i32 0.0264817, i7 12, i32 -0.0344038, i7 13, i32 -0.0731134, i7 14, i32 0.0246245, i7 15, i32 -0.0172803, i7 16, i32 0.084041, i7 17, i32 0.00242811, i7 18, i32 -0.00325314, i7 19, i32 0.0651014, i7 20, i32 0.128151, i7 21, i32 0.0499567, i7 22, i32 -0.0196604, i7 23, i32 -0.012464, i7 24, i32 0.0019788, i7 25, i32 -0.0496416, i7 26, i32 0.00678153, i7 27, i32 0.1521, i7 28, i32 -0.00146396, i7 29, i32 0.0144738, i7 30, i32 0.0649115, i7 31, i32 0.115907, i7 32, i32 0.0833978, i7 33, i32 0.0836348, i7 34, i32 -0.088336, i7 35, i32 -0.113981, i7 36, i32 -0.0692657, i7 37, i32 -0.050053, i7 38, i32 0.0561533, i7 39, i32 0.0108901, i7 40, i32 -0.0559845, i7 41, i32 -0.15996, i7 42, i32 -0.0123225, i7 43, i32 -0.125545, i7 44, i32 0.0459321, i7 45, i32 -0.00844254, i7 46, i32 -0.0107238, i7 47, i32 -0.0895017, i7 48, i32 -0.00206859, i7 49, i32 0.00475539, i7 50, i32 -0.0253642, i7 51, i32 -0.0362024, i7 52, i32 -0.0611797, i7 53, i32 0.00837618, i7 54, i32 -0.000778713, i7 55, i32 -0.0607094, i7 56, i32 0.0121368, i7 57, i32 -0.00687307, i7 58, i32 -0.0407921, i7 59, i32 0.104354, i7 60, i32 -0.00257244, i7 61, i32 -0.00850093, i7 62, i32 -0.00542071, i7 63, i32 0.00190806, i7 64, i32 0.00213423, i7 65, i32 0.0125103, i7 66, i32 0.0186345, i7 67, i32 0.234275, i7 68, i32 -0.0106857, i7 69, i32 0.0816718, i7 70, i32 -0.136167, i7 71, i32 0.10713, i7 72, i32 0.00539026, i7 73, i32 -0.0285519, i7 74, i32 -0.164221, i7 75, i32 0.0978624, i7 76, i32 -0.00940088, i7 77, i32 0.132193, i7 78, i32 0.0279876, i7 79, i32 0.0224832, i7 80, i32 0.000168285, i7 81, i32 -0.0622464, i7 82, i32 0.161107, i7 83, i32 -0.00730971, i7 84, i32 -0.0079562, i7 85, i32 0.0153557, i7 86, i32 0.0462463, i7 87, i32 0.0539833, i7 88, i32 -0.00722473, i7 89, i32 -0.018172, i7 90, i32 -0.00071665, i7 91, i32 -0.0340632, i7 92, i32 -0.00847313, i7 93, i32 0.0545922, i7 94, i32 0.0426272, i7 95, i32 -0.0304857, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 776 'sparsemux' 'tmp_338' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (1.18ns)   --->   "%tmp_339 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0203656, i7 1, i32 0.00732143, i7 2, i32 0.0424692, i7 3, i32 -0.0634962, i7 4, i32 0.0173304, i7 5, i32 -0.063256, i7 6, i32 -0.0538338, i7 7, i32 -0.00322557, i7 8, i32 -0.00859049, i7 9, i32 0.0394384, i7 10, i32 -0.011001, i7 11, i32 -0.0157274, i7 12, i32 -0.018701, i7 13, i32 0.0458257, i7 14, i32 0.00688426, i7 15, i32 -0.0177096, i7 16, i32 -0.0340577, i7 17, i32 -0.0017774, i7 18, i32 0.000168072, i7 19, i32 0.0353284, i7 20, i32 -0.0353415, i7 21, i32 -0.0651524, i7 22, i32 -0.0291527, i7 23, i32 0.00657475, i7 24, i32 0.00245929, i7 25, i32 -0.0415914, i7 26, i32 -0.0116992, i7 27, i32 0.113544, i7 28, i32 0.0702581, i7 29, i32 0.00934638, i7 30, i32 0.00866575, i7 31, i32 0.0223226, i7 32, i32 0.081015, i7 33, i32 0.0841903, i7 34, i32 -0.0471259, i7 35, i32 -0.0830763, i7 36, i32 -0.051589, i7 37, i32 0.0808055, i7 38, i32 0.0364755, i7 39, i32 0.015412, i7 40, i32 0.0206136, i7 41, i32 -0.173415, i7 42, i32 -0.012678, i7 43, i32 0.0454071, i7 44, i32 0.0262345, i7 45, i32 0.0145116, i7 46, i32 -0.00655635, i7 47, i32 0.0251639, i7 48, i32 -0.00315474, i7 49, i32 -0.00134936, i7 50, i32 -0.00673169, i7 51, i32 -0.040951, i7 52, i32 -0.0270353, i7 53, i32 0.102822, i7 54, i32 -0.0070147, i7 55, i32 -0.0565987, i7 56, i32 0.0117805, i7 57, i32 -0.00105133, i7 58, i32 -0.0449104, i7 59, i32 0.0654364, i7 60, i32 0.0133081, i7 61, i32 -0.00802347, i7 62, i32 0.00105239, i7 63, i32 0.0116248, i7 64, i32 0.00393206, i7 65, i32 -0.0186061, i7 66, i32 0.0131617, i7 67, i32 0.00865566, i7 68, i32 -0.00704524, i7 69, i32 0.0623154, i7 70, i32 -0.124642, i7 71, i32 0.0910755, i7 72, i32 0.0115144, i7 73, i32 -0.0254529, i7 74, i32 -0.139742, i7 75, i32 0.114515, i7 76, i32 -0.015501, i7 77, i32 0.147246, i7 78, i32 0.0191659, i7 79, i32 -0.0187045, i7 80, i32 -0.00924111, i7 81, i32 -0.0641827, i7 82, i32 0.103118, i7 83, i32 0.0111564, i7 84, i32 -0.00452342, i7 85, i32 0.0117639, i7 86, i32 0.0388775, i7 87, i32 0.0473711, i7 88, i32 0.000775016, i7 89, i32 -0.0180747, i7 90, i32 -0.00291433, i7 91, i32 -0.0238287, i7 92, i32 0.010888, i7 93, i32 0.0359338, i7 94, i32 0.0457304, i7 95, i32 -0.0339267, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 777 'sparsemux' 'tmp_339' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 778 [1/1] (1.18ns)   --->   "%tmp_340 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0311315, i7 1, i32 0.00310231, i7 2, i32 0.0616478, i7 3, i32 -0.0594953, i7 4, i32 0.0438138, i7 5, i32 -0.0600411, i7 6, i32 -0.0758882, i7 7, i32 -0.00665134, i7 8, i32 -0.0538682, i7 9, i32 -0.00910174, i7 10, i32 -0.0046856, i7 11, i32 0.00100536, i7 12, i32 -0.0080103, i7 13, i32 0.022507, i7 14, i32 -0.00878211, i7 15, i32 -0.0460009, i7 16, i32 -0.018952, i7 17, i32 -0.007496, i7 18, i32 -0.0134705, i7 19, i32 -0.011825, i7 20, i32 -0.0672152, i7 21, i32 0.0190699, i7 22, i32 -0.0238539, i7 23, i32 0.00144534, i7 24, i32 0.000962517, i7 25, i32 -0.0271347, i7 26, i32 -0.0174552, i7 27, i32 -0.00708124, i7 28, i32 0.0967069, i7 29, i32 0.0216407, i7 30, i32 -0.0256749, i7 31, i32 -0.0762829, i7 32, i32 0.0981382, i7 33, i32 0.100119, i7 34, i32 -0.0155211, i7 35, i32 -0.0722586, i7 36, i32 0.0101264, i7 37, i32 0.0121564, i7 38, i32 0.0256064, i7 39, i32 0.00831388, i7 40, i32 0.0296041, i7 41, i32 0.0179043, i7 42, i32 -0.00904748, i7 43, i32 0.0908802, i7 44, i32 0.0168357, i7 45, i32 0.0309993, i7 46, i32 0.00864874, i7 47, i32 -0.00571704, i7 48, i32 0.000800432, i7 49, i32 -0.000961629, i7 50, i32 0.00821177, i7 51, i32 -0.0460009, i7 52, i32 0.0285179, i7 53, i32 0.0905071, i7 54, i32 -0.00425636, i7 55, i32 -0.0324772, i7 56, i32 -0.00502649, i7 57, i32 -0.00454926, i7 58, i32 -0.0554865, i7 59, i32 0.0344957, i7 60, i32 0.0170956, i7 61, i32 -0.00445056, i7 62, i32 0.00284313, i7 63, i32 0.0225933, i7 64, i32 -0.000595159, i7 65, i32 -0.0430509, i7 66, i32 -0.000524754, i7 67, i32 -0.0448429, i7 68, i32 0.000202424, i7 69, i32 0.0512577, i7 70, i32 -0.110293, i7 71, i32 0.0718141, i7 72, i32 -0.0027375, i7 73, i32 -0.0205444, i7 74, i32 -0.0869376, i7 75, i32 0.0735957, i7 76, i32 -0.0143146, i7 77, i32 0.136303, i7 78, i32 0.0189042, i7 79, i32 -0.00553314, i7 80, i32 -0.00453903, i7 81, i32 -0.0526448, i7 82, i32 0.0253299, i7 83, i32 0.0223923, i7 84, i32 -0.0115748, i7 85, i32 -0.00321561, i7 86, i32 0.0314959, i7 87, i32 0.0462786, i7 88, i32 0.00307775, i7 89, i32 -0.0186335, i7 90, i32 -0.000448171, i7 91, i32 -0.0126899, i7 92, i32 -0.0131739, i7 93, i32 0.0264107, i7 94, i32 0.0322637, i7 95, i32 -0.0360813, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 778 'sparsemux' 'tmp_340' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (1.18ns)   --->   "%tmp_341 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.005985, i7 1, i32 -0.0108598, i7 2, i32 -0.00873763, i7 3, i32 0.072663, i7 4, i32 0.000180879, i7 5, i32 -0.0652275, i7 6, i32 -0.0397042, i7 7, i32 -0.0471255, i7 8, i32 -0.00623022, i7 9, i32 0.00226569, i7 10, i32 -0.00178352, i7 11, i32 -0.0202292, i7 12, i32 0.0142047, i7 13, i32 0.132034, i7 14, i32 -0.00733686, i7 15, i32 -0.000711453, i7 16, i32 -0.00122764, i7 17, i32 0.0120085, i7 18, i32 0.0194085, i7 19, i32 0.00655804, i7 20, i32 -0.0220752, i7 21, i32 -0.0060559, i7 22, i32 -0.00321288, i7 23, i32 -0.00703304, i7 24, i32 0.0901063, i7 25, i32 0.0174249, i7 26, i32 -0.0502614, i7 27, i32 -0.00263374, i7 28, i32 0.0391307, i7 29, i32 -0.0280553, i7 30, i32 -0.0243619, i7 31, i32 -0.0546509, i7 32, i32 -0.0376324, i7 33, i32 -0.0283982, i7 34, i32 0.079372, i7 35, i32 0.0176854, i7 36, i32 0.00547063, i7 37, i32 0.00354672, i7 38, i32 -0.0257328, i7 39, i32 -0.00412705, i7 40, i32 0.0102274, i7 41, i32 -0.000255141, i7 42, i32 -0.0259932, i7 43, i32 -0.000893105, i7 44, i32 0.0624303, i7 45, i32 -0.0342683, i7 46, i32 0.0144124, i7 47, i32 0.00637697, i7 48, i32 -0.00501221, i7 49, i32 0.0395505, i7 50, i32 -0.094153, i7 51, i32 0.00134275, i7 52, i32 -0.00638412, i7 53, i32 -0.0210755, i7 54, i32 -0.0111609, i7 55, i32 0.0453215, i7 56, i32 -0.00407359, i7 57, i32 -0.0272162, i7 58, i32 0.0225528, i7 59, i32 0.0331097, i7 60, i32 -0.0674242, i7 61, i32 -0.00777961, i7 62, i32 0.0099288, i7 63, i32 -0.0169987, i7 64, i32 0.00564711, i7 65, i32 -0.0546482, i7 66, i32 0.0736519, i7 67, i32 -0.0118301, i7 68, i32 -0.0822352, i7 69, i32 -0.0378353, i7 70, i32 0.0200895, i7 71, i32 0.0143012, i7 72, i32 -0.00918746, i7 73, i32 -0.0749201, i7 74, i32 0.0543002, i7 75, i32 -0.0250941, i7 76, i32 0.0470787, i7 77, i32 -0.0705626, i7 78, i32 0.0384588, i7 79, i32 -0.000434203, i7 80, i32 0.00692174, i7 81, i32 -0.00237299, i7 82, i32 -0.0134282, i7 83, i32 0.0242013, i7 84, i32 -5.67456e-05, i7 85, i32 0.0331901, i7 86, i32 -0.00822069, i7 87, i32 -0.0174232, i7 88, i32 -0.000885093, i7 89, i32 -0.0226611, i7 90, i32 0.00561627, i7 91, i32 -0.0283326, i7 92, i32 0.00166962, i7 93, i32 -0.0125888, i7 94, i32 -0.00520077, i7 95, i32 0.00269402, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 779 'sparsemux' 'tmp_341' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 780 [1/1] (1.18ns)   --->   "%tmp_342 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00877869, i7 1, i32 -0.0059101, i7 2, i32 -0.00144392, i7 3, i32 0.0615323, i7 4, i32 0.0189616, i7 5, i32 -0.085839, i7 6, i32 -0.0330984, i7 7, i32 0.00854567, i7 8, i32 -0.0209448, i7 9, i32 0.00127819, i7 10, i32 -0.00482701, i7 11, i32 -0.0408322, i7 12, i32 0.0070023, i7 13, i32 0.0470742, i7 14, i32 -0.00991405, i7 15, i32 0.00130399, i7 16, i32 -0.0034576, i7 17, i32 0.0129016, i7 18, i32 -0.0719914, i7 19, i32 0.0141863, i7 20, i32 -0.0116214, i7 21, i32 -0.0152597, i7 22, i32 -0.00563711, i7 23, i32 0.0047342, i7 24, i32 0.0425915, i7 25, i32 0.0102071, i7 26, i32 -0.0152196, i7 27, i32 -0.00575352, i7 28, i32 0.0597121, i7 29, i32 -0.0481064, i7 30, i32 -0.0349123, i7 31, i32 0.0353942, i7 32, i32 -0.063427, i7 33, i32 -0.056801, i7 34, i32 0.0849265, i7 35, i32 0.0399573, i7 36, i32 0.0390494, i7 37, i32 -0.0260846, i7 38, i32 -0.0559257, i7 39, i32 -0.0123974, i7 40, i32 -0.00276266, i7 41, i32 -0.0587466, i7 42, i32 -0.00987329, i7 43, i32 -0.0536441, i7 44, i32 0.0960789, i7 45, i32 -0.0185771, i7 46, i32 0.00529702, i7 47, i32 0.000128325, i7 48, i32 -0.000257468, i7 49, i32 -0.0362907, i7 50, i32 -0.137854, i7 51, i32 0.00284686, i7 52, i32 -0.00621884, i7 53, i32 -0.0289548, i7 54, i32 -0.0601116, i7 55, i32 0.0433393, i7 56, i32 -0.00174374, i7 57, i32 -0.0290032, i7 58, i32 0.0245345, i7 59, i32 0.0314643, i7 60, i32 -0.0681048, i7 61, i32 0.0106707, i7 62, i32 0.013195, i7 63, i32 -0.00431373, i7 64, i32 0.0118828, i7 65, i32 -0.031812, i7 66, i32 0.101608, i7 67, i32 0.00563982, i7 68, i32 -0.0865848, i7 69, i32 -0.0196555, i7 70, i32 -0.00158438, i7 71, i32 0.0373514, i7 72, i32 -0.0154281, i7 73, i32 -0.0687911, i7 74, i32 0.0882846, i7 75, i32 -0.0154675, i7 76, i32 0.0243948, i7 77, i32 -0.068991, i7 78, i32 0.0353264, i7 79, i32 0.0161174, i7 80, i32 0.00357326, i7 81, i32 -0.00672627, i7 82, i32 -0.00930442, i7 83, i32 0.0117553, i7 84, i32 0.00399838, i7 85, i32 0.0103112, i7 86, i32 -0.00664072, i7 87, i32 -0.040015, i7 88, i32 0.000157674, i7 89, i32 -0.021113, i7 90, i32 -0.00161918, i7 91, i32 -0.0277122, i7 92, i32 0.00327482, i7 93, i32 -0.00480184, i7 94, i32 -0.00457918, i7 95, i32 0.0142873, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 780 'sparsemux' 'tmp_342' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 781 [1/1] (1.18ns)   --->   "%tmp_343 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0179509, i7 1, i32 0.0222642, i7 2, i32 -0.00568643, i7 3, i32 0.0622374, i7 4, i32 0.05066, i7 5, i32 -0.103594, i7 6, i32 -0.045106, i7 7, i32 0.0559343, i7 8, i32 -0.027692, i7 9, i32 -0.0122683, i7 10, i32 -0.00188556, i7 11, i32 0.111259, i7 12, i32 0.00478211, i7 13, i32 -0.219086, i7 14, i32 -0.0196036, i7 15, i32 0.00567605, i7 16, i32 -0.00352792, i7 17, i32 0.0236006, i7 18, i32 0.00905158, i7 19, i32 0.000453877, i7 20, i32 0.02298, i7 21, i32 0.0757931, i7 22, i32 0.0017708, i7 23, i32 0.0313296, i7 24, i32 0.0169274, i7 25, i32 -0.0133286, i7 26, i32 0.00431093, i7 27, i32 0.00529655, i7 28, i32 0.0308757, i7 29, i32 -0.0705594, i7 30, i32 -0.0296188, i7 31, i32 0.0676675, i7 32, i32 -0.0972028, i7 33, i32 -0.073874, i7 34, i32 0.0827461, i7 35, i32 0.0853915, i7 36, i32 -0.0317918, i7 37, i32 -0.0581562, i7 38, i32 -0.0720325, i7 39, i32 -0.00326885, i7 40, i32 -0.0506517, i7 41, i32 -0.0488308, i7 42, i32 -0.00978946, i7 43, i32 -0.0362599, i7 44, i32 0.151773, i7 45, i32 -0.0175663, i7 46, i32 0.00683671, i7 47, i32 0.00483804, i7 48, i32 0.000676301, i7 49, i32 -0.0509812, i7 50, i32 -0.121255, i7 51, i32 0.00152096, i7 52, i32 0.000793102, i7 53, i32 0.0537277, i7 54, i32 -0.0541195, i7 55, i32 0.0258336, i7 56, i32 -0.00471416, i7 57, i32 -0.0219049, i7 58, i32 0.031625, i7 59, i32 0.0464922, i7 60, i32 -0.0789917, i7 61, i32 0.0116847, i7 62, i32 0.0082799, i7 63, i32 0.00584292, i7 64, i32 0.00783639, i7 65, i32 -0.00815825, i7 66, i32 0.12811, i7 67, i32 -0.0175474, i7 68, i32 -0.0896059, i7 69, i32 -0.00947825, i7 70, i32 -0.0206513, i7 71, i32 0.0738353, i7 72, i32 -0.00726501, i7 73, i32 -0.0552278, i7 74, i32 0.107929, i7 75, i32 -0.013757, i7 76, i32 0.0267776, i7 77, i32 -0.0644966, i7 78, i32 0.0383255, i7 79, i32 -0.0162736, i7 80, i32 0.00583449, i7 81, i32 0.0159694, i7 82, i32 -0.00445251, i7 83, i32 0.00162419, i7 84, i32 0.0054452, i7 85, i32 0.00678932, i7 86, i32 0.00167018, i7 87, i32 -0.0531098, i7 88, i32 0.00468175, i7 89, i32 -0.0232648, i7 90, i32 -0.00567043, i7 91, i32 -0.0280622, i7 92, i32 0.00748134, i7 93, i32 0.00612522, i7 94, i32 0.000224225, i7 95, i32 0.0108634, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 781 'sparsemux' 'tmp_343' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 782 [1/1] (1.18ns)   --->   "%tmp_344 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00430342, i7 1, i32 0.0417083, i7 2, i32 0.0221842, i7 3, i32 0.0476104, i7 4, i32 0.0754302, i7 5, i32 -0.0952056, i7 6, i32 -0.0562892, i7 7, i32 0.0475864, i7 8, i32 -0.0311989, i7 9, i32 0.0124856, i7 10, i32 -0.000628154, i7 11, i32 -0.0317199, i7 12, i32 -0.00570349, i7 13, i32 -0.175808, i7 14, i32 -0.036197, i7 15, i32 0.0129101, i7 16, i32 0.0343339, i7 17, i32 0.0298651, i7 18, i32 0.0819992, i7 19, i32 -0.0530666, i7 20, i32 0.0693463, i7 21, i32 -0.0869116, i7 22, i32 -0.0149208, i7 23, i32 -0.0607601, i7 24, i32 0.0109717, i7 25, i32 -0.026981, i7 26, i32 0.014583, i7 27, i32 0.0300259, i7 28, i32 0.0250232, i7 29, i32 -0.0980908, i7 30, i32 -0.015663, i7 31, i32 0.0336732, i7 32, i32 -0.133581, i7 33, i32 -0.0906302, i7 34, i32 0.0308584, i7 35, i32 0.126095, i7 36, i32 -0.066908, i7 37, i32 0.0332921, i7 38, i32 -0.082835, i7 39, i32 0.00485225, i7 40, i32 -0.0482498, i7 41, i32 0.00572795, i7 42, i32 -0.00920832, i7 43, i32 0.0672234, i7 44, i32 0.16931, i7 45, i32 -0.0295771, i7 46, i32 -0.00540644, i7 47, i32 -0.0362145, i7 48, i32 -0.0012535, i7 49, i32 -0.0219565, i7 50, i32 -0.0498432, i7 51, i32 0.00496566, i7 52, i32 -0.000723686, i7 53, i32 0.121868, i7 54, i32 -0.0104308, i7 55, i32 -0.00677233, i7 56, i32 -0.00704576, i7 57, i32 -0.0253552, i7 58, i32 0.0341549, i7 59, i32 0.0723383, i7 60, i32 -0.0832117, i7 61, i32 0.0235554, i7 62, i32 -0.00632901, i7 63, i32 0.0152332, i7 64, i32 -0.00170007, i7 65, i32 0.0148467, i7 66, i32 0.124565, i7 67, i32 -0.0144104, i7 68, i32 -0.0912625, i7 69, i32 0.011365, i7 70, i32 -0.0482071, i7 71, i32 0.124066, i7 72, i32 -0.00382749, i7 73, i32 -0.0496062, i7 74, i32 0.0954132, i7 75, i32 -0.0178153, i7 76, i32 0.0218568, i7 77, i32 -0.0623394, i7 78, i32 0.0458512, i7 79, i32 -0.00440177, i7 80, i32 0.00670089, i7 81, i32 0.0216952, i7 82, i32 -0.00205756, i7 83, i32 -0.00550487, i7 84, i32 0.0034025, i7 85, i32 0.0139157, i7 86, i32 -0.00853396, i7 87, i32 -0.0558204, i7 88, i32 0.0109742, i7 89, i32 -0.0288555, i7 90, i32 -2.66229e-05, i7 91, i32 -0.0388152, i7 92, i32 -0.0139701, i7 93, i32 0.00646418, i7 94, i32 -0.00328768, i7 95, i32 0.00443923, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 782 'sparsemux' 'tmp_344' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 783 [1/1] (1.18ns)   --->   "%tmp_345 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00653903, i7 1, i32 0.0269937, i7 2, i32 0.0509247, i7 3, i32 0.0205325, i7 4, i32 0.0795467, i7 5, i32 -0.0914959, i7 6, i32 -0.0537882, i7 7, i32 -0.00126983, i7 8, i32 -0.0178837, i7 9, i32 0.020566, i7 10, i32 -0.00258764, i7 11, i32 -0.12356, i7 12, i32 -0.0344395, i7 13, i32 0.00358177, i7 14, i32 -0.0340131, i7 15, i32 0.010759, i7 16, i32 0.011121, i7 17, i32 0.0180071, i7 18, i32 -0.0323678, i7 19, i32 -0.0606249, i7 20, i32 0.101039, i7 21, i32 0.00548629, i7 22, i32 -0.0221914, i7 23, i32 0.0059906, i7 24, i32 0.00226654, i7 25, i32 -0.0460213, i7 26, i32 0.0232267, i7 27, i32 0.0266139, i7 28, i32 0.00512081, i7 29, i32 -0.0961614, i7 30, i32 0.0239082, i7 31, i32 -0.072156, i7 32, i32 -0.154081, i7 33, i32 -0.0772171, i7 34, i32 -0.0301633, i7 35, i32 0.139497, i7 36, i32 -0.0153151, i7 37, i32 0.130343, i7 38, i32 -0.0946714, i7 39, i32 0.0171357, i7 40, i32 0.0241042, i7 41, i32 0.102249, i7 42, i32 -0.000361531, i7 43, i32 0.108041, i7 44, i32 0.174854, i7 45, i32 -0.0212569, i7 46, i32 -0.00828602, i7 47, i32 0.0427062, i7 48, i32 0.00144828, i7 49, i32 0.0218606, i7 50, i32 0.00965832, i7 51, i32 -0.00882493, i7 52, i32 -0.00140591, i7 53, i32 0.0524962, i7 54, i32 0.0119746, i7 55, i32 -0.0244258, i7 56, i32 -0.00766874, i7 57, i32 -0.0219375, i7 58, i32 0.0293883, i7 59, i32 0.110377, i7 60, i32 -0.0780562, i7 61, i32 0.00563836, i7 62, i32 -0.0142714, i7 63, i32 0.0183842, i7 64, i32 -0.00458978, i7 65, i32 0.0339572, i7 66, i32 0.111859, i7 67, i32 -0.00180385, i7 68, i32 -0.0851099, i7 69, i32 0.0371114, i7 70, i32 -0.0812504, i7 71, i32 0.153773, i7 72, i32 0.000148981, i7 73, i32 -0.0377855, i7 74, i32 0.0593515, i7 75, i32 -0.0244617, i7 76, i32 0.0162519, i7 77, i32 -0.0392879, i7 78, i32 0.0555755, i7 79, i32 0.0384282, i7 80, i32 5.83808e-05, i7 81, i32 0.0245748, i7 82, i32 0.0109333, i7 83, i32 -0.0178029, i7 84, i32 -0.00449596, i7 85, i32 0.00505752, i7 86, i32 -0.0125847, i7 87, i32 -0.0357089, i7 88, i32 0.015782, i7 89, i32 -0.0326043, i7 90, i32 -0.00266161, i7 91, i32 -0.0517199, i7 92, i32 0.0213354, i7 93, i32 0.012072, i7 94, i32 -0.00288446, i7 95, i32 -0.00117439, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 783 'sparsemux' 'tmp_345' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (1.18ns)   --->   "%tmp_346 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.00301657, i7 1, i32 0.0011963, i7 2, i32 0.0533708, i7 3, i32 -0.00693145, i7 4, i32 0.0175996, i7 5, i32 -0.0850372, i7 6, i32 -0.0711974, i7 7, i32 -0.0421939, i7 8, i32 0.0106836, i7 9, i32 -0.0406512, i7 10, i32 -0.00622472, i7 11, i32 0.113366, i7 12, i32 -0.0475903, i7 13, i32 0.0852465, i7 14, i32 -0.0147815, i7 15, i32 0.00933367, i7 16, i32 -0.0504503, i7 17, i32 0.0136645, i7 18, i32 -0.0536134, i7 19, i32 -0.0333915, i7 20, i32 0.121127, i7 21, i32 0.0907608, i7 22, i32 -0.00919122, i7 23, i32 0.0335865, i7 24, i32 -0.000941758, i7 25, i32 -0.0589959, i7 26, i32 0.0241805, i7 27, i32 -0.0440775, i7 28, i32 -0.068862, i7 29, i32 -0.0732486, i7 30, i32 0.0642889, i7 31, i32 -0.11793, i7 32, i32 -0.161442, i7 33, i32 -0.051893, i7 34, i32 -0.0867821, i7 35, i32 0.135153, i7 36, i32 0.00507135, i7 37, i32 0.0382636, i7 38, i32 -0.0983409, i7 39, i32 0.0257305, i7 40, i32 0.106165, i7 41, i32 0.165775, i7 42, i32 -0.00508399, i7 43, i32 0.0312585, i7 44, i32 0.150549, i7 45, i32 -0.0272341, i7 46, i32 -0.0124584, i7 47, i32 0.00427233, i7 48, i32 0.00170959, i7 49, i32 0.0207453, i7 50, i32 0.00427916, i7 51, i32 -0.0166537, i7 52, i32 -0.00371624, i7 53, i32 -0.0706444, i7 54, i32 0.025111, i7 55, i32 -0.0384703, i7 56, i32 -0.00519892, i7 57, i32 -0.0248307, i7 58, i32 0.00946162, i7 59, i32 0.142404, i7 60, i32 -0.0675988, i7 61, i32 0.0123631, i7 62, i32 -0.0175471, i7 63, i32 0.0243636, i7 64, i32 -0.0048234, i7 65, i32 0.0405235, i7 66, i32 0.0894225, i7 67, i32 0.0403316, i7 68, i32 -0.0697852, i7 69, i32 0.0537943, i7 70, i32 -0.102459, i7 71, i32 0.167991, i7 72, i32 0.00467726, i7 73, i32 -0.0369356, i7 74, i32 -0.00224985, i7 75, i32 -0.0201547, i7 76, i32 0.0186753, i7 77, i32 -0.0109441, i7 78, i32 0.0511568, i7 79, i32 -0.0388478, i7 80, i32 -0.00843165, i7 81, i32 0.018318, i7 82, i32 0.0329148, i7 83, i32 -0.0173617, i7 84, i32 -0.00512125, i7 85, i32 0.00623162, i7 86, i32 -0.00611165, i7 87, i32 -0.0103196, i7 88, i32 0.0107688, i7 89, i32 -0.0265944, i7 90, i32 -0.0052906, i7 91, i32 -0.0502425, i7 92, i32 -0.0103333, i7 93, i32 0.0173058, i7 94, i32 0.00520858, i7 95, i32 -0.000497004, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 784 'sparsemux' 'tmp_346' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 785 [1/1] (1.18ns)   --->   "%tmp_347 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0367572, i7 1, i32 -0.00446538, i7 2, i32 0.0442972, i7 3, i32 -0.0200428, i7 4, i32 -0.0686734, i7 5, i32 -0.0708366, i7 6, i32 -0.0711952, i7 7, i32 -0.0350119, i7 8, i32 0.022223, i7 9, i32 0.00482213, i7 10, i32 -0.00645327, i7 11, i32 0.0136934, i7 12, i32 -0.04425, i7 13, i32 0.111005, i7 14, i32 0.00948258, i7 15, i32 0.00283395, i7 16, i32 -0.0330167, i7 17, i32 0.0110842, i7 18, i32 0.0283674, i7 19, i32 0.0107154, i7 20, i32 0.0610909, i7 21, i32 -0.0877969, i7 22, i32 0.0118601, i7 23, i32 -0.0238586, i7 24, i32 0.000251147, i7 25, i32 -0.0706214, i7 26, i32 0.0228827, i7 27, i32 -0.105506, i7 28, i32 -0.102551, i7 29, i32 -0.0370252, i7 30, i32 0.088133, i7 31, i32 0.00771186, i7 32, i32 -0.145935, i7 33, i32 -0.0100578, i7 34, i32 -0.107664, i7 35, i32 0.125733, i7 36, i32 0.0885659, i7 37, i32 -0.155531, i7 38, i32 -0.0830155, i7 39, i32 0.0200006, i7 40, i32 0.0657241, i7 41, i32 0.0186852, i7 42, i32 -0.00281909, i7 43, i32 -0.020276, i7 44, i32 0.120483, i7 45, i32 -0.0282907, i7 46, i32 -0.0161811, i7 47, i32 -0.0795001, i7 48, i32 0.000702425, i7 49, i32 0.00798041, i7 50, i32 -0.0153403, i7 51, i32 -0.0196888, i7 52, i32 0.0100102, i7 53, i32 -0.106227, i7 54, i32 0.0164999, i7 55, i32 -0.0510238, i7 56, i32 -0.00667312, i7 57, i32 -0.0217862, i7 58, i32 -0.00603619, i7 59, i32 0.165763, i7 60, i32 -0.0483382, i7 61, i32 -0.0196987, i7 62, i32 -0.0156243, i7 63, i32 0.0136613, i7 64, i32 0.00166147, i7 65, i32 0.029301, i7 66, i32 0.0653937, i7 67, i32 0.0370055, i7 68, i32 -0.0486022, i7 69, i32 0.0706641, i7 70, i32 -0.120944, i7 71, i32 0.176227, i7 72, i32 0.000850115, i7 73, i32 -0.0369958, i7 74, i32 -0.0785255, i7 75, i32 -0.00619418, i7 76, i32 0.0142133, i7 77, i32 0.0377547, i7 78, i32 0.0483865, i7 79, i32 -0.00647675, i7 80, i32 -0.0030317, i7 81, i32 0.00633291, i7 82, i32 0.0769078, i7 83, i32 -0.0174785, i7 84, i32 -0.00508676, i7 85, i32 0.0100981, i7 86, i32 0.0163915, i7 87, i32 0.00968118, i7 88, i32 0.00231339, i7 89, i32 -0.0242656, i7 90, i32 -0.0013145, i7 91, i32 -0.0498977, i7 92, i32 -0.0138611, i7 93, i32 0.026559, i7 94, i32 0.0118579, i7 95, i32 -0.0119365, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 785 'sparsemux' 'tmp_347' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (1.18ns)   --->   "%tmp_348 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0609481, i7 1, i32 0.0043318, i7 2, i32 0.0354928, i7 3, i32 -0.037208, i7 4, i32 -0.114508, i7 5, i32 -0.0561051, i7 6, i32 -0.0725811, i7 7, i32 -0.00505108, i7 8, i32 0.0337446, i7 9, i32 0.035981, i7 10, i32 -0.0101763, i7 11, i32 -0.0415634, i7 12, i32 -0.0346996, i7 13, i32 0.0708795, i7 14, i32 0.0367595, i7 15, i32 -0.00223109, i7 16, i32 0.0265545, i7 17, i32 0.00231535, i7 18, i32 0.0223544, i7 19, i32 0.0694977, i7 20, i32 -0.089959, i7 21, i32 0.0263087, i7 22, i32 0.0332026, i7 23, i32 0.0109145, i7 24, i32 0.00015345, i7 25, i32 -0.0747162, i7 26, i32 0.0118299, i7 27, i32 -0.0927018, i7 28, i32 -0.0898382, i7 29, i32 -0.0070311, i7 30, i32 0.0699155, i7 31, i32 0.0267929, i7 32, i32 -0.0967416, i7 33, i32 0.0309751, i7 34, i32 -0.0926899, i7 35, i32 0.0906577, i7 36, i32 0.044204, i7 37, i32 -0.0762259, i7 38, i32 -0.0527718, i7 39, i32 0.00477941, i7 40, i32 -0.0725439, i7 41, i32 -0.187287, i7 42, i32 -0.00313083, i7 43, i32 -0.113588, i7 44, i32 0.09515, i7 45, i32 -0.0119059, i7 46, i32 -0.0166055, i7 47, i32 0.0900782, i7 48, i32 0.00274047, i7 49, i32 0.00880092, i7 50, i32 -0.0102027, i7 51, i32 -0.0214916, i7 52, i32 0.0270392, i7 53, i32 -0.0135763, i7 54, i32 0.00818345, i7 55, i32 -0.0518569, i7 56, i32 -0.00509752, i7 57, i32 -0.0184134, i7 58, i32 -0.016265, i7 59, i32 0.161868, i7 60, i32 -0.0327589, i7 61, i32 -0.0270035, i7 62, i32 -0.00321308, i7 63, i32 -0.00516181, i7 64, i32 0.00459794, i7 65, i32 0.0114224, i7 66, i32 0.0359578, i7 67, i32 0.125394, i7 68, i32 -0.0339986, i7 69, i32 0.0807092, i7 70, i32 -0.126798, i7 71, i32 0.161614, i7 72, i32 0.00230146, i7 73, i32 -0.0315088, i7 74, i32 -0.137225, i7 75, i32 0.0346865, i7 76, i32 -0.00245129, i7 77, i32 0.0803344, i7 78, i32 0.0450224, i7 79, i32 0.0268278, i7 80, i32 0.00704821, i7 81, i32 -0.022126, i7 82, i32 0.10585, i7 83, i32 -0.00886838, i7 84, i32 -0.00783374, i7 85, i32 0.010027, i7 86, i32 0.0320388, i7 87, i32 0.0294193, i7 88, i32 -0.00251822, i7 89, i32 -0.021784, i7 90, i32 -0.00186987, i7 91, i32 -0.0395621, i7 92, i32 0.00998107, i7 93, i32 0.03962, i7 94, i32 0.0200014, i7 95, i32 -0.0146469, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 786 'sparsemux' 'tmp_348' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (1.18ns)   --->   "%tmp_349 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0398149, i7 1, i32 0.010042, i7 2, i32 0.0453764, i7 3, i32 -0.0448894, i7 4, i32 -0.0905171, i7 5, i32 -0.0334461, i7 6, i32 -0.0777702, i7 7, i32 -0.00748428, i7 8, i32 0.0372718, i7 9, i32 -0.0263844, i7 10, i32 -0.0115433, i7 11, i32 0.0328994, i7 12, i32 -0.00513077, i7 13, i32 -0.0456512, i7 14, i32 0.0273229, i7 15, i32 -0.0124342, i7 16, i32 0.0422824, i7 17, i32 0.00106534, i7 18, i32 -0.00218064, i7 19, i32 0.0405715, i7 20, i32 -0.138373, i7 21, i32 0.0468483, i7 22, i32 0.0233462, i7 23, i32 -0.0124248, i7 24, i32 -0.00375504, i7 25, i32 -0.0508128, i7 26, i32 -0.00223869, i7 27, i32 -0.0234972, i7 28, i32 -0.018021, i7 29, i32 -0.00119656, i7 30, i32 0.000432695, i7 31, i32 0.0875007, i7 32, i32 -0.0467609, i7 33, i32 0.0580834, i7 34, i32 -0.0693204, i7 35, i32 0.0659429, i7 36, i32 -0.0492278, i7 37, i32 0.0780591, i7 38, i32 -0.0295325, i7 39, i32 0.00463309, i7 40, i32 -0.0738387, i7 41, i32 -0.157249, i7 42, i32 -0.0213774, i7 43, i32 -0.0999686, i7 44, i32 0.0503602, i7 45, i32 0.00826121, i7 46, i32 -0.0152969, i7 47, i32 -0.0426767, i7 48, i32 -0.00353074, i7 49, i32 0.000863844, i7 50, i32 -0.00578695, i7 51, i32 -0.0285653, i7 52, i32 -0.0551206, i7 53, i32 0.100172, i7 54, i32 0.00111149, i7 55, i32 -0.0433989, i7 56, i32 -0.00683114, i7 57, i32 -0.00625753, i7 58, i32 -0.0302019, i7 59, i32 0.127687, i7 60, i32 -0.0195573, i7 61, i32 -0.00420434, i7 62, i32 0.00388757, i7 63, i32 0.00496848, i7 64, i32 0.011537, i7 65, i32 -0.0142167, i7 66, i32 0.0256576, i7 67, i32 0.113807, i7 68, i32 -0.0268426, i7 69, i32 0.0721953, i7 70, i32 -0.131276, i7 71, i32 0.138139, i7 72, i32 0.00630681, i7 73, i32 -0.0188242, i7 74, i32 -0.160423, i7 75, i32 0.0977861, i7 76, i32 -0.021408, i7 77, i32 0.108505, i7 78, i32 0.0381415, i7 79, i32 -0.0192331, i7 80, i32 -0.000291951, i7 81, i32 -0.0419134, i7 82, i32 0.106339, i7 83, i32 0.00426384, i7 84, i32 -0.0031748, i7 85, i32 0.00795378, i7 86, i32 0.0382592, i7 87, i32 0.0395855, i7 88, i32 -0.00561146, i7 89, i32 -0.0204654, i7 90, i32 -0.00376202, i7 91, i32 -0.0384412, i7 92, i32 -0.00398249, i7 93, i32 0.0297808, i7 94, i32 0.0357496, i7 95, i32 -0.0179478, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 787 'sparsemux' 'tmp_349' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (1.18ns)   --->   "%tmp_350 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0145423, i7 1, i32 0.00419145, i7 2, i32 0.0354027, i7 3, i32 -0.0420362, i7 4, i32 -0.0141519, i7 5, i32 -0.0272526, i7 6, i32 -0.0608255, i7 7, i32 -0.00470015, i7 8, i32 0.00867203, i7 9, i32 -0.0069437, i7 10, i32 -0.0116187, i7 11, i32 -0.023205, i7 12, i32 -0.00765495, i7 13, i32 -0.0552844, i7 14, i32 0.0114374, i7 15, i32 -0.00905551, i7 16, i32 -0.0277525, i7 17, i32 -0.00279536, i7 18, i32 -0.00653544, i7 19, i32 0.00516153, i7 20, i32 -0.0606176, i7 21, i32 -0.0481295, i7 22, i32 0.0132219, i7 23, i32 0.00185273, i7 24, i32 0.000433632, i7 25, i32 -0.036339, i7 26, i32 -0.0184144, i7 27, i32 0.073626, i7 28, i32 0.0406021, i7 29, i32 0.00940204, i7 30, i32 -0.0303296, i7 31, i32 0.0174172, i7 32, i32 -0.00665018, i7 33, i32 0.0628305, i7 34, i32 -0.0219556, i7 35, i32 0.0311114, i7 36, i32 -0.0398172, i7 37, i32 0.0377344, i7 38, i32 -0.0184223, i7 39, i32 0.00896248, i7 40, i32 -0.0119468, i7 41, i32 0.0583126, i7 42, i32 -0.0133065, i7 43, i32 0.0291753, i7 44, i32 0.0287877, i7 45, i32 0.0307622, i7 46, i32 -0.000174369, i7 47, i32 0.0126944, i7 48, i32 -8.13269e-05, i7 49, i32 -2.95515e-05, i7 50, i32 0.014545, i7 51, i32 -0.0357888, i7 52, i32 0.0128683, i7 53, i32 0.135865, i7 54, i32 -0.00174037, i7 55, i32 -0.0309725, i7 56, i32 -0.00398361, i7 57, i32 0.00116627, i7 58, i32 -0.0405984, i7 59, i32 0.0880225, i7 60, i32 -0.00225203, i7 61, i32 7.46114e-05, i7 62, i32 0.00806046, i7 63, i32 0.0124074, i7 64, i32 0.00153033, i7 65, i32 -0.0291054, i7 66, i32 0.0160576, i7 67, i32 -0.0926697, i7 68, i32 -0.0221857, i7 69, i32 0.0506314, i7 70, i32 -0.116747, i7 71, i32 0.114267, i7 72, i32 0.00755153, i7 73, i32 -0.0128638, i7 74, i32 -0.133066, i7 75, i32 0.118437, i7 76, i32 -0.025332, i7 77, i32 0.116349, i7 78, i32 0.0321355, i7 79, i32 -0.00368515, i7 80, i32 -0.0119182, i7 81, i32 -0.030836, i7 82, i32 0.0678311, i7 83, i32 0.0184453, i7 84, i32 -0.00782379, i7 85, i32 0.0022448, i7 86, i32 0.0198785, i7 87, i32 0.0312465, i7 88, i32 -0.00119588, i7 89, i32 -0.0137642, i7 90, i32 -0.00328118, i7 91, i32 -0.0247831, i7 92, i32 -0.000492377, i7 93, i32 0.01629, i7 94, i32 0.0468684, i7 95, i32 -0.023761, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 788 'sparsemux' 'tmp_350' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 789 [1/1] (1.18ns)   --->   "%tmp_351 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0142153, i7 1, i32 0.00454742, i7 2, i32 0.0481515, i7 3, i32 -0.0398762, i7 4, i32 0.0344689, i7 5, i32 -0.0237531, i7 6, i32 -0.0699967, i7 7, i32 -0.00427785, i7 8, i32 -0.0397212, i7 9, i32 0.00747243, i7 10, i32 -0.00675821, i7 11, i32 0.00908068, i7 12, i32 -0.00264118, i7 13, i32 0.0129495, i7 14, i32 -0.00307651, i7 15, i32 -0.0431607, i7 16, i32 0.000209953, i7 17, i32 -0.00690502, i7 18, i32 -0.00887717, i7 19, i32 -0.0176118, i7 20, i32 0.0125622, i7 21, i32 0.0213401, i7 22, i32 0.00610414, i7 23, i32 -0.000120446, i7 24, i32 -0.0034751, i7 25, i32 -0.0216268, i7 26, i32 -0.0215263, i7 27, i32 0.0511403, i7 28, i32 0.066903, i7 29, i32 0.011397, i7 30, i32 -0.0358408, i7 31, i32 -0.0710862, i7 32, i32 0.0338321, i7 33, i32 0.0763039, i7 34, i32 -0.0063577, i7 35, i32 -0.000849647, i7 36, i32 0.00347119, i7 37, i32 -0.019889, i7 38, i32 -0.00127376, i7 39, i32 0.00547512, i7 40, i32 0.0168475, i7 41, i32 0.0673229, i7 42, i32 -0.0131306, i7 43, i32 0.0598189, i7 44, i32 0.0209921, i7 45, i32 0.042229, i7 46, i32 0.0223887, i7 47, i32 -0.00193238, i7 48, i32 0.00431352, i7 49, i32 0.00290192, i7 50, i32 0.0167567, i7 51, i32 -0.0306175, i7 52, i32 0.0175101, i7 53, i32 0.0556268, i7 54, i32 -0.00189052, i7 55, i32 -0.0164, i7 56, i32 -0.0137375, i7 57, i32 -0.00125588, i7 58, i32 -0.0481838, i7 59, i32 0.0529765, i7 60, i32 0.00620373, i7 61, i32 -0.0055359, i7 62, i32 0.0111484, i7 63, i32 0.0242052, i7 64, i32 -0.00141847, i7 65, i32 -0.0531853, i7 66, i32 0.0114731, i7 67, i32 -0.00922809, i7 68, i32 -0.0104738, i7 69, i32 0.0405885, i7 70, i32 -0.108222, i7 71, i32 0.0722023, i7 72, i32 -0.00546076, i7 73, i32 -0.0119635, i7 74, i32 -0.0835354, i7 75, i32 0.0742917, i7 76, i32 -0.0201817, i7 77, i32 0.114989, i7 78, i32 0.0293504, i7 79, i32 0.00213685, i7 80, i32 -0.00562888, i7 81, i32 -0.021046, i7 82, i32 0.00550088, i7 83, i32 0.0240587, i7 84, i32 -0.0071359, i7 85, i32 -0.0139444, i7 86, i32 0.0122826, i7 87, i32 0.0366906, i7 88, i32 0.00042895, i7 89, i32 -0.0172781, i7 90, i32 0.000599632, i7 91, i32 -0.0205966, i7 92, i32 -0.00120775, i7 93, i32 0.0164597, i7 94, i32 0.032811, i7 95, i32 -0.031041, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 789 'sparsemux' 'tmp_351' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (1.18ns)   --->   "%tmp_352 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0037329, i7 1, i32 -0.0122932, i7 2, i32 0.0109424, i7 3, i32 0.0696534, i7 4, i32 -0.0168831, i7 5, i32 0.0298445, i7 6, i32 -0.0666252, i7 7, i32 -0.0307445, i7 8, i32 -0.0117088, i7 9, i32 0.000315871, i7 10, i32 0.0113404, i7 11, i32 -0.0280073, i7 12, i32 0.0166792, i7 13, i32 -0.0694833, i7 14, i32 0.00392701, i7 15, i32 -0.00755857, i7 16, i32 0.0049587, i7 17, i32 0.00023046, i7 18, i32 0.0215108, i7 19, i32 -0.00496203, i7 20, i32 0.0108964, i7 21, i32 -0.00527106, i7 22, i32 -0.00195538, i7 23, i32 0.00725692, i7 24, i32 0.104589, i7 25, i32 -0.0482864, i7 26, i32 -0.0576714, i7 27, i32 0.0107318, i7 28, i32 0.0429644, i7 29, i32 0.00511311, i7 30, i32 -0.0120086, i7 31, i32 -0.0291632, i7 32, i32 0.00519083, i7 33, i32 -0.0103058, i7 34, i32 0.0557013, i7 35, i32 0.0370288, i7 36, i32 0.0147929, i7 37, i32 -0.0085715, i7 38, i32 0.00592887, i7 39, i32 0.00117472, i7 40, i32 0.00846332, i7 41, i32 -0.0226076, i7 42, i32 -0.0310519, i7 43, i32 9.99e-05, i7 44, i32 0.0526683, i7 45, i32 -0.0638415, i7 46, i32 0.0231864, i7 47, i32 -0.00228143, i7 48, i32 -0.0186881, i7 49, i32 0.0116515, i7 50, i32 -0.0617499, i7 51, i32 0.0105421, i7 52, i32 -0.00446915, i7 53, i32 -0.0346531, i7 54, i32 0.0148156, i7 55, i32 0.0379975, i7 56, i32 -0.00914215, i7 57, i32 -0.0224041, i7 58, i32 0.0285959, i7 59, i32 0.0397017, i7 60, i32 -0.0645014, i7 61, i32 -0.00450468, i7 62, i32 0.00725906, i7 63, i32 -0.0204836, i7 64, i32 -0.0112573, i7 65, i32 -0.0758844, i7 66, i32 0.0595403, i7 67, i32 -0.000676045, i7 68, i32 -0.0871845, i7 69, i32 -0.0256739, i7 70, i32 -0.00407138, i7 71, i32 0.0364732, i7 72, i32 0.00175168, i7 73, i32 -0.074635, i7 74, i32 0.0329509, i7 75, i32 -0.0367742, i7 76, i32 0.0566904, i7 77, i32 -0.066578, i7 78, i32 0.0507053, i7 79, i32 -0.0117614, i7 80, i32 0.000553819, i7 81, i32 0.00427762, i7 82, i32 -0.003398, i7 83, i32 0.0337651, i7 84, i32 0.00958976, i7 85, i32 0.031923, i7 86, i32 -0.00828732, i7 87, i32 -0.0162239, i7 88, i32 0.000358608, i7 89, i32 -0.0252275, i7 90, i32 0.00467076, i7 91, i32 -0.0494298, i7 92, i32 -0.000342282, i7 93, i32 -0.000133768, i7 94, i32 -0.00628061, i7 95, i32 0.00403954, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 790 'sparsemux' 'tmp_352' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (1.18ns)   --->   "%tmp_353 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00983647, i7 1, i32 0.0103324, i7 2, i32 0.0193769, i7 3, i32 0.0571795, i7 4, i32 0.00113078, i7 5, i32 0.0436037, i7 6, i32 -0.0586142, i7 7, i32 0.0474948, i7 8, i32 -0.0269461, i7 9, i32 -0.000405451, i7 10, i32 0.00730528, i7 11, i32 0.0161447, i7 12, i32 0.0116143, i7 13, i32 0.0630253, i7 14, i32 -0.00407405, i7 15, i32 0.00208181, i7 16, i32 -0.00065989, i7 17, i32 0.00712333, i7 18, i32 -0.0474323, i7 19, i32 -0.0026377, i7 20, i32 0.0137829, i7 21, i32 -0.00318055, i7 22, i32 -0.00848972, i7 23, i32 -0.00829822, i7 24, i32 0.0544242, i7 25, i32 -0.060029, i7 26, i32 -0.0167581, i7 27, i32 0.00333987, i7 28, i32 0.0567358, i7 29, i32 -0.0142781, i7 30, i32 -0.0088734, i7 31, i32 0.0450308, i7 32, i32 5.93144e-05, i7 33, i32 -0.0339222, i7 34, i32 0.0452734, i7 35, i32 0.0254391, i7 36, i32 0.0281684, i7 37, i32 -0.0265243, i7 38, i32 -0.000134416, i7 39, i32 -0.00317676, i7 40, i32 0.00775268, i7 41, i32 0.00932241, i7 42, i32 -0.0102079, i7 43, i32 -0.0239802, i7 44, i32 0.08714, i7 45, i32 -0.0611056, i7 46, i32 0.00822951, i7 47, i32 0.00149556, i7 48, i32 -0.0038068, i7 49, i32 -0.0519442, i7 50, i32 -0.099385, i7 51, i32 0.0150878, i7 52, i32 -0.00378766, i7 53, i32 -0.0452653, i7 54, i32 -0.0305525, i7 55, i32 0.0363478, i7 56, i32 -0.00635543, i7 57, i32 -0.024809, i7 58, i32 0.0219823, i7 59, i32 0.0363216, i7 60, i32 -0.0656208, i7 61, i32 0.00823857, i7 62, i32 0.00615784, i7 63, i32 -0.0146678, i7 64, i32 -0.00317135, i7 65, i32 -0.0503724, i7 66, i32 0.0821177, i7 67, i32 -0.00943891, i7 68, i32 -0.0850096, i7 69, i32 -0.00608298, i7 70, i32 -0.0242174, i7 71, i32 0.0643891, i7 72, i32 -0.00673403, i7 73, i32 -0.0703274, i7 74, i32 0.0581821, i7 75, i32 -0.0249214, i7 76, i32 0.0289794, i7 77, i32 -0.05723, i7 78, i32 0.0456255, i7 79, i32 -0.00390268, i7 80, i32 0.00995915, i7 81, i32 -0.000788543, i7 82, i32 -0.00796655, i7 83, i32 0.0245648, i7 84, i32 0.0129842, i7 85, i32 0.00698145, i7 86, i32 -0.0117386, i7 87, i32 -0.02351, i7 88, i32 -0.00288694, i7 89, i32 -0.0244803, i7 90, i32 0.00874627, i7 91, i32 -0.0404095, i7 92, i32 0.00113987, i7 93, i32 0.0141066, i7 94, i32 -0.000619625, i7 95, i32 0.00934062, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 791 'sparsemux' 'tmp_353' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (1.18ns)   --->   "%tmp_354 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00876359, i7 1, i32 0.0273324, i7 2, i32 0.0222265, i7 3, i32 0.0606219, i7 4, i32 0.037047, i7 5, i32 0.0609097, i7 6, i32 -0.0843193, i7 7, i32 0.0711087, i7 8, i32 -0.0418792, i7 9, i32 -0.00337276, i7 10, i32 0.0139147, i7 11, i32 0.0624004, i7 12, i32 0.00287448, i7 13, i32 0.13313, i7 14, i32 -0.0124215, i7 15, i32 0.00450646, i7 16, i32 0.0107263, i7 17, i32 0.0111498, i7 18, i32 -0.013498, i7 19, i32 -0.0202564, i7 20, i32 0.0123435, i7 21, i32 0.048007, i7 22, i32 -0.0084077, i7 23, i32 0.00424483, i7 24, i32 0.0350514, i7 25, i32 -0.087267, i7 26, i32 -0.000199124, i7 27, i32 0.00315583, i7 28, i32 0.0303603, i7 29, i32 -0.0328806, i7 30, i32 -0.0012482, i7 31, i32 0.0547702, i7 32, i32 -0.0140883, i7 33, i32 -0.0621421, i7 34, i32 0.0516081, i7 35, i32 0.0183748, i7 36, i32 -0.0335862, i7 37, i32 0.0147808, i7 38, i32 0.00305581, i7 39, i32 -0.00109693, i7 40, i32 -0.0189382, i7 41, i32 0.0369389, i7 42, i32 -0.00444445, i7 43, i32 0.00346894, i7 44, i32 0.132149, i7 45, i32 -0.0678587, i7 46, i32 0.0096208, i7 47, i32 -0.000675455, i7 48, i32 -0.000417246, i7 49, i32 -0.0466802, i7 50, i32 -0.121026, i7 51, i32 0.00727842, i7 52, i32 0.00325354, i7 53, i32 0.0127387, i7 54, i32 -0.0421678, i7 55, i32 0.0223434, i7 56, i32 -0.0118066, i7 57, i32 -0.0244748, i7 58, i32 0.0237198, i7 59, i32 0.0459617, i7 60, i32 -0.0728028, i7 61, i32 0.0132481, i7 62, i32 0.000976246, i7 63, i32 -0.0101161, i7 64, i32 -0.0146682, i7 65, i32 -0.0314504, i7 66, i32 0.104767, i7 67, i32 -0.00203465, i7 68, i32 -0.0953539, i7 69, i32 0.0109295, i7 70, i32 -0.0399968, i7 71, i32 0.0944693, i7 72, i32 -0.00637563, i7 73, i32 -0.0599661, i7 74, i32 0.0730895, i7 75, i32 -0.0257975, i7 76, i32 0.0356788, i7 77, i32 -0.0543235, i7 78, i32 0.0430312, i7 79, i32 0.00611257, i7 80, i32 0.00818031, i7 81, i32 0.00998874, i7 82, i32 -0.0102077, i7 83, i32 0.0224065, i7 84, i32 0.00950084, i7 85, i32 0.0121154, i7 86, i32 0.00187397, i7 87, i32 -0.0409998, i7 88, i32 0.00213798, i7 89, i32 -0.0254057, i7 90, i32 0.00365165, i7 91, i32 -0.0510624, i7 92, i32 -0.000570602, i7 93, i32 0.0213955, i7 94, i32 0.00131811, i7 95, i32 0.00568994, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 792 'sparsemux' 'tmp_354' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 793 [1/1] (1.18ns)   --->   "%tmp_355 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00513789, i7 1, i32 0.0131374, i7 2, i32 0.0491521, i7 3, i32 0.0522689, i7 4, i32 0.0773852, i7 5, i32 0.081277, i7 6, i32 -0.0977485, i7 7, i32 0.0398809, i7 8, i32 -0.0461187, i7 9, i32 -0.0132861, i7 10, i32 0.0222178, i7 11, i32 -0.0961492, i7 12, i32 -0.0151875, i7 13, i32 0.00727555, i7 14, i32 -0.027716, i7 15, i32 0.00499617, i7 16, i32 0.0259307, i7 17, i32 0.0139864, i7 18, i32 0.059345, i7 19, i32 -0.0541205, i7 20, i32 -0.0115907, i7 21, i32 -0.0567297, i7 22, i32 -0.00338117, i7 23, i32 0.00411008, i7 24, i32 0.0249754, i7 25, i32 -0.0988943, i7 26, i32 0.0163588, i7 27, i32 -0.00581726, i7 28, i32 0.0135491, i7 29, i32 -0.0688811, i7 30, i32 0.00829106, i7 31, i32 0.0143532, i7 32, i32 -0.0182885, i7 33, i32 -0.0811976, i7 34, i32 0.00801786, i7 35, i32 0.02127, i7 36, i32 -0.0547446, i7 37, i32 0.069388, i7 38, i32 0.0122938, i7 39, i32 0.0133418, i7 40, i32 -0.0494835, i7 41, i32 0.0275833, i7 42, i32 -0.00068107, i7 43, i32 0.0995202, i7 44, i32 0.151089, i7 45, i32 -0.0822926, i7 46, i32 -0.000841667, i7 47, i32 -0.0182327, i7 48, i32 -0.00181517, i7 49, i32 -0.00573048, i7 50, i32 -0.0882245, i7 51, i32 0.0151735, i7 52, i32 -0.0088843, i7 53, i32 0.0551304, i7 54, i32 -0.010952, i7 55, i32 0.00428808, i7 56, i32 -0.0103421, i7 57, i32 -0.0277285, i7 58, i32 0.0325991, i7 59, i32 0.0606806, i7 60, i32 -0.0766982, i7 61, i32 0.0091908, i7 62, i32 0.000450198, i7 63, i32 -0.00270453, i7 64, i32 -0.0190817, i7 65, i32 -0.0114395, i7 66, i32 0.118626, i7 67, i32 0.0160798, i7 68, i32 -0.102935, i7 69, i32 0.0343968, i7 70, i32 -0.0622068, i7 71, i32 0.13669, i7 72, i32 -0.00904846, i7 73, i32 -0.0493721, i7 74, i32 0.0637759, i7 75, i32 -0.0231554, i7 76, i32 0.0330634, i7 77, i32 -0.0426425, i7 78, i32 0.0457668, i7 79, i32 -0.00598234, i7 80, i32 0.00235952, i7 81, i32 0.0209793, i7 82, i32 -0.00903496, i7 83, i32 0.0116611, i7 84, i32 0.00268586, i7 85, i32 0.0126841, i7 86, i32 -0.000615094, i7 87, i32 -0.0456484, i7 88, i32 0.00439446, i7 89, i32 -0.0291262, i7 90, i32 0.00334355, i7 91, i32 -0.0647269, i7 92, i32 0.00606204, i7 93, i32 0.024517, i7 94, i32 -0.00265691, i7 95, i32 -0.00316526, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 793 'sparsemux' 'tmp_355' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (1.18ns)   --->   "%tmp_356 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.0011988, i7 1, i32 0.00548623, i7 2, i32 0.0704632, i7 3, i32 0.0382455, i7 4, i32 0.0964661, i7 5, i32 0.0915302, i7 6, i32 -0.101655, i7 7, i32 0.00110464, i7 8, i32 -0.0363895, i7 9, i32 0.00613549, i7 10, i32 0.018137, i7 11, i32 -0.0272477, i7 12, i32 -0.024181, i7 13, i32 -0.0611174, i7 14, i32 -0.0330931, i7 15, i32 -0.00812295, i7 16, i32 -0.0146715, i7 17, i32 0.00776915, i7 18, i32 -0.00182815, i7 19, i32 -0.0293044, i7 20, i32 -0.0269117, i7 21, i32 -0.00546528, i7 22, i32 -0.00206868, i7 23, i32 -0.0117115, i7 24, i32 0.01243, i7 25, i32 -0.104428, i7 26, i32 0.0222542, i7 27, i32 0.0215742, i7 28, i32 -0.0181628, i7 29, i32 -0.0976249, i7 30, i32 0.0562618, i7 31, i32 -0.0719612, i7 32, i32 -0.0388367, i7 33, i32 -0.0752976, i7 34, i32 -0.0350378, i7 35, i32 0.0221629, i7 36, i32 -0.0220723, i7 37, i32 0.0224148, i7 38, i32 0.0113115, i7 39, i32 0.0152933, i7 40, i32 -0.0263306, i7 41, i32 0.0311991, i7 42, i32 0.00412896, i7 43, i32 0.124521, i7 44, i32 0.162259, i7 45, i32 -0.0694603, i7 46, i32 -0.0017495, i7 47, i32 0.0340129, i7 48, i32 -0.00060665, i7 49, i32 0.0234713, i7 50, i32 -0.0512725, i7 51, i32 0.00927217, i7 52, i32 0.00744501, i7 53, i32 0.00266523, i7 54, i32 0.0110941, i7 55, i32 -0.00698976, i7 56, i32 -0.0141862, i7 57, i32 -0.0240305, i7 58, i32 0.0261128, i7 59, i32 0.0965748, i7 60, i32 -0.0788883, i7 61, i32 -0.00573354, i7 62, i32 -0.0140626, i7 63, i32 0.00472336, i7 64, i32 -0.0229655, i7 65, i32 -0.00354456, i7 66, i32 0.115945, i7 67, i32 0.0345496, i7 68, i32 -0.0991662, i7 69, i32 0.0524726, i7 70, i32 -0.0882063, i7 71, i32 0.168936, i7 72, i32 -0.00789115, i7 73, i32 -0.0383639, i7 74, i32 0.0268372, i7 75, i32 -0.0188303, i7 76, i32 0.0257948, i7 77, i32 -0.0316824, i7 78, i32 0.0515796, i7 79, i32 -0.0102294, i7 80, i32 -0.00462256, i7 81, i32 0.013138, i7 82, i32 -0.010451, i7 83, i32 0.00556431, i7 84, i32 0.00238112, i7 85, i32 0.00243168, i7 86, i32 -0.00479142, i7 87, i32 -0.0279681, i7 88, i32 0.0109477, i7 89, i32 -0.0270086, i7 90, i32 0.00184409, i7 91, i32 -0.0677484, i7 92, i32 0.00374684, i7 93, i32 0.0316923, i7 94, i32 -0.00594899, i7 95, i32 -0.00492479, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 794 'sparsemux' 'tmp_356' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (1.18ns)   --->   "%tmp_357 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 -0.00835396, i7 1, i32 0.00813722, i7 2, i32 0.0684605, i7 3, i32 0.0144745, i7 4, i32 0.0752825, i7 5, i32 0.0980099, i7 6, i32 -0.115659, i7 7, i32 -0.0411809, i7 8, i32 -0.00428251, i7 9, i32 0.00973355, i7 10, i32 0.0132777, i7 11, i32 0.095392, i7 12, i32 -0.00435222, i7 13, i32 -0.0582169, i7 14, i32 -0.0303157, i7 15, i32 -0.00744909, i7 16, i32 -0.0478338, i7 17, i32 0.00680917, i7 18, i32 -0.0365953, i7 19, i32 0.000846314, i7 20, i32 -0.0622445, i7 21, i32 0.0547936, i7 22, i32 -0.0089696, i7 23, i32 0.00976868, i7 24, i32 0.00778153, i7 25, i32 -0.0962531, i7 26, i32 0.022686, i7 27, i32 0.0502201, i7 28, i32 -0.0804459, i7 29, i32 -0.100588, i7 30, i32 0.0772637, i7 31, i32 -0.104669, i7 32, i32 -0.0705388, i7 33, i32 -0.0531004, i7 34, i32 -0.053953, i7 35, i32 0.0204062, i7 36, i32 0.00378074, i7 37, i32 -0.083113, i7 38, i32 0.0226625, i7 39, i32 0.012119, i7 40, i32 0.0668235, i7 41, i32 -0.0365576, i7 42, i32 -0.00619452, i7 43, i32 0.0326408, i7 44, i32 0.154965, i7 45, i32 -0.0558634, i7 46, i32 -0.0150895, i7 47, i32 0.00322822, i7 48, i32 -0.00341036, i7 49, i32 0.0232562, i7 50, i32 -0.0327039, i7 51, i32 0.0062931, i7 52, i32 -0.00634214, i7 53, i32 -0.0627778, i7 54, i32 0.0353956, i7 55, i32 -0.0178044, i7 56, i32 -0.015181, i7 57, i32 -0.0260197, i7 58, i32 0.0137086, i7 59, i32 0.133613, i7 60, i32 -0.0650756, i7 61, i32 0.00204525, i7 62, i32 -0.0170911, i7 63, i32 0.0113951, i7 64, i32 -0.0205474, i7 65, i32 0.00205677, i7 66, i32 0.107999, i7 67, i32 0.0346818, i7 68, i32 -0.0799985, i7 69, i32 0.0714313, i7 70, i32 -0.104118, i7 71, i32 0.180444, i7 72, i32 -0.0109136, i7 73, i32 -0.0345029, i7 74, i32 -0.0226192, i7 75, i32 -0.0119915, i7 76, i32 0.0323461, i7 77, i32 -0.011927, i7 78, i32 0.050454, i7 79, i32 -0.00622276, i7 80, i32 -0.0113183, i7 81, i32 0.00754214, i7 82, i32 -0.000108439, i7 83, i32 -0.00248068, i7 84, i32 -0.0054892, i7 85, i32 0.00284982, i7 86, i32 0.00114848, i7 87, i32 -0.00904655, i7 88, i32 0.0126803, i7 89, i32 -0.0244065, i7 90, i32 -0.00293436, i7 91, i32 -0.0708463, i7 92, i32 -0.0304538, i7 93, i32 0.0384373, i7 94, i32 -0.000348125, i7 95, i32 -0.00800763, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 795 'sparsemux' 'tmp_357' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 796 [1/1] (1.18ns)   --->   "%tmp_358 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0014261, i7 1, i32 0.00962361, i7 2, i32 0.0663072, i7 3, i32 -0.00341263, i7 4, i32 -0.000330999, i7 5, i32 0.0994479, i7 6, i32 -0.117594, i7 7, i32 -0.0245152, i7 8, i32 0.0289621, i7 9, i32 -0.0061998, i7 10, i32 0.0097486, i7 11, i32 -0.0183469, i7 12, i32 0.0178796, i7 13, i32 -0.0432831, i7 14, i32 -0.0171611, i7 15, i32 -0.012629, i7 16, i32 -0.00820308, i7 17, i32 0.010368, i7 18, i32 -0.00259526, i7 19, i32 0.0589581, i7 20, i32 -0.066018, i7 21, i32 -0.0653206, i7 22, i32 -0.0116079, i7 23, i32 -0.00580206, i7 24, i32 0.0113681, i7 25, i32 -0.0584569, i7 26, i32 0.0210611, i7 27, i32 0.00169879, i7 28, i32 -0.112471, i7 29, i32 -0.0899374, i7 30, i32 0.0558364, i7 31, i32 -0.000702346, i7 32, i32 -0.0965759, i7 33, i32 -0.0356827, i7 34, i32 -0.0639361, i7 35, i32 0.0458847, i7 36, i32 0.0866987, i7 37, i32 -0.070307, i7 38, i32 0.0224288, i7 39, i32 0.0174764, i7 40, i32 0.0922321, i7 41, i32 -0.112335, i7 42, i32 -0.00642307, i7 43, i32 -0.0183765, i7 44, i32 0.118282, i7 45, i32 -0.0321815, i7 46, i32 -0.0224299, i7 47, i32 -0.0498761, i7 48, i32 0.00371604, i7 49, i32 0.00819694, i7 50, i32 -0.0168902, i7 51, i32 0.00230355, i7 52, i32 0.018954, i7 53, i32 -0.0533349, i7 54, i32 0.0162532, i7 55, i32 -0.026609, i7 56, i32 -0.0175612, i7 57, i32 -0.0216852, i7 58, i32 -0.00242278, i7 59, i32 0.156194, i7 60, i32 -0.0572259, i7 61, i32 -0.0278552, i7 62, i32 -0.0136675, i7 63, i32 0.00186172, i7 64, i32 -0.0152384, i7 65, i32 -0.00135718, i7 66, i32 0.0862329, i7 67, i32 0.0398267, i7 68, i32 -0.062852, i7 69, i32 0.0816727, i7 70, i32 -0.110795, i7 71, i32 0.182411, i7 72, i32 -0.013625, i7 73, i32 -0.037454, i7 74, i32 -0.0627932, i7 75, i32 -0.0019908, i7 76, i32 0.0217731, i7 77, i32 0.0269489, i7 78, i32 0.0490329, i7 79, i32 0.00874772, i7 80, i32 -0.0119849, i7 81, i32 0.0125608, i7 82, i32 0.0115097, i7 83, i32 0.000260205, i7 84, i32 -0.00244568, i7 85, i32 0.00922411, i7 86, i32 0.0230321, i7 87, i32 0.0038804, i7 88, i32 0.00585388, i7 89, i32 -0.0202538, i7 90, i32 -0.00240883, i7 91, i32 -0.069133, i7 92, i32 0.00945742, i7 93, i32 0.0418096, i7 94, i32 0.00503176, i7 95, i32 -0.00664097, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 796 'sparsemux' 'tmp_358' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (1.18ns)   --->   "%tmp_359 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0290904, i7 1, i32 0.00336273, i7 2, i32 0.0597816, i7 3, i32 -0.00665199, i7 4, i32 -0.0535121, i7 5, i32 0.0798068, i7 6, i32 -0.114124, i7 7, i32 -0.00405073, i7 8, i32 0.0495085, i7 9, i32 -0.0132503, i7 10, i32 0.00481861, i7 11, i32 -0.00996984, i7 12, i32 0.00744119, i7 13, i32 0.0114106, i7 14, i32 0.0126488, i7 15, i32 -0.0159402, i7 16, i32 0.0245753, i7 17, i32 0.00759, i7 18, i32 0.0121148, i7 19, i32 0.0775676, i7 20, i32 -0.0149287, i7 21, i32 0.0145648, i7 22, i32 -0.00358875, i7 23, i32 -0.00308093, i7 24, i32 0.00602825, i7 25, i32 -0.0546653, i7 26, i32 0.0179854, i7 27, i32 -0.052047, i7 28, i32 -0.0984597, i7 29, i32 -0.061271, i7 30, i32 0.00153633, i7 31, i32 0.0290946, i7 32, i32 -0.10681, i7 33, i32 0.00720798, i7 34, i32 -0.0478085, i7 35, i32 0.0523961, i7 36, i32 0.0740251, i7 37, i32 0.0680033, i7 38, i32 0.00929352, i7 39, i32 0.0156278, i7 40, i32 0.0016827, i7 41, i32 -0.0478279, i7 42, i32 0.000732046, i7 43, i32 -0.0910523, i7 44, i32 0.0883356, i7 45, i32 -0.00222847, i7 46, i32 -0.0250928, i7 47, i32 0.046324, i7 48, i32 0.000992445, i7 49, i32 0.00695761, i7 50, i32 -0.00785096, i7 51, i32 -0.00183381, i7 52, i32 0.0102181, i7 53, i32 0.0240988, i7 54, i32 0.00849644, i7 55, i32 -0.0278028, i7 56, i32 -0.0142048, i7 57, i32 -0.0152902, i7 58, i32 -0.0175145, i7 59, i32 0.156996, i7 60, i32 -0.038878, i7 61, i32 -0.0187354, i7 62, i32 -0.00336486, i7 63, i32 -0.0116946, i7 64, i32 -0.0139798, i7 65, i32 -0.0136983, i7 66, i32 0.0641597, i7 67, i32 0.0692767, i7 68, i32 -0.0503248, i7 69, i32 0.085478, i7 70, i32 -0.117109, i7 71, i32 0.169745, i7 72, i32 -0.00986433, i7 73, i32 -0.0306572, i7 74, i32 -0.095201, i7 75, i32 0.0170411, i7 76, i32 0.00725982, i7 77, i32 0.0613112, i7 78, i32 0.0403393, i7 79, i32 -0.0140786, i7 80, i32 -0.00132654, i7 81, i32 -0.00827088, i7 82, i32 0.0233223, i7 83, i32 0.00681727, i7 84, i32 -0.00503949, i7 85, i32 0.00525599, i7 86, i32 0.0328433, i7 87, i32 0.0158906, i7 88, i32 -0.00603463, i7 89, i32 -0.0237847, i7 90, i32 0.00247947, i7 91, i32 -0.063506, i7 92, i32 0.00183577, i7 93, i32 0.0381601, i7 94, i32 0.00999566, i7 95, i32 -0.011514, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 797 'sparsemux' 'tmp_359' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 798 [1/1] (1.18ns)   --->   "%tmp_360 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0448891, i7 1, i32 0.000687866, i7 2, i32 0.0620152, i7 3, i32 -0.0178818, i7 4, i32 -0.0712365, i7 5, i32 0.0773728, i7 6, i32 -0.101005, i7 7, i32 -0.00734384, i7 8, i32 0.0524636, i7 9, i32 0.0183381, i7 10, i32 0.00457487, i7 11, i32 0.0101271, i7 12, i32 0.011912, i7 13, i32 0.0405882, i7 14, i32 0.0254745, i7 15, i32 -0.0285532, i7 16, i32 0.0312216, i7 17, i32 0.00271594, i7 18, i32 0.0186249, i7 19, i32 0.0214546, i7 20, i32 0.0374824, i7 21, i32 0.0396095, i7 22, i32 0.000629669, i7 23, i32 0.00389392, i7 24, i32 0.00131705, i7 25, i32 -0.0361972, i7 26, i32 0.00123666, i7 27, i32 -0.0764519, i7 28, i32 -0.0338955, i7 29, i32 -0.0480268, i7 30, i32 -0.0362213, i7 31, i32 0.0950529, i7 32, i32 -0.0976366, i7 33, i32 0.0411595, i7 34, i32 -0.0353385, i7 35, i32 0.0640548, i7 36, i32 -0.0221878, i7 37, i32 0.0407998, i7 38, i32 0.0050844, i7 39, i32 0.0189614, i7 40, i32 -0.0427589, i7 41, i32 0.0811386, i7 42, i32 -0.0136068, i7 43, i32 -0.0785471, i7 44, i32 0.0566307, i7 45, i32 0.0275482, i7 46, i32 -0.0198264, i7 47, i32 -0.0127304, i7 48, i32 -0.00653103, i7 49, i32 0.00582763, i7 50, i32 0.00317174, i7 51, i32 -0.00791017, i7 52, i32 -0.0372616, i7 53, i32 0.0902847, i7 54, i32 0.00436638, i7 55, i32 -0.0202832, i7 56, i32 -0.0168364, i7 57, i32 -0.00886246, i7 58, i32 -0.0310328, i7 59, i32 0.137698, i7 60, i32 -0.0294899, i7 61, i32 0.000344073, i7 62, i32 0.00760565, i7 63, i32 -0.00679976, i7 64, i32 -0.00248018, i7 65, i32 -0.0325213, i7 66, i32 0.0496034, i7 67, i32 -0.019363, i7 68, i32 -0.0399689, i7 69, i32 0.0710265, i7 70, i32 -0.121191, i7 71, i32 0.147453, i7 72, i32 -0.011712, i7 73, i32 -0.0198605, i7 74, i32 -0.124272, i7 75, i32 0.05027, i7 76, i32 -0.0134315, i7 77, i32 0.0829704, i7 78, i32 0.0423083, i7 79, i32 -0.000860739, i7 80, i32 0.00152636, i7 81, i32 -0.020842, i7 82, i32 0.0244069, i7 83, i32 0.0202529, i7 84, i32 -0.00932193, i7 85, i32 0.000125722, i7 86, i32 0.0305867, i7 87, i32 0.0306677, i7 88, i32 -0.00697379, i7 89, i32 -0.0191086, i7 90, i32 0.00381373, i7 91, i32 -0.0585345, i7 92, i32 -0.0157511, i7 93, i32 0.0249452, i7 94, i32 0.017779, i7 95, i32 -0.010133, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 798 'sparsemux' 'tmp_360' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 799 [1/1] (1.18ns)   --->   "%tmp_361 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.042553, i7 1, i32 0.000413559, i7 2, i32 0.0477826, i7 3, i32 -0.0194144, i7 4, i32 -0.0335977, i7 5, i32 0.0614944, i7 6, i32 -0.0814932, i7 7, i32 -0.00291209, i7 8, i32 0.0286405, i7 9, i32 0.00168909, i7 10, i32 0.00432472, i7 11, i32 -0.0204979, i7 12, i32 0.0101561, i7 13, i32 0.00378486, i7 14, i32 0.0219907, i7 15, i32 -0.0234432, i7 16, i32 -0.0171447, i7 17, i32 -0.00078175, i7 18, i32 -0.00349696, i7 19, i32 0.00526693, i7 20, i32 0.0374021, i7 21, i32 -0.0490367, i7 22, i32 0.00466257, i7 23, i32 -0.00559699, i7 24, i32 0.00146004, i7 25, i32 -0.0139484, i7 26, i32 -0.0112527, i7 27, i32 -0.03081, i7 28, i32 0.0154296, i7 29, i32 -0.0247469, i7 30, i32 -0.0359411, i7 31, i32 0.0402156, i7 32, i32 -0.068365, i7 33, i32 0.0465644, i7 34, i32 -0.0194046, i7 35, i32 0.0488583, i7 36, i32 -0.0445659, i7 37, i32 -0.022527, i7 38, i32 -0.00123061, i7 39, i32 0.0177364, i7 40, i32 -0.0354215, i7 41, i32 0.0591616, i7 42, i32 -0.0121512, i7 43, i32 0.0146018, i7 44, i32 0.0367615, i7 45, i32 0.0618448, i7 46, i32 0.0102112, i7 47, i32 0.00196943, i7 48, i32 -0.0049787, i7 49, i32 0.00906029, i7 50, i32 0.00704169, i7 51, i32 -0.00935676, i7 52, i32 0.0325237, i7 53, i32 0.0631114, i7 54, i32 0.00670628, i7 55, i32 -0.013079, i7 56, i32 -0.0151506, i7 57, i32 -0.000861448, i7 58, i32 -0.0374457, i7 59, i32 0.102919, i7 60, i32 -0.0123163, i7 61, i32 -0.00731822, i7 62, i32 0.00654814, i7 63, i32 0.00487543, i7 64, i32 0.00431724, i7 65, i32 -0.0469364, i7 66, i32 0.0318567, i7 67, i32 -0.0711172, i7 68, i32 -0.0285135, i7 69, i32 0.0518691, i7 70, i32 -0.111565, i7 71, i32 0.123093, i7 72, i32 -0.0112154, i7 73, i32 -0.0138133, i7 74, i32 -0.100412, i7 75, i32 0.0621212, i7 76, i32 -0.0245341, i7 77, i32 0.0929355, i7 78, i32 0.0343386, i7 79, i32 0.0100317, i7 80, i32 -0.00381456, i7 81, i32 -0.0157855, i7 82, i32 0.00747481, i7 83, i32 0.0260506, i7 84, i32 -0.0108386, i7 85, i32 -0.00629617, i7 86, i32 0.0189204, i7 87, i32 0.0286555, i7 88, i32 -0.0016384, i7 89, i32 -0.0166132, i7 90, i32 -0.000188225, i7 91, i32 -0.0469721, i7 92, i32 0.00408971, i7 93, i32 0.0212906, i7 94, i32 0.0237825, i7 95, i32 -0.0118199, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 799 'sparsemux' 'tmp_361' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 800 [1/1] (1.18ns)   --->   "%tmp_362 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.96float.float.i7, i7 0, i32 0.0241182, i7 1, i32 0.00674745, i7 2, i32 0.0374522, i7 3, i32 -0.0239247, i7 4, i32 0.023495, i7 5, i32 0.0445488, i7 6, i32 -0.0762125, i7 7, i32 -0.00676654, i7 8, i32 -0.0338307, i7 9, i32 -0.00874527, i7 10, i32 0.00559769, i7 11, i32 0.0119714, i7 12, i32 0.00855479, i7 13, i32 -0.0145791, i7 14, i32 0.0141516, i7 15, i32 -0.0551141, i7 16, i32 0.00464224, i7 17, i32 -0.00745789, i7 18, i32 -0.00263478, i7 19, i32 -0.0195518, i7 20, i32 0.00263945, i7 21, i32 0.0126048, i7 22, i32 0.00594426, i7 23, i32 0.000538137, i7 24, i32 0.000808241, i7 25, i32 -0.00965281, i7 26, i32 -0.012453, i7 27, i32 0.043611, i7 28, i32 0.0518423, i7 29, i32 -0.0133023, i7 30, i32 -0.0230282, i7 31, i32 -0.0487791, i7 32, i32 -0.0226781, i7 33, i32 0.0613508, i7 34, i32 -0.014619, i7 35, i32 0.0375489, i7 36, i32 -0.011093, i7 37, i32 -0.00654416, i7 38, i32 -0.00280059, i7 39, i32 0.0177598, i7 40, i32 -0.00541917, i7 41, i32 -0.0300593, i7 42, i32 -0.0116669, i7 43, i32 0.0484728, i7 44, i32 0.0242402, i7 45, i32 0.0730304, i7 46, i32 0.033347, i7 47, i32 -0.0062881, i7 48, i32 0.00286002, i7 49, i32 0.0083365, i7 50, i32 0.0129932, i7 51, i32 -0.0102933, i7 52, i32 -0.00321354, i7 53, i32 -0.0246306, i7 54, i32 0.00705114, i7 55, i32 -0.0012059, i7 56, i32 -0.0228099, i7 57, i32 -0.0078586, i7 58, i32 -0.0478845, i7 59, i32 0.0666667, i7 60, i32 -0.00552503, i7 61, i32 -0.00750047, i7 62, i32 0.00915112, i7 63, i32 0.0137908, i7 64, i32 -0.00794226, i7 65, i32 -0.0685913, i7 66, i32 0.0253066, i7 67, i32 0.0561946, i7 68, i32 -0.0224697, i7 69, i32 0.0416311, i7 70, i32 -0.108756, i7 71, i32 0.0740816, i7 72, i32 -0.0255255, i7 73, i32 -0.0155048, i7 74, i32 -0.0640402, i7 75, i32 0.0391325, i7 76, i32 -0.0194481, i7 77, i32 0.103393, i7 78, i32 0.0299868, i7 79, i32 -0.00964342, i7 80, i32 -0.0107585, i7 81, i32 -0.00357481, i7 82, i32 -0.0259724, i7 83, i32 0.0281213, i7 84, i32 -0.0151057, i7 85, i32 -0.0188998, i7 86, i32 0.00924635, i7 87, i32 0.0418324, i7 88, i32 0.00174593, i7 89, i32 -0.0170125, i7 90, i32 0.00127347, i7 91, i32 -0.0495203, i7 92, i32 -0.00210628, i7 93, i32 0.0168646, i7 94, i32 0.0186988, i7 95, i32 -0.0208247, i32 <undef>, i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 800 'sparsemux' 'tmp_362' <Predicate = (!icmp_ln212)> <Delay = 1.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 801 [1/1] (0.42ns)   --->   "%store_ln212 = store i7 %add_ln212, i7 %batch" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212]   --->   Operation 801 'store' 'store_ln212' <Predicate = (!icmp_ln212)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 802 [3/3] (7.01ns)   --->   "%lm = fmul i32 %window_3D_load_reload_read, i32 %tmp_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 802 'fmul' 'lm' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [3/3] (7.01ns)   --->   "%lm_1 = fmul i32 %window_3D_1_load_reload_read, i32 %tmp_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 803 'fmul' 'lm_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 804 [3/3] (7.01ns)   --->   "%lm_2 = fmul i32 %window_3D_2_load_reload_read, i32 %tmp_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 804 'fmul' 'lm_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [3/3] (7.01ns)   --->   "%lm_3 = fmul i32 %window_3D_3_load_reload_read, i32 %tmp_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 805 'fmul' 'lm_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [3/3] (7.01ns)   --->   "%lm_4 = fmul i32 %window_3D_4_load_reload_read, i32 %tmp_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 806 'fmul' 'lm_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [3/3] (7.01ns)   --->   "%lm_5 = fmul i32 %window_3D_5_load_reload_read, i32 %tmp_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 807 'fmul' 'lm_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [3/3] (7.01ns)   --->   "%lm_6 = fmul i32 %window_3D_6_load_reload_read, i32 %tmp_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 808 'fmul' 'lm_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 809 [3/3] (7.01ns)   --->   "%lm_7 = fmul i32 %window_3D_7_load_reload_read, i32 %tmp_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 809 'fmul' 'lm_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [3/3] (7.01ns)   --->   "%lm_8 = fmul i32 %window_3D_8_load_reload_read, i32 %tmp_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 810 'fmul' 'lm_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [3/3] (7.01ns)   --->   "%lm_9 = fmul i32 %window_3D_9_load_reload_read, i32 %tmp_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 811 'fmul' 'lm_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [3/3] (7.01ns)   --->   "%lm_s = fmul i32 %window_3D_10_load_reload_read, i32 %tmp_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 812 'fmul' 'lm_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [3/3] (7.01ns)   --->   "%lm_10 = fmul i32 %window_3D_11_load_reload_read, i32 %tmp_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 813 'fmul' 'lm_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [3/3] (7.01ns)   --->   "%lm_11 = fmul i32 %window_3D_12_load_reload_read, i32 %tmp_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 814 'fmul' 'lm_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [3/3] (7.01ns)   --->   "%lm_12 = fmul i32 %window_3D_13_load_reload_read, i32 %tmp_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 815 'fmul' 'lm_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [3/3] (7.01ns)   --->   "%lm_13 = fmul i32 %window_3D_14_load_reload_read, i32 %tmp_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 816 'fmul' 'lm_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 817 [3/3] (7.01ns)   --->   "%lm_14 = fmul i32 %window_3D_15_load_reload_read, i32 %tmp_15" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 817 'fmul' 'lm_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [3/3] (7.01ns)   --->   "%lm_15 = fmul i32 %window_3D_16_load_reload_read, i32 %tmp_16" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 818 'fmul' 'lm_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [3/3] (7.01ns)   --->   "%lm_16 = fmul i32 %window_3D_17_load_reload_read, i32 %tmp_17" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 819 'fmul' 'lm_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [3/3] (7.01ns)   --->   "%lm_17 = fmul i32 %window_3D_18_load_reload_read, i32 %tmp_18" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 820 'fmul' 'lm_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [3/3] (7.01ns)   --->   "%lm_18 = fmul i32 %window_3D_19_load_reload_read, i32 %tmp_19" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 821 'fmul' 'lm_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [3/3] (7.01ns)   --->   "%lm_19 = fmul i32 %window_3D_20_load_reload_read, i32 %tmp_20" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 822 'fmul' 'lm_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [3/3] (7.01ns)   --->   "%lm_20 = fmul i32 %window_3D_21_load_reload_read, i32 %tmp_21" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 823 'fmul' 'lm_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [3/3] (7.01ns)   --->   "%lm_21 = fmul i32 %window_3D_22_load_reload_read, i32 %tmp_22" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 824 'fmul' 'lm_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [3/3] (7.01ns)   --->   "%lm_22 = fmul i32 %window_3D_23_load_reload_read, i32 %tmp_23" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 825 'fmul' 'lm_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [3/3] (7.01ns)   --->   "%lm_23 = fmul i32 %window_3D_24_load_reload_read, i32 %tmp_24" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 826 'fmul' 'lm_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [3/3] (7.01ns)   --->   "%lm_24 = fmul i32 %window_3D_25_load_reload_read, i32 %tmp_25" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 827 'fmul' 'lm_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [3/3] (7.01ns)   --->   "%lm_25 = fmul i32 %window_3D_26_load_reload_read, i32 %tmp_26" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 828 'fmul' 'lm_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [3/3] (7.01ns)   --->   "%lm_26 = fmul i32 %window_3D_27_load_reload_read, i32 %tmp_27" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 829 'fmul' 'lm_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [3/3] (7.01ns)   --->   "%lm_27 = fmul i32 %window_3D_28_load_reload_read, i32 %tmp_28" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 830 'fmul' 'lm_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [3/3] (7.01ns)   --->   "%lm_28 = fmul i32 %window_3D_29_load_reload_read, i32 %tmp_29" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 831 'fmul' 'lm_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 832 [3/3] (7.01ns)   --->   "%lm_29 = fmul i32 %window_3D_30_load_reload_read, i32 %tmp_30" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 832 'fmul' 'lm_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [3/3] (7.01ns)   --->   "%lm_30 = fmul i32 %window_3D_31_load_reload_read, i32 %tmp_31" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 833 'fmul' 'lm_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [3/3] (7.01ns)   --->   "%lm_31 = fmul i32 %window_3D_32_load_reload_read, i32 %tmp_32" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 834 'fmul' 'lm_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 835 [3/3] (7.01ns)   --->   "%lm_32 = fmul i32 %window_3D_33_load_reload_read, i32 %tmp_33" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 835 'fmul' 'lm_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [3/3] (7.01ns)   --->   "%lm_33 = fmul i32 %window_3D_34_load_reload_read, i32 %tmp_34" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 836 'fmul' 'lm_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [3/3] (7.01ns)   --->   "%lm_34 = fmul i32 %window_3D_35_load_reload_read, i32 %tmp_35" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 837 'fmul' 'lm_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [3/3] (7.01ns)   --->   "%lm_35 = fmul i32 %window_3D_36_load_reload_read, i32 %tmp_36" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 838 'fmul' 'lm_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [3/3] (7.01ns)   --->   "%lm_36 = fmul i32 %window_3D_37_load_reload_read, i32 %tmp_37" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 839 'fmul' 'lm_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [3/3] (7.01ns)   --->   "%lm_37 = fmul i32 %window_3D_38_load_reload_read, i32 %tmp_38" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 840 'fmul' 'lm_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [3/3] (7.01ns)   --->   "%lm_38 = fmul i32 %window_3D_39_load_reload_read, i32 %tmp_39" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 841 'fmul' 'lm_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [3/3] (7.01ns)   --->   "%lm_39 = fmul i32 %window_3D_40_load_reload_read, i32 %tmp_40" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 842 'fmul' 'lm_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [3/3] (7.01ns)   --->   "%lm_40 = fmul i32 %window_3D_41_load_reload_read, i32 %tmp_41" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 843 'fmul' 'lm_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [3/3] (7.01ns)   --->   "%lm_41 = fmul i32 %window_3D_42_load_reload_read, i32 %tmp_42" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 844 'fmul' 'lm_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [3/3] (7.01ns)   --->   "%lm_42 = fmul i32 %window_3D_43_load_reload_read, i32 %tmp_43" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 845 'fmul' 'lm_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [3/3] (7.01ns)   --->   "%lm_43 = fmul i32 %window_3D_44_load_reload_read, i32 %tmp_44" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 846 'fmul' 'lm_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [3/3] (7.01ns)   --->   "%lm_44 = fmul i32 %window_3D_45_load_reload_read, i32 %tmp_45" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 847 'fmul' 'lm_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [3/3] (7.01ns)   --->   "%lm_45 = fmul i32 %window_3D_46_load_reload_read, i32 %tmp_46" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 848 'fmul' 'lm_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [3/3] (7.01ns)   --->   "%lm_46 = fmul i32 %window_3D_47_load_reload_read, i32 %tmp_47" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 849 'fmul' 'lm_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [3/3] (7.01ns)   --->   "%lm_47 = fmul i32 %window_3D_48_load_reload_read, i32 %tmp_48" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 850 'fmul' 'lm_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [3/3] (7.01ns)   --->   "%lm_48 = fmul i32 %window_3D_49_load_reload_read, i32 %tmp_49" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 851 'fmul' 'lm_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [3/3] (7.01ns)   --->   "%lm_49 = fmul i32 %window_3D_50_load_reload_read, i32 %tmp_50" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 852 'fmul' 'lm_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [3/3] (7.01ns)   --->   "%lm_50 = fmul i32 %window_3D_51_load_reload_read, i32 %tmp_51" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 853 'fmul' 'lm_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [3/3] (7.01ns)   --->   "%lm_51 = fmul i32 %window_3D_52_load_reload_read, i32 %tmp_52" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 854 'fmul' 'lm_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [3/3] (7.01ns)   --->   "%lm_52 = fmul i32 %window_3D_53_load_reload_read, i32 %tmp_53" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 855 'fmul' 'lm_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [3/3] (7.01ns)   --->   "%lm_53 = fmul i32 %window_3D_54_load_reload_read, i32 %tmp_54" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 856 'fmul' 'lm_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 857 [3/3] (7.01ns)   --->   "%lm_54 = fmul i32 %window_3D_55_load_reload_read, i32 %tmp_55" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 857 'fmul' 'lm_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [3/3] (7.01ns)   --->   "%lm_55 = fmul i32 %window_3D_56_load_reload_read, i32 %tmp_56" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 858 'fmul' 'lm_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [3/3] (7.01ns)   --->   "%lm_56 = fmul i32 %window_3D_57_load_reload_read, i32 %tmp_57" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 859 'fmul' 'lm_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [3/3] (7.01ns)   --->   "%lm_57 = fmul i32 %window_3D_58_load_reload_read, i32 %tmp_58" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 860 'fmul' 'lm_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [3/3] (7.01ns)   --->   "%lm_58 = fmul i32 %window_3D_59_load_reload_read, i32 %tmp_59" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 861 'fmul' 'lm_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [3/3] (7.01ns)   --->   "%lm_59 = fmul i32 %window_3D_60_load_reload_read, i32 %tmp_60" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 862 'fmul' 'lm_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [3/3] (7.01ns)   --->   "%lm_60 = fmul i32 %window_3D_61_load_reload_read, i32 %tmp_61" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 863 'fmul' 'lm_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [3/3] (7.01ns)   --->   "%lm_61 = fmul i32 %window_3D_62_load_reload_read, i32 %tmp_62" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 864 'fmul' 'lm_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [3/3] (7.01ns)   --->   "%lm_62 = fmul i32 %window_3D_63_load_reload_read, i32 %tmp_63" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 865 'fmul' 'lm_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [3/3] (7.01ns)   --->   "%lm_63 = fmul i32 %window_3D_64_load_reload_read, i32 %tmp_64" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 866 'fmul' 'lm_63' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 867 [3/3] (7.01ns)   --->   "%lm_64 = fmul i32 %window_3D_65_load_reload_read, i32 %tmp_65" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 867 'fmul' 'lm_64' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [3/3] (7.01ns)   --->   "%lm_65 = fmul i32 %window_3D_66_load_reload_read, i32 %tmp_66" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 868 'fmul' 'lm_65' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [3/3] (7.01ns)   --->   "%lm_66 = fmul i32 %window_3D_67_load_reload_read, i32 %tmp_67" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 869 'fmul' 'lm_66' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [3/3] (7.01ns)   --->   "%lm_67 = fmul i32 %window_3D_68_load_reload_read, i32 %tmp_68" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 870 'fmul' 'lm_67' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [3/3] (7.01ns)   --->   "%lm_68 = fmul i32 %window_3D_69_load_reload_read, i32 %tmp_69" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 871 'fmul' 'lm_68' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [3/3] (7.01ns)   --->   "%lm_69 = fmul i32 %window_3D_70_load_reload_read, i32 %tmp_70" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 872 'fmul' 'lm_69' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [3/3] (7.01ns)   --->   "%lm_70 = fmul i32 %window_3D_71_load_reload_read, i32 %tmp_71" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 873 'fmul' 'lm_70' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [3/3] (7.01ns)   --->   "%lm_71 = fmul i32 %window_3D_72_load_reload_read, i32 %tmp_72" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 874 'fmul' 'lm_71' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [3/3] (7.01ns)   --->   "%lm_72 = fmul i32 %window_3D_73_load_reload_read, i32 %tmp_73" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 875 'fmul' 'lm_72' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [3/3] (7.01ns)   --->   "%lm_73 = fmul i32 %window_3D_74_load_reload_read, i32 %tmp_74" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 876 'fmul' 'lm_73' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [3/3] (7.01ns)   --->   "%lm_74 = fmul i32 %window_3D_75_load_reload_read, i32 %tmp_75" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 877 'fmul' 'lm_74' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [3/3] (7.01ns)   --->   "%lm_75 = fmul i32 %window_3D_76_load_reload_read, i32 %tmp_76" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 878 'fmul' 'lm_75' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [3/3] (7.01ns)   --->   "%lm_76 = fmul i32 %window_3D_77_load_reload_read, i32 %tmp_77" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 879 'fmul' 'lm_76' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [3/3] (7.01ns)   --->   "%lm_77 = fmul i32 %window_3D_78_load_reload_read, i32 %tmp_78" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 880 'fmul' 'lm_77' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 881 [3/3] (7.01ns)   --->   "%lm_78 = fmul i32 %window_3D_79_load_reload_read, i32 %tmp_79" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 881 'fmul' 'lm_78' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [3/3] (7.01ns)   --->   "%lm_79 = fmul i32 %window_3D_80_load_reload_read, i32 %tmp_80" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 882 'fmul' 'lm_79' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [3/3] (7.01ns)   --->   "%lm_80 = fmul i32 %window_3D_81_load_reload_read, i32 %tmp_81" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 883 'fmul' 'lm_80' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [3/3] (7.01ns)   --->   "%lm_81 = fmul i32 %window_3D_82_load_reload_read, i32 %tmp_82" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 884 'fmul' 'lm_81' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [3/3] (7.01ns)   --->   "%lm_82 = fmul i32 %window_3D_83_load_reload_read, i32 %tmp_83" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 885 'fmul' 'lm_82' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [3/3] (7.01ns)   --->   "%lm_83 = fmul i32 %window_3D_84_load_reload_read, i32 %tmp_84" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 886 'fmul' 'lm_83' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [3/3] (7.01ns)   --->   "%lm_84 = fmul i32 %window_3D_85_load_reload_read, i32 %tmp_85" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 887 'fmul' 'lm_84' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 888 [3/3] (7.01ns)   --->   "%lm_85 = fmul i32 %window_3D_86_load_reload_read, i32 %tmp_86" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 888 'fmul' 'lm_85' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 889 [3/3] (7.01ns)   --->   "%lm_86 = fmul i32 %window_3D_87_load_reload_read, i32 %tmp_87" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 889 'fmul' 'lm_86' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [3/3] (7.01ns)   --->   "%lm_87 = fmul i32 %window_3D_88_load_reload_read, i32 %tmp_88" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 890 'fmul' 'lm_87' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [3/3] (7.01ns)   --->   "%lm_88 = fmul i32 %window_3D_89_load_reload_read, i32 %tmp_89" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 891 'fmul' 'lm_88' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [3/3] (7.01ns)   --->   "%lm_89 = fmul i32 %window_3D_90_load_reload_read, i32 %tmp_90" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 892 'fmul' 'lm_89' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [3/3] (7.01ns)   --->   "%lm_90 = fmul i32 %window_3D_91_load_reload_read, i32 %tmp_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 893 'fmul' 'lm_90' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [3/3] (7.01ns)   --->   "%lm_91 = fmul i32 %window_3D_92_load_reload_read, i32 %tmp_92" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 894 'fmul' 'lm_91' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [3/3] (7.01ns)   --->   "%lm_92 = fmul i32 %window_3D_93_load_reload_read, i32 %tmp_93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 895 'fmul' 'lm_92' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [3/3] (7.01ns)   --->   "%lm_93 = fmul i32 %window_3D_94_load_reload_read, i32 %tmp_94" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 896 'fmul' 'lm_93' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [3/3] (7.01ns)   --->   "%lm_94 = fmul i32 %window_3D_95_load_reload_read, i32 %tmp_95" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 897 'fmul' 'lm_94' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [3/3] (7.01ns)   --->   "%lm_95 = fmul i32 %window_3D_96_load_reload_read, i32 %tmp_96" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 898 'fmul' 'lm_95' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 899 [3/3] (7.01ns)   --->   "%lm_96 = fmul i32 %window_3D_97_load_reload_read, i32 %tmp_97" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 899 'fmul' 'lm_96' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [3/3] (7.01ns)   --->   "%lm_97 = fmul i32 %window_3D_98_load_reload_read, i32 %tmp_98" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 900 'fmul' 'lm_97' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [3/3] (7.01ns)   --->   "%lm_98 = fmul i32 %window_3D_99_load_reload_read, i32 %tmp_99" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 901 'fmul' 'lm_98' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [3/3] (7.01ns)   --->   "%lm_99 = fmul i32 %window_3D_100_load_reload_read, i32 %tmp_100" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 902 'fmul' 'lm_99' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [3/3] (7.01ns)   --->   "%lm_100 = fmul i32 %window_3D_101_load_reload_read, i32 %tmp_101" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 903 'fmul' 'lm_100' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [3/3] (7.01ns)   --->   "%lm_101 = fmul i32 %window_3D_102_load_reload_read, i32 %tmp_102" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 904 'fmul' 'lm_101' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [3/3] (7.01ns)   --->   "%lm_102 = fmul i32 %window_3D_103_load_reload_read, i32 %tmp_103" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 905 'fmul' 'lm_102' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [3/3] (7.01ns)   --->   "%lm_103 = fmul i32 %window_3D_104_load_reload_read, i32 %tmp_104" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 906 'fmul' 'lm_103' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [3/3] (7.01ns)   --->   "%lm_104 = fmul i32 %window_3D_105_load_reload_read, i32 %tmp_105" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 907 'fmul' 'lm_104' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [3/3] (7.01ns)   --->   "%lm_105 = fmul i32 %window_3D_106_load_reload_read, i32 %tmp_106" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 908 'fmul' 'lm_105' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [3/3] (7.01ns)   --->   "%lm_106 = fmul i32 %window_3D_107_load_reload_read, i32 %tmp_107" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 909 'fmul' 'lm_106' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [3/3] (7.01ns)   --->   "%lm_107 = fmul i32 %window_3D_108_load_reload_read, i32 %tmp_108" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 910 'fmul' 'lm_107' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [3/3] (7.01ns)   --->   "%lm_108 = fmul i32 %window_3D_109_load_reload_read, i32 %tmp_109" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 911 'fmul' 'lm_108' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [3/3] (7.01ns)   --->   "%lm_109 = fmul i32 %window_3D_110_load_reload_read, i32 %tmp_110" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 912 'fmul' 'lm_109' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 913 [3/3] (7.01ns)   --->   "%lm_110 = fmul i32 %window_3D_111_load_reload_read, i32 %tmp_111" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 913 'fmul' 'lm_110' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 914 [3/3] (7.01ns)   --->   "%lm_111 = fmul i32 %window_3D_112_load_reload_read, i32 %tmp_112" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 914 'fmul' 'lm_111' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [3/3] (7.01ns)   --->   "%lm_112 = fmul i32 %window_3D_113_load_reload_read, i32 %tmp_113" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 915 'fmul' 'lm_112' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 916 [3/3] (7.01ns)   --->   "%lm_113 = fmul i32 %window_3D_114_load_reload_read, i32 %tmp_114" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 916 'fmul' 'lm_113' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 917 [3/3] (7.01ns)   --->   "%lm_114 = fmul i32 %window_3D_115_load_reload_read, i32 %tmp_115" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 917 'fmul' 'lm_114' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [3/3] (7.01ns)   --->   "%lm_115 = fmul i32 %window_3D_116_load_reload_read, i32 %tmp_116" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 918 'fmul' 'lm_115' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [3/3] (7.01ns)   --->   "%lm_116 = fmul i32 %window_3D_117_load_reload_read, i32 %tmp_117" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 919 'fmul' 'lm_116' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 920 [3/3] (7.01ns)   --->   "%lm_117 = fmul i32 %window_3D_118_load_reload_read, i32 %tmp_118" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 920 'fmul' 'lm_117' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [3/3] (7.01ns)   --->   "%lm_118 = fmul i32 %window_3D_119_load_reload_read, i32 %tmp_119" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 921 'fmul' 'lm_118' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 922 [3/3] (7.01ns)   --->   "%lm_119 = fmul i32 %window_3D_120_load_reload_read, i32 %tmp_120" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 922 'fmul' 'lm_119' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 923 [3/3] (7.01ns)   --->   "%lm_120 = fmul i32 %window_3D_121_load_reload_read, i32 %tmp_121" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 923 'fmul' 'lm_120' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [3/3] (7.01ns)   --->   "%lm_121 = fmul i32 %window_3D_122_load_reload_read, i32 %tmp_122" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 924 'fmul' 'lm_121' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 925 [3/3] (7.01ns)   --->   "%lm_122 = fmul i32 %window_3D_123_load_reload_read, i32 %tmp_123" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 925 'fmul' 'lm_122' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [3/3] (7.01ns)   --->   "%lm_123 = fmul i32 %window_3D_124_load_reload_read, i32 %tmp_124" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 926 'fmul' 'lm_123' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 927 [3/3] (7.01ns)   --->   "%lm_124 = fmul i32 %window_3D_125_load_reload_read, i32 %tmp_125" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 927 'fmul' 'lm_124' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 928 [3/3] (7.01ns)   --->   "%lm_125 = fmul i32 %window_3D_126_load_reload_read, i32 %tmp_126" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 928 'fmul' 'lm_125' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [3/3] (7.01ns)   --->   "%lm_126 = fmul i32 %window_3D_127_load_reload_read, i32 %tmp_127" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 929 'fmul' 'lm_126' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 930 [3/3] (7.01ns)   --->   "%lm_127 = fmul i32 %window_3D_128_load_reload_read, i32 %tmp_128" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 930 'fmul' 'lm_127' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [3/3] (7.01ns)   --->   "%lm_128 = fmul i32 %window_3D_129_load_reload_read, i32 %tmp_129" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 931 'fmul' 'lm_128' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 932 [3/3] (7.01ns)   --->   "%lm_129 = fmul i32 %window_3D_130_load_reload_read, i32 %tmp_130" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 932 'fmul' 'lm_129' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [3/3] (7.01ns)   --->   "%lm_130 = fmul i32 %window_3D_131_load_reload_read, i32 %tmp_131" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 933 'fmul' 'lm_130' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 934 [3/3] (7.01ns)   --->   "%lm_131 = fmul i32 %window_3D_132_load_reload_read, i32 %tmp_132" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 934 'fmul' 'lm_131' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 935 [3/3] (7.01ns)   --->   "%lm_132 = fmul i32 %window_3D_133_load_reload_read, i32 %tmp_133" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 935 'fmul' 'lm_132' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [3/3] (7.01ns)   --->   "%lm_133 = fmul i32 %window_3D_134_load_reload_read, i32 %tmp_134" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 936 'fmul' 'lm_133' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 937 [3/3] (7.01ns)   --->   "%lm_134 = fmul i32 %window_3D_135_load_reload_read, i32 %tmp_135" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 937 'fmul' 'lm_134' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [3/3] (7.01ns)   --->   "%lm_135 = fmul i32 %window_3D_136_load_reload_read, i32 %tmp_136" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 938 'fmul' 'lm_135' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 939 [3/3] (7.01ns)   --->   "%lm_136 = fmul i32 %window_3D_137_load_reload_read, i32 %tmp_137" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 939 'fmul' 'lm_136' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [3/3] (7.01ns)   --->   "%lm_137 = fmul i32 %window_3D_138_load_reload_read, i32 %tmp_138" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 940 'fmul' 'lm_137' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 941 [3/3] (7.01ns)   --->   "%lm_138 = fmul i32 %window_3D_139_load_reload_read, i32 %tmp_139" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 941 'fmul' 'lm_138' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 942 [3/3] (7.01ns)   --->   "%lm_139 = fmul i32 %window_3D_140_load_reload_read, i32 %tmp_140" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 942 'fmul' 'lm_139' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [3/3] (7.01ns)   --->   "%lm_140 = fmul i32 %window_3D_141_load_reload_read, i32 %tmp_141" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 943 'fmul' 'lm_140' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 944 [3/3] (7.01ns)   --->   "%lm_141 = fmul i32 %window_3D_142_load_reload_read, i32 %tmp_142" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 944 'fmul' 'lm_141' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [3/3] (7.01ns)   --->   "%lm_142 = fmul i32 %window_3D_143_load_reload_read, i32 %tmp_143" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 945 'fmul' 'lm_142' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 946 [3/3] (7.01ns)   --->   "%lm_143 = fmul i32 %window_3D_144_load_reload_read, i32 %tmp_144" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 946 'fmul' 'lm_143' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 947 [3/3] (7.01ns)   --->   "%lm_144 = fmul i32 %window_3D_145_load_reload_read, i32 %tmp_145" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 947 'fmul' 'lm_144' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [3/3] (7.01ns)   --->   "%lm_145 = fmul i32 %window_3D_146_load_reload_read, i32 %tmp_146" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 948 'fmul' 'lm_145' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 949 [3/3] (7.01ns)   --->   "%lm_146 = fmul i32 %window_3D_147_load_reload_read, i32 %tmp_147" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 949 'fmul' 'lm_146' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 950 [3/3] (7.01ns)   --->   "%lm_147 = fmul i32 %window_3D_148_load_reload_read, i32 %tmp_148" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 950 'fmul' 'lm_147' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 951 [3/3] (7.01ns)   --->   "%lm_148 = fmul i32 %window_3D_149_load_reload_read, i32 %tmp_149" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 951 'fmul' 'lm_148' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 952 [3/3] (7.01ns)   --->   "%lm_149 = fmul i32 %window_3D_150_load_reload_read, i32 %tmp_150" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 952 'fmul' 'lm_149' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 953 [3/3] (7.01ns)   --->   "%lm_150 = fmul i32 %window_3D_151_load_reload_read, i32 %tmp_151" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 953 'fmul' 'lm_150' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 954 [3/3] (7.01ns)   --->   "%lm_151 = fmul i32 %window_3D_152_load_reload_read, i32 %tmp_152" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 954 'fmul' 'lm_151' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [3/3] (7.01ns)   --->   "%lm_152 = fmul i32 %window_3D_153_load_reload_read, i32 %tmp_153" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 955 'fmul' 'lm_152' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 956 [3/3] (7.01ns)   --->   "%lm_153 = fmul i32 %window_3D_154_load_reload_read, i32 %tmp_154" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 956 'fmul' 'lm_153' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 957 [3/3] (7.01ns)   --->   "%lm_154 = fmul i32 %window_3D_155_load_reload_read, i32 %tmp_155" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 957 'fmul' 'lm_154' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 958 [3/3] (7.01ns)   --->   "%lm_155 = fmul i32 %window_3D_156_load_reload_read, i32 %tmp_156" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 958 'fmul' 'lm_155' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 959 [3/3] (7.01ns)   --->   "%lm_156 = fmul i32 %window_3D_157_load_reload_read, i32 %tmp_157" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 959 'fmul' 'lm_156' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [3/3] (7.01ns)   --->   "%lm_157 = fmul i32 %window_3D_158_load_reload_read, i32 %tmp_158" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 960 'fmul' 'lm_157' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 961 [3/3] (7.01ns)   --->   "%lm_158 = fmul i32 %window_3D_159_load_reload_read, i32 %tmp_159" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 961 'fmul' 'lm_158' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [3/3] (7.01ns)   --->   "%lm_159 = fmul i32 %window_3D_160_load_reload_read, i32 %tmp_160" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 962 'fmul' 'lm_159' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 963 [3/3] (7.01ns)   --->   "%lm_160 = fmul i32 %window_3D_161_load_reload_read, i32 %tmp_161" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 963 'fmul' 'lm_160' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 964 [3/3] (7.01ns)   --->   "%lm_161 = fmul i32 %window_3D_162_load_reload_read, i32 %tmp_162" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 964 'fmul' 'lm_161' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 965 [3/3] (7.01ns)   --->   "%lm_162 = fmul i32 %window_3D_163_load_reload_read, i32 %tmp_163" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 965 'fmul' 'lm_162' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 966 [3/3] (7.01ns)   --->   "%lm_163 = fmul i32 %window_3D_164_load_reload_read, i32 %tmp_164" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 966 'fmul' 'lm_163' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 967 [3/3] (7.01ns)   --->   "%lm_164 = fmul i32 %window_3D_165_load_reload_read, i32 %tmp_165" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 967 'fmul' 'lm_164' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 968 [3/3] (7.01ns)   --->   "%lm_165 = fmul i32 %window_3D_166_load_reload_read, i32 %tmp_166" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 968 'fmul' 'lm_165' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [3/3] (7.01ns)   --->   "%lm_166 = fmul i32 %window_3D_167_load_reload_read, i32 %tmp_167" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 969 'fmul' 'lm_166' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 970 [3/3] (7.01ns)   --->   "%lm_167 = fmul i32 %window_3D_168_load_reload_read, i32 %tmp_168" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 970 'fmul' 'lm_167' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 971 [3/3] (7.01ns)   --->   "%lm_168 = fmul i32 %window_3D_169_load_reload_read, i32 %tmp_169" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 971 'fmul' 'lm_168' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [3/3] (7.01ns)   --->   "%lm_169 = fmul i32 %window_3D_170_load_reload_read, i32 %tmp_170" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 972 'fmul' 'lm_169' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [3/3] (7.01ns)   --->   "%lm_170 = fmul i32 %window_3D_171_load_reload_read, i32 %tmp_171" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 973 'fmul' 'lm_170' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 974 [3/3] (7.01ns)   --->   "%lm_171 = fmul i32 %window_3D_172_load_reload_read, i32 %tmp_172" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 974 'fmul' 'lm_171' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [3/3] (7.01ns)   --->   "%lm_172 = fmul i32 %window_3D_173_load_reload_read, i32 %tmp_173" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 975 'fmul' 'lm_172' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 976 [3/3] (7.01ns)   --->   "%lm_173 = fmul i32 %window_3D_174_load_reload_read, i32 %tmp_174" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 976 'fmul' 'lm_173' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [3/3] (7.01ns)   --->   "%lm_174 = fmul i32 %window_3D_175_load_reload_read, i32 %tmp_175" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 977 'fmul' 'lm_174' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [3/3] (7.01ns)   --->   "%lm_175 = fmul i32 %window_3D_176_load_reload_read, i32 %tmp_176" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 978 'fmul' 'lm_175' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 979 [3/3] (7.01ns)   --->   "%lm_176 = fmul i32 %window_3D_177_load_reload_read, i32 %tmp_177" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 979 'fmul' 'lm_176' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 980 [3/3] (7.01ns)   --->   "%lm_177 = fmul i32 %window_3D_178_load_reload_read, i32 %tmp_178" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 980 'fmul' 'lm_177' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 981 [3/3] (7.01ns)   --->   "%lm_178 = fmul i32 %window_3D_179_load_reload_read, i32 %tmp_179" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 981 'fmul' 'lm_178' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 982 [3/3] (7.01ns)   --->   "%lm_179 = fmul i32 %window_3D_180_load_reload_read, i32 %tmp_180" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 982 'fmul' 'lm_179' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 983 [3/3] (7.01ns)   --->   "%lm_180 = fmul i32 %window_3D_181_load_reload_read, i32 %tmp_181" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 983 'fmul' 'lm_180' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 984 [3/3] (7.01ns)   --->   "%lm_181 = fmul i32 %window_3D_182_load_reload_read, i32 %tmp_182" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 984 'fmul' 'lm_181' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 985 [3/3] (7.01ns)   --->   "%lm_182 = fmul i32 %window_3D_183_load_reload_read, i32 %tmp_183" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 985 'fmul' 'lm_182' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 986 [3/3] (7.01ns)   --->   "%lm_183 = fmul i32 %window_3D_184_load_reload_read, i32 %tmp_184" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 986 'fmul' 'lm_183' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 987 [3/3] (7.01ns)   --->   "%lm_184 = fmul i32 %window_3D_185_load_reload_read, i32 %tmp_185" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 987 'fmul' 'lm_184' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 988 [3/3] (7.01ns)   --->   "%lm_185 = fmul i32 %window_3D_186_load_reload_read, i32 %tmp_186" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 988 'fmul' 'lm_185' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 989 [3/3] (7.01ns)   --->   "%lm_186 = fmul i32 %window_3D_187_load_reload_read, i32 %tmp_187" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 989 'fmul' 'lm_186' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 990 [3/3] (7.01ns)   --->   "%lm_187 = fmul i32 %window_3D_188_load_reload_read, i32 %tmp_188" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 990 'fmul' 'lm_187' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 991 [3/3] (7.01ns)   --->   "%lm_188 = fmul i32 %window_3D_189_load_reload_read, i32 %tmp_189" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 991 'fmul' 'lm_188' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 992 [3/3] (7.01ns)   --->   "%lm_189 = fmul i32 %window_3D_190_load_reload_read, i32 %tmp_190" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 992 'fmul' 'lm_189' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 993 [3/3] (7.01ns)   --->   "%lm_190 = fmul i32 %window_3D_191_load_reload_read, i32 %tmp_191" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 993 'fmul' 'lm_190' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 994 [3/3] (7.01ns)   --->   "%lm_191 = fmul i32 %window_3D_192_load_reload_read, i32 %tmp_192" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 994 'fmul' 'lm_191' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 995 [3/3] (7.01ns)   --->   "%lm_192 = fmul i32 %window_3D_193_load_reload_read, i32 %tmp_193" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 995 'fmul' 'lm_192' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 996 [3/3] (7.01ns)   --->   "%lm_193 = fmul i32 %window_3D_194_load_reload_read, i32 %tmp_194" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 996 'fmul' 'lm_193' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 997 [3/3] (7.01ns)   --->   "%lm_194 = fmul i32 %window_3D_195_load_reload_read, i32 %tmp_195" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 997 'fmul' 'lm_194' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 998 [3/3] (7.01ns)   --->   "%lm_195 = fmul i32 %window_3D_196_load_reload_read, i32 %tmp_196" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 998 'fmul' 'lm_195' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 999 [3/3] (7.01ns)   --->   "%lm_196 = fmul i32 %window_3D_197_load_reload_read, i32 %tmp_197" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 999 'fmul' 'lm_196' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1000 [3/3] (7.01ns)   --->   "%lm_197 = fmul i32 %window_3D_198_load_reload_read, i32 %tmp_198" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1000 'fmul' 'lm_197' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1001 [3/3] (7.01ns)   --->   "%lm_198 = fmul i32 %window_3D_199_load_reload_read, i32 %tmp_199" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1001 'fmul' 'lm_198' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1002 [3/3] (7.01ns)   --->   "%lm_199 = fmul i32 %window_3D_200_load_reload_read, i32 %tmp_200" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1002 'fmul' 'lm_199' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1003 [3/3] (7.01ns)   --->   "%lm_200 = fmul i32 %window_3D_201_load_reload_read, i32 %tmp_201" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1003 'fmul' 'lm_200' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1004 [3/3] (7.01ns)   --->   "%lm_201 = fmul i32 %window_3D_202_load_reload_read, i32 %tmp_202" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1004 'fmul' 'lm_201' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1005 [3/3] (7.01ns)   --->   "%lm_202 = fmul i32 %window_3D_203_load_reload_read, i32 %tmp_203" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1005 'fmul' 'lm_202' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1006 [3/3] (7.01ns)   --->   "%lm_203 = fmul i32 %window_3D_204_load_reload_read, i32 %tmp_204" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1006 'fmul' 'lm_203' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [3/3] (7.01ns)   --->   "%lm_204 = fmul i32 %window_3D_205_load_reload_read, i32 %tmp_205" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1007 'fmul' 'lm_204' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1008 [3/3] (7.01ns)   --->   "%lm_205 = fmul i32 %window_3D_206_load_reload_read, i32 %tmp_206" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1008 'fmul' 'lm_205' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [3/3] (7.01ns)   --->   "%lm_206 = fmul i32 %window_3D_207_load_reload_read, i32 %tmp_207" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1009 'fmul' 'lm_206' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1010 [3/3] (7.01ns)   --->   "%lm_207 = fmul i32 %window_3D_208_load_reload_read, i32 %tmp_208" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1010 'fmul' 'lm_207' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1011 [3/3] (7.01ns)   --->   "%lm_208 = fmul i32 %window_3D_209_load_reload_read, i32 %tmp_209" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1011 'fmul' 'lm_208' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1012 [3/3] (7.01ns)   --->   "%lm_209 = fmul i32 %window_3D_210_load_reload_read, i32 %tmp_210" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1012 'fmul' 'lm_209' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1013 [3/3] (7.01ns)   --->   "%lm_210 = fmul i32 %window_3D_211_load_reload_read, i32 %tmp_211" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1013 'fmul' 'lm_210' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1014 [3/3] (7.01ns)   --->   "%lm_211 = fmul i32 %window_3D_212_load_reload_read, i32 %tmp_212" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1014 'fmul' 'lm_211' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1015 [3/3] (7.01ns)   --->   "%lm_212 = fmul i32 %window_3D_213_load_reload_read, i32 %tmp_213" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1015 'fmul' 'lm_212' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1016 [3/3] (7.01ns)   --->   "%lm_213 = fmul i32 %window_3D_214_load_reload_read, i32 %tmp_214" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1016 'fmul' 'lm_213' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [3/3] (7.01ns)   --->   "%lm_214 = fmul i32 %window_3D_215_load_reload_read, i32 %tmp_215" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1017 'fmul' 'lm_214' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1018 [3/3] (7.01ns)   --->   "%lm_215 = fmul i32 %window_3D_216_load_reload_read, i32 %tmp_216" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1018 'fmul' 'lm_215' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1019 [3/3] (7.01ns)   --->   "%lm_216 = fmul i32 %window_3D_217_load_reload_read, i32 %tmp_217" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1019 'fmul' 'lm_216' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1020 [3/3] (7.01ns)   --->   "%lm_217 = fmul i32 %window_3D_218_load_reload_read, i32 %tmp_218" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1020 'fmul' 'lm_217' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1021 [3/3] (7.01ns)   --->   "%lm_218 = fmul i32 %window_3D_219_load_reload_read, i32 %tmp_219" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1021 'fmul' 'lm_218' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1022 [3/3] (7.01ns)   --->   "%lm_219 = fmul i32 %window_3D_220_load_reload_read, i32 %tmp_220" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1022 'fmul' 'lm_219' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1023 [3/3] (7.01ns)   --->   "%lm_220 = fmul i32 %window_3D_221_load_reload_read, i32 %tmp_221" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1023 'fmul' 'lm_220' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1024 [3/3] (7.01ns)   --->   "%lm_221 = fmul i32 %window_3D_222_load_reload_read, i32 %tmp_222" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1024 'fmul' 'lm_221' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1025 [3/3] (7.01ns)   --->   "%lm_222 = fmul i32 %window_3D_223_load_reload_read, i32 %tmp_223" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1025 'fmul' 'lm_222' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1026 [3/3] (7.01ns)   --->   "%lm_223 = fmul i32 %window_3D_224_load_reload_read, i32 %tmp_224" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1026 'fmul' 'lm_223' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1027 [3/3] (7.01ns)   --->   "%lm_224 = fmul i32 %window_3D_225_load_reload_read, i32 %tmp_225" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1027 'fmul' 'lm_224' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1028 [3/3] (7.01ns)   --->   "%lm_225 = fmul i32 %window_3D_226_load_reload_read, i32 %tmp_226" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1028 'fmul' 'lm_225' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1029 [3/3] (7.01ns)   --->   "%lm_226 = fmul i32 %window_3D_227_load_reload_read, i32 %tmp_227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1029 'fmul' 'lm_226' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1030 [3/3] (7.01ns)   --->   "%lm_227 = fmul i32 %window_3D_228_load_reload_read, i32 %tmp_228" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1030 'fmul' 'lm_227' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1031 [3/3] (7.01ns)   --->   "%lm_228 = fmul i32 %window_3D_229_load_reload_read, i32 %tmp_229" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1031 'fmul' 'lm_228' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1032 [3/3] (7.01ns)   --->   "%lm_229 = fmul i32 %window_3D_230_load_reload_read, i32 %tmp_230" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1032 'fmul' 'lm_229' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [3/3] (7.01ns)   --->   "%lm_230 = fmul i32 %window_3D_231_load_reload_read, i32 %tmp_231" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1033 'fmul' 'lm_230' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1034 [3/3] (7.01ns)   --->   "%lm_231 = fmul i32 %window_3D_232_load_reload_read, i32 %tmp_232" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1034 'fmul' 'lm_231' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1035 [3/3] (7.01ns)   --->   "%lm_232 = fmul i32 %window_3D_233_load_reload_read, i32 %tmp_233" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1035 'fmul' 'lm_232' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1036 [3/3] (7.01ns)   --->   "%lm_233 = fmul i32 %window_3D_234_load_reload_read, i32 %tmp_234" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1036 'fmul' 'lm_233' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1037 [3/3] (7.01ns)   --->   "%lm_234 = fmul i32 %window_3D_235_load_reload_read, i32 %tmp_235" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1037 'fmul' 'lm_234' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1038 [3/3] (7.01ns)   --->   "%lm_235 = fmul i32 %window_3D_236_load_reload_read, i32 %tmp_236" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1038 'fmul' 'lm_235' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1039 [3/3] (7.01ns)   --->   "%lm_236 = fmul i32 %window_3D_237_load_reload_read, i32 %tmp_237" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1039 'fmul' 'lm_236' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1040 [3/3] (7.01ns)   --->   "%lm_237 = fmul i32 %window_3D_238_load_reload_read, i32 %tmp_238" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1040 'fmul' 'lm_237' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1041 [3/3] (7.01ns)   --->   "%lm_238 = fmul i32 %window_3D_239_load_reload_read, i32 %tmp_239" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1041 'fmul' 'lm_238' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1042 [3/3] (7.01ns)   --->   "%lm_239 = fmul i32 %window_3D_240_load_reload_read, i32 %tmp_240" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1042 'fmul' 'lm_239' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1043 [3/3] (7.01ns)   --->   "%lm_240 = fmul i32 %window_3D_241_load_reload_read, i32 %tmp_241" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1043 'fmul' 'lm_240' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1044 [3/3] (7.01ns)   --->   "%lm_241 = fmul i32 %window_3D_242_load_reload_read, i32 %tmp_242" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1044 'fmul' 'lm_241' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1045 [3/3] (7.01ns)   --->   "%lm_242 = fmul i32 %window_3D_243_load_reload_read, i32 %tmp_243" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1045 'fmul' 'lm_242' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1046 [3/3] (7.01ns)   --->   "%lm_243 = fmul i32 %window_3D_244_load_reload_read, i32 %tmp_244" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1046 'fmul' 'lm_243' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1047 [3/3] (7.01ns)   --->   "%lm_244 = fmul i32 %window_3D_245_load_reload_read, i32 %tmp_245" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1047 'fmul' 'lm_244' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [3/3] (7.01ns)   --->   "%lm_245 = fmul i32 %window_3D_246_load_reload_read, i32 %tmp_246" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1048 'fmul' 'lm_245' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [3/3] (7.01ns)   --->   "%lm_246 = fmul i32 %window_3D_247_load_reload_read, i32 %tmp_247" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1049 'fmul' 'lm_246' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1050 [3/3] (7.01ns)   --->   "%lm_247 = fmul i32 %window_3D_248_load_reload_read, i32 %tmp_248" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1050 'fmul' 'lm_247' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1051 [3/3] (7.01ns)   --->   "%lm_248 = fmul i32 %window_3D_249_load_reload_read, i32 %tmp_249" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1051 'fmul' 'lm_248' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [3/3] (7.01ns)   --->   "%lm_249 = fmul i32 %window_3D_250_load_reload_read, i32 %tmp_250" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1052 'fmul' 'lm_249' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [3/3] (7.01ns)   --->   "%lm_250 = fmul i32 %window_3D_251_load_reload_read, i32 %tmp_251" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1053 'fmul' 'lm_250' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1054 [3/3] (7.01ns)   --->   "%lm_251 = fmul i32 %window_3D_252_load_reload_read, i32 %tmp_252" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1054 'fmul' 'lm_251' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1055 [3/3] (7.01ns)   --->   "%lm_252 = fmul i32 %window_3D_253_load_reload_read, i32 %tmp_253" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1055 'fmul' 'lm_252' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1056 [3/3] (7.01ns)   --->   "%lm_253 = fmul i32 %window_3D_254_load_reload_read, i32 %tmp_254" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1056 'fmul' 'lm_253' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1057 [3/3] (7.01ns)   --->   "%lm_254 = fmul i32 %window_3D_255_load_reload_read, i32 %tmp_255" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1057 'fmul' 'lm_254' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1058 [3/3] (7.01ns)   --->   "%lm_255 = fmul i32 %window_3D_256_load_reload_read, i32 %tmp_256" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1058 'fmul' 'lm_255' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1059 [3/3] (7.01ns)   --->   "%lm_256 = fmul i32 %window_3D_257_load_reload_read, i32 %tmp_257" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1059 'fmul' 'lm_256' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1060 [3/3] (7.01ns)   --->   "%lm_257 = fmul i32 %window_3D_258_load_reload_read, i32 %tmp_258" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1060 'fmul' 'lm_257' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1061 [3/3] (7.01ns)   --->   "%lm_258 = fmul i32 %window_3D_259_load_reload_read, i32 %tmp_259" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1061 'fmul' 'lm_258' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1062 [3/3] (7.01ns)   --->   "%lm_259 = fmul i32 %window_3D_260_load_reload_read, i32 %tmp_260" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1062 'fmul' 'lm_259' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1063 [3/3] (7.01ns)   --->   "%lm_260 = fmul i32 %window_3D_261_load_reload_read, i32 %tmp_261" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1063 'fmul' 'lm_260' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1064 [3/3] (7.01ns)   --->   "%lm_261 = fmul i32 %window_3D_262_load_reload_read, i32 %tmp_262" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1064 'fmul' 'lm_261' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [3/3] (7.01ns)   --->   "%lm_262 = fmul i32 %window_3D_263_load_reload_read, i32 %tmp_263" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1065 'fmul' 'lm_262' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1066 [3/3] (7.01ns)   --->   "%lm_263 = fmul i32 %window_3D_264_load_reload_read, i32 %tmp_264" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1066 'fmul' 'lm_263' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1067 [3/3] (7.01ns)   --->   "%lm_264 = fmul i32 %window_3D_265_load_reload_read, i32 %tmp_265" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1067 'fmul' 'lm_264' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [3/3] (7.01ns)   --->   "%lm_265 = fmul i32 %window_3D_266_load_reload_read, i32 %tmp_266" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1068 'fmul' 'lm_265' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1069 [3/3] (7.01ns)   --->   "%lm_266 = fmul i32 %window_3D_267_load_reload_read, i32 %tmp_267" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1069 'fmul' 'lm_266' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1070 [3/3] (7.01ns)   --->   "%lm_267 = fmul i32 %window_3D_268_load_reload_read, i32 %tmp_268" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1070 'fmul' 'lm_267' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1071 [3/3] (7.01ns)   --->   "%lm_268 = fmul i32 %window_3D_269_load_reload_read, i32 %tmp_269" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1071 'fmul' 'lm_268' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [3/3] (7.01ns)   --->   "%lm_269 = fmul i32 %window_3D_270_load_reload_read, i32 %tmp_270" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1072 'fmul' 'lm_269' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1073 [3/3] (7.01ns)   --->   "%lm_270 = fmul i32 %window_3D_271_load_reload_read, i32 %tmp_271" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1073 'fmul' 'lm_270' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [3/3] (7.01ns)   --->   "%lm_271 = fmul i32 %window_3D_272_load_reload_read, i32 %tmp_272" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1074 'fmul' 'lm_271' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1075 [3/3] (7.01ns)   --->   "%lm_272 = fmul i32 %window_3D_273_load_reload_read, i32 %tmp_273" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1075 'fmul' 'lm_272' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1076 [3/3] (7.01ns)   --->   "%lm_273 = fmul i32 %window_3D_274_load_reload_read, i32 %tmp_274" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1076 'fmul' 'lm_273' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1077 [3/3] (7.01ns)   --->   "%lm_274 = fmul i32 %window_3D_275_load_reload_read, i32 %tmp_275" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1077 'fmul' 'lm_274' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1078 [3/3] (7.01ns)   --->   "%lm_275 = fmul i32 %window_3D_276_load_reload_read, i32 %tmp_276" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1078 'fmul' 'lm_275' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [3/3] (7.01ns)   --->   "%lm_276 = fmul i32 %window_3D_277_load_reload_read, i32 %tmp_277" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1079 'fmul' 'lm_276' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1080 [3/3] (7.01ns)   --->   "%lm_277 = fmul i32 %window_3D_278_load_reload_read, i32 %tmp_278" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1080 'fmul' 'lm_277' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [3/3] (7.01ns)   --->   "%lm_278 = fmul i32 %window_3D_279_load_reload_read, i32 %tmp_279" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1081 'fmul' 'lm_278' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1082 [3/3] (7.01ns)   --->   "%lm_279 = fmul i32 %window_3D_280_load_reload_read, i32 %tmp_280" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1082 'fmul' 'lm_279' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1083 [3/3] (7.01ns)   --->   "%lm_280 = fmul i32 %window_3D_281_load_reload_read, i32 %tmp_281" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1083 'fmul' 'lm_280' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1084 [3/3] (7.01ns)   --->   "%lm_281 = fmul i32 %window_3D_282_load_reload_read, i32 %tmp_282" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1084 'fmul' 'lm_281' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [3/3] (7.01ns)   --->   "%lm_282 = fmul i32 %window_3D_283_load_reload_read, i32 %tmp_283" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1085 'fmul' 'lm_282' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [3/3] (7.01ns)   --->   "%lm_283 = fmul i32 %window_3D_284_load_reload_read, i32 %tmp_284" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1086 'fmul' 'lm_283' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [3/3] (7.01ns)   --->   "%lm_284 = fmul i32 %window_3D_285_load_reload_read, i32 %tmp_285" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1087 'fmul' 'lm_284' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [3/3] (7.01ns)   --->   "%lm_285 = fmul i32 %window_3D_286_load_reload_read, i32 %tmp_286" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1088 'fmul' 'lm_285' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1089 [3/3] (7.01ns)   --->   "%lm_286 = fmul i32 %window_3D_287_load_reload_read, i32 %tmp_287" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1089 'fmul' 'lm_286' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [3/3] (7.01ns)   --->   "%lm_287 = fmul i32 %window_3D_288_load_reload_read, i32 %tmp_288" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1090 'fmul' 'lm_287' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1091 [3/3] (7.01ns)   --->   "%lm_288 = fmul i32 %window_3D_289_load_reload_read, i32 %tmp_289" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1091 'fmul' 'lm_288' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1092 [3/3] (7.01ns)   --->   "%lm_289 = fmul i32 %window_3D_290_load_reload_read, i32 %tmp_290" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1092 'fmul' 'lm_289' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1093 [3/3] (7.01ns)   --->   "%lm_290 = fmul i32 %window_3D_291_load_reload_read, i32 %tmp_291" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1093 'fmul' 'lm_290' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1094 [3/3] (7.01ns)   --->   "%lm_291 = fmul i32 %window_3D_292_load_reload_read, i32 %tmp_292" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1094 'fmul' 'lm_291' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1095 [3/3] (7.01ns)   --->   "%lm_292 = fmul i32 %window_3D_293_load_reload_read, i32 %tmp_293" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1095 'fmul' 'lm_292' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1096 [3/3] (7.01ns)   --->   "%lm_293 = fmul i32 %window_3D_294_load_reload_read, i32 %tmp_294" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1096 'fmul' 'lm_293' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1097 [3/3] (7.01ns)   --->   "%lm_294 = fmul i32 %window_3D_295_load_reload_read, i32 %tmp_295" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1097 'fmul' 'lm_294' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1098 [3/3] (7.01ns)   --->   "%lm_295 = fmul i32 %window_3D_296_load_reload_read, i32 %tmp_296" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1098 'fmul' 'lm_295' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1099 [3/3] (7.01ns)   --->   "%lm_296 = fmul i32 %window_3D_297_load_reload_read, i32 %tmp_297" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1099 'fmul' 'lm_296' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1100 [3/3] (7.01ns)   --->   "%lm_297 = fmul i32 %window_3D_298_load_reload_read, i32 %tmp_298" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1100 'fmul' 'lm_297' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1101 [3/3] (7.01ns)   --->   "%lm_298 = fmul i32 %window_3D_299_load_reload_read, i32 %tmp_299" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1101 'fmul' 'lm_298' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1102 [3/3] (7.01ns)   --->   "%lm_299 = fmul i32 %window_3D_300_load_reload_read, i32 %tmp_300" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1102 'fmul' 'lm_299' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1103 [3/3] (7.01ns)   --->   "%lm_300 = fmul i32 %window_3D_301_load_reload_read, i32 %tmp_301" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1103 'fmul' 'lm_300' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1104 [3/3] (7.01ns)   --->   "%lm_301 = fmul i32 %window_3D_302_load_reload_read, i32 %tmp_302" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1104 'fmul' 'lm_301' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [3/3] (7.01ns)   --->   "%lm_302 = fmul i32 %window_3D_303_load_reload_read, i32 %tmp_303" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1105 'fmul' 'lm_302' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1106 [3/3] (7.01ns)   --->   "%lm_303 = fmul i32 %window_3D_304_load_reload_read, i32 %tmp_304" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1106 'fmul' 'lm_303' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1107 [3/3] (7.01ns)   --->   "%lm_304 = fmul i32 %window_3D_305_load_reload_read, i32 %tmp_305" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1107 'fmul' 'lm_304' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1108 [3/3] (7.01ns)   --->   "%lm_305 = fmul i32 %window_3D_306_load_reload_read, i32 %tmp_306" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1108 'fmul' 'lm_305' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1109 [3/3] (7.01ns)   --->   "%lm_306 = fmul i32 %window_3D_307_load_reload_read, i32 %tmp_307" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1109 'fmul' 'lm_306' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1110 [3/3] (7.01ns)   --->   "%lm_307 = fmul i32 %window_3D_308_load_reload_read, i32 %tmp_308" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1110 'fmul' 'lm_307' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1111 [3/3] (7.01ns)   --->   "%lm_308 = fmul i32 %window_3D_309_load_reload_read, i32 %tmp_309" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1111 'fmul' 'lm_308' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1112 [3/3] (7.01ns)   --->   "%lm_309 = fmul i32 %window_3D_310_load_reload_read, i32 %tmp_310" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1112 'fmul' 'lm_309' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [3/3] (7.01ns)   --->   "%lm_310 = fmul i32 %window_3D_311_load_reload_read, i32 %tmp_311" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1113 'fmul' 'lm_310' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1114 [3/3] (7.01ns)   --->   "%lm_311 = fmul i32 %window_3D_312_load_reload_read, i32 %tmp_312" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1114 'fmul' 'lm_311' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1115 [3/3] (7.01ns)   --->   "%lm_312 = fmul i32 %window_3D_313_load_reload_read, i32 %tmp_313" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1115 'fmul' 'lm_312' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [3/3] (7.01ns)   --->   "%lm_313 = fmul i32 %window_3D_314_load_reload_read, i32 %tmp_314" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1116 'fmul' 'lm_313' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [3/3] (7.01ns)   --->   "%lm_314 = fmul i32 %window_3D_315_load_reload_read, i32 %tmp_315" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1117 'fmul' 'lm_314' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [3/3] (7.01ns)   --->   "%lm_315 = fmul i32 %window_3D_316_load_reload_read, i32 %tmp_316" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1118 'fmul' 'lm_315' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [3/3] (7.01ns)   --->   "%lm_316 = fmul i32 %window_3D_317_load_reload_read, i32 %tmp_317" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1119 'fmul' 'lm_316' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [3/3] (7.01ns)   --->   "%lm_317 = fmul i32 %window_3D_318_load_reload_read, i32 %tmp_318" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1120 'fmul' 'lm_317' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1121 [3/3] (7.01ns)   --->   "%lm_318 = fmul i32 %window_3D_319_load_reload_read, i32 %tmp_319" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1121 'fmul' 'lm_318' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1122 [3/3] (7.01ns)   --->   "%lm_319 = fmul i32 %window_3D_320_load_reload_read, i32 %tmp_320" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1122 'fmul' 'lm_319' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1123 [3/3] (7.01ns)   --->   "%lm_320 = fmul i32 %window_3D_321_load_reload_read, i32 %tmp_321" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1123 'fmul' 'lm_320' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1124 [3/3] (7.01ns)   --->   "%lm_321 = fmul i32 %window_3D_322_load_reload_read, i32 %tmp_322" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1124 'fmul' 'lm_321' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [3/3] (7.01ns)   --->   "%lm_322 = fmul i32 %window_3D_323_load_reload_read, i32 %tmp_323" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1125 'fmul' 'lm_322' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1126 [3/3] (7.01ns)   --->   "%lm_323 = fmul i32 %window_3D_324_load_reload_read, i32 %tmp_324" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1126 'fmul' 'lm_323' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1127 [3/3] (7.01ns)   --->   "%lm_324 = fmul i32 %window_3D_325_load_reload_read, i32 %tmp_325" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1127 'fmul' 'lm_324' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1128 [3/3] (7.01ns)   --->   "%lm_325 = fmul i32 %window_3D_326_load_reload_read, i32 %tmp_326" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1128 'fmul' 'lm_325' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1129 [3/3] (7.01ns)   --->   "%lm_326 = fmul i32 %window_3D_327_load_reload_read, i32 %tmp_327" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1129 'fmul' 'lm_326' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1130 [3/3] (7.01ns)   --->   "%lm_327 = fmul i32 %window_3D_328_load_reload_read, i32 %tmp_328" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1130 'fmul' 'lm_327' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1131 [3/3] (7.01ns)   --->   "%lm_328 = fmul i32 %window_3D_329_load_reload_read, i32 %tmp_329" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1131 'fmul' 'lm_328' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1132 [3/3] (7.01ns)   --->   "%lm_329 = fmul i32 %window_3D_330_load_reload_read, i32 %tmp_330" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1132 'fmul' 'lm_329' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1133 [3/3] (7.01ns)   --->   "%lm_330 = fmul i32 %window_3D_331_load_reload_read, i32 %tmp_331" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1133 'fmul' 'lm_330' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1134 [3/3] (7.01ns)   --->   "%lm_331 = fmul i32 %window_3D_332_load_reload_read, i32 %tmp_332" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1134 'fmul' 'lm_331' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [3/3] (7.01ns)   --->   "%lm_332 = fmul i32 %window_3D_333_load_reload_read, i32 %tmp_333" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1135 'fmul' 'lm_332' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1136 [3/3] (7.01ns)   --->   "%lm_333 = fmul i32 %window_3D_334_load_reload_read, i32 %tmp_334" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1136 'fmul' 'lm_333' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [3/3] (7.01ns)   --->   "%lm_334 = fmul i32 %window_3D_335_load_reload_read, i32 %tmp_335" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1137 'fmul' 'lm_334' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1138 [3/3] (7.01ns)   --->   "%lm_335 = fmul i32 %window_3D_336_load_reload_read, i32 %tmp_336" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1138 'fmul' 'lm_335' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1139 [3/3] (7.01ns)   --->   "%lm_336 = fmul i32 %window_3D_337_load_reload_read, i32 %tmp_337" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1139 'fmul' 'lm_336' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1140 [3/3] (7.01ns)   --->   "%lm_337 = fmul i32 %window_3D_338_load_reload_read, i32 %tmp_338" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1140 'fmul' 'lm_337' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1141 [3/3] (7.01ns)   --->   "%lm_338 = fmul i32 %window_3D_339_load_reload_read, i32 %tmp_339" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1141 'fmul' 'lm_338' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1142 [3/3] (7.01ns)   --->   "%lm_339 = fmul i32 %window_3D_340_load_reload_read, i32 %tmp_340" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1142 'fmul' 'lm_339' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1143 [3/3] (7.01ns)   --->   "%lm_340 = fmul i32 %window_3D_341_load_reload_read, i32 %tmp_341" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1143 'fmul' 'lm_340' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [3/3] (7.01ns)   --->   "%lm_341 = fmul i32 %window_3D_342_load_reload_read, i32 %tmp_342" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1144 'fmul' 'lm_341' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1145 [3/3] (7.01ns)   --->   "%lm_342 = fmul i32 %window_3D_343_load_reload_read, i32 %tmp_343" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1145 'fmul' 'lm_342' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1146 [3/3] (7.01ns)   --->   "%lm_343 = fmul i32 %window_3D_344_load_reload_read, i32 %tmp_344" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1146 'fmul' 'lm_343' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1147 [3/3] (7.01ns)   --->   "%lm_344 = fmul i32 %window_3D_345_load_reload_read, i32 %tmp_345" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1147 'fmul' 'lm_344' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1148 [3/3] (7.01ns)   --->   "%lm_345 = fmul i32 %window_3D_346_load_reload_read, i32 %tmp_346" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1148 'fmul' 'lm_345' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1149 [3/3] (7.01ns)   --->   "%lm_346 = fmul i32 %window_3D_347_load_reload_read, i32 %tmp_347" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1149 'fmul' 'lm_346' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1150 [3/3] (7.01ns)   --->   "%lm_347 = fmul i32 %window_3D_348_load_reload_read, i32 %tmp_348" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1150 'fmul' 'lm_347' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1151 [3/3] (7.01ns)   --->   "%lm_348 = fmul i32 %window_3D_349_load_reload_read, i32 %tmp_349" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1151 'fmul' 'lm_348' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1152 [3/3] (7.01ns)   --->   "%lm_349 = fmul i32 %window_3D_350_load_reload_read, i32 %tmp_350" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1152 'fmul' 'lm_349' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [3/3] (7.01ns)   --->   "%lm_350 = fmul i32 %window_3D_351_load_reload_read, i32 %tmp_351" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1153 'fmul' 'lm_350' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [3/3] (7.01ns)   --->   "%lm_351 = fmul i32 %window_3D_352_load_reload_read, i32 %tmp_352" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1154 'fmul' 'lm_351' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1155 [3/3] (7.01ns)   --->   "%lm_352 = fmul i32 %window_3D_353_load_reload_read, i32 %tmp_353" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1155 'fmul' 'lm_352' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1156 [3/3] (7.01ns)   --->   "%lm_353 = fmul i32 %window_3D_354_load_reload_read, i32 %tmp_354" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1156 'fmul' 'lm_353' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1157 [3/3] (7.01ns)   --->   "%lm_354 = fmul i32 %window_3D_355_load_reload_read, i32 %tmp_355" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1157 'fmul' 'lm_354' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1158 [3/3] (7.01ns)   --->   "%lm_355 = fmul i32 %window_3D_356_load_reload_read, i32 %tmp_356" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1158 'fmul' 'lm_355' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1159 [3/3] (7.01ns)   --->   "%lm_356 = fmul i32 %window_3D_357_load_reload_read, i32 %tmp_357" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1159 'fmul' 'lm_356' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1160 [3/3] (7.01ns)   --->   "%lm_357 = fmul i32 %window_3D_358_load_reload_read, i32 %tmp_358" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1160 'fmul' 'lm_357' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [3/3] (7.01ns)   --->   "%lm_358 = fmul i32 %window_3D_359_load_reload_read, i32 %tmp_359" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1161 'fmul' 'lm_358' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1162 [3/3] (7.01ns)   --->   "%lm_359 = fmul i32 %window_3D_360_load_reload_read, i32 %tmp_360" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1162 'fmul' 'lm_359' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1163 [3/3] (7.01ns)   --->   "%lm_360 = fmul i32 %window_3D_361_load_reload_read, i32 %tmp_361" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1163 'fmul' 'lm_360' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1164 [3/3] (7.01ns)   --->   "%lm_361 = fmul i32 %window_3D_362_load_reload_read, i32 %tmp_362" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1164 'fmul' 'lm_361' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 1165 [2/3] (7.01ns)   --->   "%lm = fmul i32 %window_3D_load_reload_read, i32 %tmp_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1165 'fmul' 'lm' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1166 [2/3] (7.01ns)   --->   "%lm_1 = fmul i32 %window_3D_1_load_reload_read, i32 %tmp_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1166 'fmul' 'lm_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1167 [2/3] (7.01ns)   --->   "%lm_2 = fmul i32 %window_3D_2_load_reload_read, i32 %tmp_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1167 'fmul' 'lm_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1168 [2/3] (7.01ns)   --->   "%lm_3 = fmul i32 %window_3D_3_load_reload_read, i32 %tmp_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1168 'fmul' 'lm_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1169 [2/3] (7.01ns)   --->   "%lm_4 = fmul i32 %window_3D_4_load_reload_read, i32 %tmp_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1169 'fmul' 'lm_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1170 [2/3] (7.01ns)   --->   "%lm_5 = fmul i32 %window_3D_5_load_reload_read, i32 %tmp_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1170 'fmul' 'lm_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1171 [2/3] (7.01ns)   --->   "%lm_6 = fmul i32 %window_3D_6_load_reload_read, i32 %tmp_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1171 'fmul' 'lm_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1172 [2/3] (7.01ns)   --->   "%lm_7 = fmul i32 %window_3D_7_load_reload_read, i32 %tmp_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1172 'fmul' 'lm_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1173 [2/3] (7.01ns)   --->   "%lm_8 = fmul i32 %window_3D_8_load_reload_read, i32 %tmp_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1173 'fmul' 'lm_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1174 [2/3] (7.01ns)   --->   "%lm_9 = fmul i32 %window_3D_9_load_reload_read, i32 %tmp_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1174 'fmul' 'lm_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1175 [2/3] (7.01ns)   --->   "%lm_s = fmul i32 %window_3D_10_load_reload_read, i32 %tmp_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1175 'fmul' 'lm_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1176 [2/3] (7.01ns)   --->   "%lm_10 = fmul i32 %window_3D_11_load_reload_read, i32 %tmp_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1176 'fmul' 'lm_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1177 [2/3] (7.01ns)   --->   "%lm_11 = fmul i32 %window_3D_12_load_reload_read, i32 %tmp_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1177 'fmul' 'lm_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1178 [2/3] (7.01ns)   --->   "%lm_12 = fmul i32 %window_3D_13_load_reload_read, i32 %tmp_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1178 'fmul' 'lm_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1179 [2/3] (7.01ns)   --->   "%lm_13 = fmul i32 %window_3D_14_load_reload_read, i32 %tmp_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1179 'fmul' 'lm_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1180 [2/3] (7.01ns)   --->   "%lm_14 = fmul i32 %window_3D_15_load_reload_read, i32 %tmp_15" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1180 'fmul' 'lm_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1181 [2/3] (7.01ns)   --->   "%lm_15 = fmul i32 %window_3D_16_load_reload_read, i32 %tmp_16" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1181 'fmul' 'lm_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1182 [2/3] (7.01ns)   --->   "%lm_16 = fmul i32 %window_3D_17_load_reload_read, i32 %tmp_17" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1182 'fmul' 'lm_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1183 [2/3] (7.01ns)   --->   "%lm_17 = fmul i32 %window_3D_18_load_reload_read, i32 %tmp_18" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1183 'fmul' 'lm_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1184 [2/3] (7.01ns)   --->   "%lm_18 = fmul i32 %window_3D_19_load_reload_read, i32 %tmp_19" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1184 'fmul' 'lm_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1185 [2/3] (7.01ns)   --->   "%lm_19 = fmul i32 %window_3D_20_load_reload_read, i32 %tmp_20" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1185 'fmul' 'lm_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1186 [2/3] (7.01ns)   --->   "%lm_20 = fmul i32 %window_3D_21_load_reload_read, i32 %tmp_21" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1186 'fmul' 'lm_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1187 [2/3] (7.01ns)   --->   "%lm_21 = fmul i32 %window_3D_22_load_reload_read, i32 %tmp_22" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1187 'fmul' 'lm_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1188 [2/3] (7.01ns)   --->   "%lm_22 = fmul i32 %window_3D_23_load_reload_read, i32 %tmp_23" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1188 'fmul' 'lm_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1189 [2/3] (7.01ns)   --->   "%lm_23 = fmul i32 %window_3D_24_load_reload_read, i32 %tmp_24" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1189 'fmul' 'lm_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1190 [2/3] (7.01ns)   --->   "%lm_24 = fmul i32 %window_3D_25_load_reload_read, i32 %tmp_25" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1190 'fmul' 'lm_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1191 [2/3] (7.01ns)   --->   "%lm_25 = fmul i32 %window_3D_26_load_reload_read, i32 %tmp_26" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1191 'fmul' 'lm_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1192 [2/3] (7.01ns)   --->   "%lm_26 = fmul i32 %window_3D_27_load_reload_read, i32 %tmp_27" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1192 'fmul' 'lm_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1193 [2/3] (7.01ns)   --->   "%lm_27 = fmul i32 %window_3D_28_load_reload_read, i32 %tmp_28" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1193 'fmul' 'lm_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1194 [2/3] (7.01ns)   --->   "%lm_28 = fmul i32 %window_3D_29_load_reload_read, i32 %tmp_29" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1194 'fmul' 'lm_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1195 [2/3] (7.01ns)   --->   "%lm_29 = fmul i32 %window_3D_30_load_reload_read, i32 %tmp_30" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1195 'fmul' 'lm_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [2/3] (7.01ns)   --->   "%lm_30 = fmul i32 %window_3D_31_load_reload_read, i32 %tmp_31" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1196 'fmul' 'lm_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1197 [2/3] (7.01ns)   --->   "%lm_31 = fmul i32 %window_3D_32_load_reload_read, i32 %tmp_32" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1197 'fmul' 'lm_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1198 [2/3] (7.01ns)   --->   "%lm_32 = fmul i32 %window_3D_33_load_reload_read, i32 %tmp_33" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1198 'fmul' 'lm_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1199 [2/3] (7.01ns)   --->   "%lm_33 = fmul i32 %window_3D_34_load_reload_read, i32 %tmp_34" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1199 'fmul' 'lm_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [2/3] (7.01ns)   --->   "%lm_34 = fmul i32 %window_3D_35_load_reload_read, i32 %tmp_35" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1200 'fmul' 'lm_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1201 [2/3] (7.01ns)   --->   "%lm_35 = fmul i32 %window_3D_36_load_reload_read, i32 %tmp_36" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1201 'fmul' 'lm_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1202 [2/3] (7.01ns)   --->   "%lm_36 = fmul i32 %window_3D_37_load_reload_read, i32 %tmp_37" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1202 'fmul' 'lm_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1203 [2/3] (7.01ns)   --->   "%lm_37 = fmul i32 %window_3D_38_load_reload_read, i32 %tmp_38" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1203 'fmul' 'lm_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [2/3] (7.01ns)   --->   "%lm_38 = fmul i32 %window_3D_39_load_reload_read, i32 %tmp_39" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1204 'fmul' 'lm_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1205 [2/3] (7.01ns)   --->   "%lm_39 = fmul i32 %window_3D_40_load_reload_read, i32 %tmp_40" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1205 'fmul' 'lm_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1206 [2/3] (7.01ns)   --->   "%lm_40 = fmul i32 %window_3D_41_load_reload_read, i32 %tmp_41" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1206 'fmul' 'lm_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [2/3] (7.01ns)   --->   "%lm_41 = fmul i32 %window_3D_42_load_reload_read, i32 %tmp_42" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1207 'fmul' 'lm_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1208 [2/3] (7.01ns)   --->   "%lm_42 = fmul i32 %window_3D_43_load_reload_read, i32 %tmp_43" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1208 'fmul' 'lm_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1209 [2/3] (7.01ns)   --->   "%lm_43 = fmul i32 %window_3D_44_load_reload_read, i32 %tmp_44" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1209 'fmul' 'lm_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1210 [2/3] (7.01ns)   --->   "%lm_44 = fmul i32 %window_3D_45_load_reload_read, i32 %tmp_45" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1210 'fmul' 'lm_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1211 [2/3] (7.01ns)   --->   "%lm_45 = fmul i32 %window_3D_46_load_reload_read, i32 %tmp_46" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1211 'fmul' 'lm_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1212 [2/3] (7.01ns)   --->   "%lm_46 = fmul i32 %window_3D_47_load_reload_read, i32 %tmp_47" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1212 'fmul' 'lm_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1213 [2/3] (7.01ns)   --->   "%lm_47 = fmul i32 %window_3D_48_load_reload_read, i32 %tmp_48" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1213 'fmul' 'lm_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1214 [2/3] (7.01ns)   --->   "%lm_48 = fmul i32 %window_3D_49_load_reload_read, i32 %tmp_49" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1214 'fmul' 'lm_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1215 [2/3] (7.01ns)   --->   "%lm_49 = fmul i32 %window_3D_50_load_reload_read, i32 %tmp_50" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1215 'fmul' 'lm_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1216 [2/3] (7.01ns)   --->   "%lm_50 = fmul i32 %window_3D_51_load_reload_read, i32 %tmp_51" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1216 'fmul' 'lm_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1217 [2/3] (7.01ns)   --->   "%lm_51 = fmul i32 %window_3D_52_load_reload_read, i32 %tmp_52" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1217 'fmul' 'lm_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1218 [2/3] (7.01ns)   --->   "%lm_52 = fmul i32 %window_3D_53_load_reload_read, i32 %tmp_53" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1218 'fmul' 'lm_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [2/3] (7.01ns)   --->   "%lm_53 = fmul i32 %window_3D_54_load_reload_read, i32 %tmp_54" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1219 'fmul' 'lm_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [2/3] (7.01ns)   --->   "%lm_54 = fmul i32 %window_3D_55_load_reload_read, i32 %tmp_55" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1220 'fmul' 'lm_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1221 [2/3] (7.01ns)   --->   "%lm_55 = fmul i32 %window_3D_56_load_reload_read, i32 %tmp_56" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1221 'fmul' 'lm_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1222 [2/3] (7.01ns)   --->   "%lm_56 = fmul i32 %window_3D_57_load_reload_read, i32 %tmp_57" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1222 'fmul' 'lm_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1223 [2/3] (7.01ns)   --->   "%lm_57 = fmul i32 %window_3D_58_load_reload_read, i32 %tmp_58" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1223 'fmul' 'lm_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [2/3] (7.01ns)   --->   "%lm_58 = fmul i32 %window_3D_59_load_reload_read, i32 %tmp_59" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1224 'fmul' 'lm_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1225 [2/3] (7.01ns)   --->   "%lm_59 = fmul i32 %window_3D_60_load_reload_read, i32 %tmp_60" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1225 'fmul' 'lm_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1226 [2/3] (7.01ns)   --->   "%lm_60 = fmul i32 %window_3D_61_load_reload_read, i32 %tmp_61" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1226 'fmul' 'lm_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [2/3] (7.01ns)   --->   "%lm_61 = fmul i32 %window_3D_62_load_reload_read, i32 %tmp_62" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1227 'fmul' 'lm_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [2/3] (7.01ns)   --->   "%lm_62 = fmul i32 %window_3D_63_load_reload_read, i32 %tmp_63" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1228 'fmul' 'lm_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1229 [2/3] (7.01ns)   --->   "%lm_63 = fmul i32 %window_3D_64_load_reload_read, i32 %tmp_64" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1229 'fmul' 'lm_63' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1230 [2/3] (7.01ns)   --->   "%lm_64 = fmul i32 %window_3D_65_load_reload_read, i32 %tmp_65" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1230 'fmul' 'lm_64' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1231 [2/3] (7.01ns)   --->   "%lm_65 = fmul i32 %window_3D_66_load_reload_read, i32 %tmp_66" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1231 'fmul' 'lm_65' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1232 [2/3] (7.01ns)   --->   "%lm_66 = fmul i32 %window_3D_67_load_reload_read, i32 %tmp_67" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1232 'fmul' 'lm_66' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1233 [2/3] (7.01ns)   --->   "%lm_67 = fmul i32 %window_3D_68_load_reload_read, i32 %tmp_68" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1233 'fmul' 'lm_67' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1234 [2/3] (7.01ns)   --->   "%lm_68 = fmul i32 %window_3D_69_load_reload_read, i32 %tmp_69" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1234 'fmul' 'lm_68' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1235 [2/3] (7.01ns)   --->   "%lm_69 = fmul i32 %window_3D_70_load_reload_read, i32 %tmp_70" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1235 'fmul' 'lm_69' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1236 [2/3] (7.01ns)   --->   "%lm_70 = fmul i32 %window_3D_71_load_reload_read, i32 %tmp_71" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1236 'fmul' 'lm_70' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1237 [2/3] (7.01ns)   --->   "%lm_71 = fmul i32 %window_3D_72_load_reload_read, i32 %tmp_72" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1237 'fmul' 'lm_71' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1238 [2/3] (7.01ns)   --->   "%lm_72 = fmul i32 %window_3D_73_load_reload_read, i32 %tmp_73" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1238 'fmul' 'lm_72' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1239 [2/3] (7.01ns)   --->   "%lm_73 = fmul i32 %window_3D_74_load_reload_read, i32 %tmp_74" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1239 'fmul' 'lm_73' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [2/3] (7.01ns)   --->   "%lm_74 = fmul i32 %window_3D_75_load_reload_read, i32 %tmp_75" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1240 'fmul' 'lm_74' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1241 [2/3] (7.01ns)   --->   "%lm_75 = fmul i32 %window_3D_76_load_reload_read, i32 %tmp_76" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1241 'fmul' 'lm_75' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1242 [2/3] (7.01ns)   --->   "%lm_76 = fmul i32 %window_3D_77_load_reload_read, i32 %tmp_77" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1242 'fmul' 'lm_76' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1243 [2/3] (7.01ns)   --->   "%lm_77 = fmul i32 %window_3D_78_load_reload_read, i32 %tmp_78" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1243 'fmul' 'lm_77' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1244 [2/3] (7.01ns)   --->   "%lm_78 = fmul i32 %window_3D_79_load_reload_read, i32 %tmp_79" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1244 'fmul' 'lm_78' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1245 [2/3] (7.01ns)   --->   "%lm_79 = fmul i32 %window_3D_80_load_reload_read, i32 %tmp_80" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1245 'fmul' 'lm_79' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1246 [2/3] (7.01ns)   --->   "%lm_80 = fmul i32 %window_3D_81_load_reload_read, i32 %tmp_81" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1246 'fmul' 'lm_80' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1247 [2/3] (7.01ns)   --->   "%lm_81 = fmul i32 %window_3D_82_load_reload_read, i32 %tmp_82" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1247 'fmul' 'lm_81' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [2/3] (7.01ns)   --->   "%lm_82 = fmul i32 %window_3D_83_load_reload_read, i32 %tmp_83" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1248 'fmul' 'lm_82' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1249 [2/3] (7.01ns)   --->   "%lm_83 = fmul i32 %window_3D_84_load_reload_read, i32 %tmp_84" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1249 'fmul' 'lm_83' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1250 [2/3] (7.01ns)   --->   "%lm_84 = fmul i32 %window_3D_85_load_reload_read, i32 %tmp_85" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1250 'fmul' 'lm_84' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1251 [2/3] (7.01ns)   --->   "%lm_85 = fmul i32 %window_3D_86_load_reload_read, i32 %tmp_86" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1251 'fmul' 'lm_85' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1252 [2/3] (7.01ns)   --->   "%lm_86 = fmul i32 %window_3D_87_load_reload_read, i32 %tmp_87" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1252 'fmul' 'lm_86' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1253 [2/3] (7.01ns)   --->   "%lm_87 = fmul i32 %window_3D_88_load_reload_read, i32 %tmp_88" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1253 'fmul' 'lm_87' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1254 [2/3] (7.01ns)   --->   "%lm_88 = fmul i32 %window_3D_89_load_reload_read, i32 %tmp_89" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1254 'fmul' 'lm_88' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1255 [2/3] (7.01ns)   --->   "%lm_89 = fmul i32 %window_3D_90_load_reload_read, i32 %tmp_90" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1255 'fmul' 'lm_89' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1256 [2/3] (7.01ns)   --->   "%lm_90 = fmul i32 %window_3D_91_load_reload_read, i32 %tmp_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1256 'fmul' 'lm_90' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1257 [2/3] (7.01ns)   --->   "%lm_91 = fmul i32 %window_3D_92_load_reload_read, i32 %tmp_92" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1257 'fmul' 'lm_91' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1258 [2/3] (7.01ns)   --->   "%lm_92 = fmul i32 %window_3D_93_load_reload_read, i32 %tmp_93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1258 'fmul' 'lm_92' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1259 [2/3] (7.01ns)   --->   "%lm_93 = fmul i32 %window_3D_94_load_reload_read, i32 %tmp_94" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1259 'fmul' 'lm_93' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1260 [2/3] (7.01ns)   --->   "%lm_94 = fmul i32 %window_3D_95_load_reload_read, i32 %tmp_95" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1260 'fmul' 'lm_94' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1261 [2/3] (7.01ns)   --->   "%lm_95 = fmul i32 %window_3D_96_load_reload_read, i32 %tmp_96" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1261 'fmul' 'lm_95' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1262 [2/3] (7.01ns)   --->   "%lm_96 = fmul i32 %window_3D_97_load_reload_read, i32 %tmp_97" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1262 'fmul' 'lm_96' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1263 [2/3] (7.01ns)   --->   "%lm_97 = fmul i32 %window_3D_98_load_reload_read, i32 %tmp_98" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1263 'fmul' 'lm_97' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1264 [2/3] (7.01ns)   --->   "%lm_98 = fmul i32 %window_3D_99_load_reload_read, i32 %tmp_99" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1264 'fmul' 'lm_98' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1265 [2/3] (7.01ns)   --->   "%lm_99 = fmul i32 %window_3D_100_load_reload_read, i32 %tmp_100" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1265 'fmul' 'lm_99' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1266 [2/3] (7.01ns)   --->   "%lm_100 = fmul i32 %window_3D_101_load_reload_read, i32 %tmp_101" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1266 'fmul' 'lm_100' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1267 [2/3] (7.01ns)   --->   "%lm_101 = fmul i32 %window_3D_102_load_reload_read, i32 %tmp_102" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1267 'fmul' 'lm_101' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1268 [2/3] (7.01ns)   --->   "%lm_102 = fmul i32 %window_3D_103_load_reload_read, i32 %tmp_103" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1268 'fmul' 'lm_102' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1269 [2/3] (7.01ns)   --->   "%lm_103 = fmul i32 %window_3D_104_load_reload_read, i32 %tmp_104" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1269 'fmul' 'lm_103' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1270 [2/3] (7.01ns)   --->   "%lm_104 = fmul i32 %window_3D_105_load_reload_read, i32 %tmp_105" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1270 'fmul' 'lm_104' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1271 [2/3] (7.01ns)   --->   "%lm_105 = fmul i32 %window_3D_106_load_reload_read, i32 %tmp_106" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1271 'fmul' 'lm_105' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1272 [2/3] (7.01ns)   --->   "%lm_106 = fmul i32 %window_3D_107_load_reload_read, i32 %tmp_107" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1272 'fmul' 'lm_106' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1273 [2/3] (7.01ns)   --->   "%lm_107 = fmul i32 %window_3D_108_load_reload_read, i32 %tmp_108" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1273 'fmul' 'lm_107' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1274 [2/3] (7.01ns)   --->   "%lm_108 = fmul i32 %window_3D_109_load_reload_read, i32 %tmp_109" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1274 'fmul' 'lm_108' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1275 [2/3] (7.01ns)   --->   "%lm_109 = fmul i32 %window_3D_110_load_reload_read, i32 %tmp_110" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1275 'fmul' 'lm_109' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1276 [2/3] (7.01ns)   --->   "%lm_110 = fmul i32 %window_3D_111_load_reload_read, i32 %tmp_111" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1276 'fmul' 'lm_110' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1277 [2/3] (7.01ns)   --->   "%lm_111 = fmul i32 %window_3D_112_load_reload_read, i32 %tmp_112" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1277 'fmul' 'lm_111' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1278 [2/3] (7.01ns)   --->   "%lm_112 = fmul i32 %window_3D_113_load_reload_read, i32 %tmp_113" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1278 'fmul' 'lm_112' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1279 [2/3] (7.01ns)   --->   "%lm_113 = fmul i32 %window_3D_114_load_reload_read, i32 %tmp_114" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1279 'fmul' 'lm_113' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1280 [2/3] (7.01ns)   --->   "%lm_114 = fmul i32 %window_3D_115_load_reload_read, i32 %tmp_115" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1280 'fmul' 'lm_114' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1281 [2/3] (7.01ns)   --->   "%lm_115 = fmul i32 %window_3D_116_load_reload_read, i32 %tmp_116" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1281 'fmul' 'lm_115' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1282 [2/3] (7.01ns)   --->   "%lm_116 = fmul i32 %window_3D_117_load_reload_read, i32 %tmp_117" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1282 'fmul' 'lm_116' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1283 [2/3] (7.01ns)   --->   "%lm_117 = fmul i32 %window_3D_118_load_reload_read, i32 %tmp_118" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1283 'fmul' 'lm_117' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1284 [2/3] (7.01ns)   --->   "%lm_118 = fmul i32 %window_3D_119_load_reload_read, i32 %tmp_119" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1284 'fmul' 'lm_118' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1285 [2/3] (7.01ns)   --->   "%lm_119 = fmul i32 %window_3D_120_load_reload_read, i32 %tmp_120" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1285 'fmul' 'lm_119' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1286 [2/3] (7.01ns)   --->   "%lm_120 = fmul i32 %window_3D_121_load_reload_read, i32 %tmp_121" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1286 'fmul' 'lm_120' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1287 [2/3] (7.01ns)   --->   "%lm_121 = fmul i32 %window_3D_122_load_reload_read, i32 %tmp_122" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1287 'fmul' 'lm_121' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1288 [2/3] (7.01ns)   --->   "%lm_122 = fmul i32 %window_3D_123_load_reload_read, i32 %tmp_123" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1288 'fmul' 'lm_122' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1289 [2/3] (7.01ns)   --->   "%lm_123 = fmul i32 %window_3D_124_load_reload_read, i32 %tmp_124" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1289 'fmul' 'lm_123' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1290 [2/3] (7.01ns)   --->   "%lm_124 = fmul i32 %window_3D_125_load_reload_read, i32 %tmp_125" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1290 'fmul' 'lm_124' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1291 [2/3] (7.01ns)   --->   "%lm_125 = fmul i32 %window_3D_126_load_reload_read, i32 %tmp_126" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1291 'fmul' 'lm_125' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1292 [2/3] (7.01ns)   --->   "%lm_126 = fmul i32 %window_3D_127_load_reload_read, i32 %tmp_127" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1292 'fmul' 'lm_126' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1293 [2/3] (7.01ns)   --->   "%lm_127 = fmul i32 %window_3D_128_load_reload_read, i32 %tmp_128" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1293 'fmul' 'lm_127' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1294 [2/3] (7.01ns)   --->   "%lm_128 = fmul i32 %window_3D_129_load_reload_read, i32 %tmp_129" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1294 'fmul' 'lm_128' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1295 [2/3] (7.01ns)   --->   "%lm_129 = fmul i32 %window_3D_130_load_reload_read, i32 %tmp_130" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1295 'fmul' 'lm_129' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1296 [2/3] (7.01ns)   --->   "%lm_130 = fmul i32 %window_3D_131_load_reload_read, i32 %tmp_131" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1296 'fmul' 'lm_130' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1297 [2/3] (7.01ns)   --->   "%lm_131 = fmul i32 %window_3D_132_load_reload_read, i32 %tmp_132" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1297 'fmul' 'lm_131' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1298 [2/3] (7.01ns)   --->   "%lm_132 = fmul i32 %window_3D_133_load_reload_read, i32 %tmp_133" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1298 'fmul' 'lm_132' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1299 [2/3] (7.01ns)   --->   "%lm_133 = fmul i32 %window_3D_134_load_reload_read, i32 %tmp_134" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1299 'fmul' 'lm_133' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1300 [2/3] (7.01ns)   --->   "%lm_134 = fmul i32 %window_3D_135_load_reload_read, i32 %tmp_135" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1300 'fmul' 'lm_134' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1301 [2/3] (7.01ns)   --->   "%lm_135 = fmul i32 %window_3D_136_load_reload_read, i32 %tmp_136" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1301 'fmul' 'lm_135' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1302 [2/3] (7.01ns)   --->   "%lm_136 = fmul i32 %window_3D_137_load_reload_read, i32 %tmp_137" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1302 'fmul' 'lm_136' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1303 [2/3] (7.01ns)   --->   "%lm_137 = fmul i32 %window_3D_138_load_reload_read, i32 %tmp_138" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1303 'fmul' 'lm_137' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1304 [2/3] (7.01ns)   --->   "%lm_138 = fmul i32 %window_3D_139_load_reload_read, i32 %tmp_139" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1304 'fmul' 'lm_138' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1305 [2/3] (7.01ns)   --->   "%lm_139 = fmul i32 %window_3D_140_load_reload_read, i32 %tmp_140" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1305 'fmul' 'lm_139' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1306 [2/3] (7.01ns)   --->   "%lm_140 = fmul i32 %window_3D_141_load_reload_read, i32 %tmp_141" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1306 'fmul' 'lm_140' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1307 [2/3] (7.01ns)   --->   "%lm_141 = fmul i32 %window_3D_142_load_reload_read, i32 %tmp_142" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1307 'fmul' 'lm_141' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1308 [2/3] (7.01ns)   --->   "%lm_142 = fmul i32 %window_3D_143_load_reload_read, i32 %tmp_143" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1308 'fmul' 'lm_142' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1309 [2/3] (7.01ns)   --->   "%lm_143 = fmul i32 %window_3D_144_load_reload_read, i32 %tmp_144" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1309 'fmul' 'lm_143' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1310 [2/3] (7.01ns)   --->   "%lm_144 = fmul i32 %window_3D_145_load_reload_read, i32 %tmp_145" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1310 'fmul' 'lm_144' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1311 [2/3] (7.01ns)   --->   "%lm_145 = fmul i32 %window_3D_146_load_reload_read, i32 %tmp_146" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1311 'fmul' 'lm_145' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1312 [2/3] (7.01ns)   --->   "%lm_146 = fmul i32 %window_3D_147_load_reload_read, i32 %tmp_147" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1312 'fmul' 'lm_146' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1313 [2/3] (7.01ns)   --->   "%lm_147 = fmul i32 %window_3D_148_load_reload_read, i32 %tmp_148" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1313 'fmul' 'lm_147' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1314 [2/3] (7.01ns)   --->   "%lm_148 = fmul i32 %window_3D_149_load_reload_read, i32 %tmp_149" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1314 'fmul' 'lm_148' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1315 [2/3] (7.01ns)   --->   "%lm_149 = fmul i32 %window_3D_150_load_reload_read, i32 %tmp_150" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1315 'fmul' 'lm_149' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1316 [2/3] (7.01ns)   --->   "%lm_150 = fmul i32 %window_3D_151_load_reload_read, i32 %tmp_151" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1316 'fmul' 'lm_150' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1317 [2/3] (7.01ns)   --->   "%lm_151 = fmul i32 %window_3D_152_load_reload_read, i32 %tmp_152" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1317 'fmul' 'lm_151' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1318 [2/3] (7.01ns)   --->   "%lm_152 = fmul i32 %window_3D_153_load_reload_read, i32 %tmp_153" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1318 'fmul' 'lm_152' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1319 [2/3] (7.01ns)   --->   "%lm_153 = fmul i32 %window_3D_154_load_reload_read, i32 %tmp_154" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1319 'fmul' 'lm_153' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1320 [2/3] (7.01ns)   --->   "%lm_154 = fmul i32 %window_3D_155_load_reload_read, i32 %tmp_155" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1320 'fmul' 'lm_154' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1321 [2/3] (7.01ns)   --->   "%lm_155 = fmul i32 %window_3D_156_load_reload_read, i32 %tmp_156" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1321 'fmul' 'lm_155' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1322 [2/3] (7.01ns)   --->   "%lm_156 = fmul i32 %window_3D_157_load_reload_read, i32 %tmp_157" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1322 'fmul' 'lm_156' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1323 [2/3] (7.01ns)   --->   "%lm_157 = fmul i32 %window_3D_158_load_reload_read, i32 %tmp_158" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1323 'fmul' 'lm_157' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1324 [2/3] (7.01ns)   --->   "%lm_158 = fmul i32 %window_3D_159_load_reload_read, i32 %tmp_159" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1324 'fmul' 'lm_158' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1325 [2/3] (7.01ns)   --->   "%lm_159 = fmul i32 %window_3D_160_load_reload_read, i32 %tmp_160" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1325 'fmul' 'lm_159' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1326 [2/3] (7.01ns)   --->   "%lm_160 = fmul i32 %window_3D_161_load_reload_read, i32 %tmp_161" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1326 'fmul' 'lm_160' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1327 [2/3] (7.01ns)   --->   "%lm_161 = fmul i32 %window_3D_162_load_reload_read, i32 %tmp_162" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1327 'fmul' 'lm_161' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1328 [2/3] (7.01ns)   --->   "%lm_162 = fmul i32 %window_3D_163_load_reload_read, i32 %tmp_163" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1328 'fmul' 'lm_162' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1329 [2/3] (7.01ns)   --->   "%lm_163 = fmul i32 %window_3D_164_load_reload_read, i32 %tmp_164" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1329 'fmul' 'lm_163' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1330 [2/3] (7.01ns)   --->   "%lm_164 = fmul i32 %window_3D_165_load_reload_read, i32 %tmp_165" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1330 'fmul' 'lm_164' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1331 [2/3] (7.01ns)   --->   "%lm_165 = fmul i32 %window_3D_166_load_reload_read, i32 %tmp_166" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1331 'fmul' 'lm_165' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1332 [2/3] (7.01ns)   --->   "%lm_166 = fmul i32 %window_3D_167_load_reload_read, i32 %tmp_167" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1332 'fmul' 'lm_166' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1333 [2/3] (7.01ns)   --->   "%lm_167 = fmul i32 %window_3D_168_load_reload_read, i32 %tmp_168" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1333 'fmul' 'lm_167' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1334 [2/3] (7.01ns)   --->   "%lm_168 = fmul i32 %window_3D_169_load_reload_read, i32 %tmp_169" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1334 'fmul' 'lm_168' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1335 [2/3] (7.01ns)   --->   "%lm_169 = fmul i32 %window_3D_170_load_reload_read, i32 %tmp_170" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1335 'fmul' 'lm_169' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1336 [2/3] (7.01ns)   --->   "%lm_170 = fmul i32 %window_3D_171_load_reload_read, i32 %tmp_171" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1336 'fmul' 'lm_170' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1337 [2/3] (7.01ns)   --->   "%lm_171 = fmul i32 %window_3D_172_load_reload_read, i32 %tmp_172" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1337 'fmul' 'lm_171' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1338 [2/3] (7.01ns)   --->   "%lm_172 = fmul i32 %window_3D_173_load_reload_read, i32 %tmp_173" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1338 'fmul' 'lm_172' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1339 [2/3] (7.01ns)   --->   "%lm_173 = fmul i32 %window_3D_174_load_reload_read, i32 %tmp_174" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1339 'fmul' 'lm_173' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1340 [2/3] (7.01ns)   --->   "%lm_174 = fmul i32 %window_3D_175_load_reload_read, i32 %tmp_175" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1340 'fmul' 'lm_174' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1341 [2/3] (7.01ns)   --->   "%lm_175 = fmul i32 %window_3D_176_load_reload_read, i32 %tmp_176" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1341 'fmul' 'lm_175' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1342 [2/3] (7.01ns)   --->   "%lm_176 = fmul i32 %window_3D_177_load_reload_read, i32 %tmp_177" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1342 'fmul' 'lm_176' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1343 [2/3] (7.01ns)   --->   "%lm_177 = fmul i32 %window_3D_178_load_reload_read, i32 %tmp_178" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1343 'fmul' 'lm_177' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1344 [2/3] (7.01ns)   --->   "%lm_178 = fmul i32 %window_3D_179_load_reload_read, i32 %tmp_179" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1344 'fmul' 'lm_178' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1345 [2/3] (7.01ns)   --->   "%lm_179 = fmul i32 %window_3D_180_load_reload_read, i32 %tmp_180" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1345 'fmul' 'lm_179' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1346 [2/3] (7.01ns)   --->   "%lm_180 = fmul i32 %window_3D_181_load_reload_read, i32 %tmp_181" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1346 'fmul' 'lm_180' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1347 [2/3] (7.01ns)   --->   "%lm_181 = fmul i32 %window_3D_182_load_reload_read, i32 %tmp_182" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1347 'fmul' 'lm_181' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1348 [2/3] (7.01ns)   --->   "%lm_182 = fmul i32 %window_3D_183_load_reload_read, i32 %tmp_183" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1348 'fmul' 'lm_182' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1349 [2/3] (7.01ns)   --->   "%lm_183 = fmul i32 %window_3D_184_load_reload_read, i32 %tmp_184" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1349 'fmul' 'lm_183' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1350 [2/3] (7.01ns)   --->   "%lm_184 = fmul i32 %window_3D_185_load_reload_read, i32 %tmp_185" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1350 'fmul' 'lm_184' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1351 [2/3] (7.01ns)   --->   "%lm_185 = fmul i32 %window_3D_186_load_reload_read, i32 %tmp_186" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1351 'fmul' 'lm_185' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1352 [2/3] (7.01ns)   --->   "%lm_186 = fmul i32 %window_3D_187_load_reload_read, i32 %tmp_187" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1352 'fmul' 'lm_186' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1353 [2/3] (7.01ns)   --->   "%lm_187 = fmul i32 %window_3D_188_load_reload_read, i32 %tmp_188" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1353 'fmul' 'lm_187' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1354 [2/3] (7.01ns)   --->   "%lm_188 = fmul i32 %window_3D_189_load_reload_read, i32 %tmp_189" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1354 'fmul' 'lm_188' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1355 [2/3] (7.01ns)   --->   "%lm_189 = fmul i32 %window_3D_190_load_reload_read, i32 %tmp_190" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1355 'fmul' 'lm_189' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1356 [2/3] (7.01ns)   --->   "%lm_190 = fmul i32 %window_3D_191_load_reload_read, i32 %tmp_191" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1356 'fmul' 'lm_190' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1357 [2/3] (7.01ns)   --->   "%lm_191 = fmul i32 %window_3D_192_load_reload_read, i32 %tmp_192" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1357 'fmul' 'lm_191' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1358 [2/3] (7.01ns)   --->   "%lm_192 = fmul i32 %window_3D_193_load_reload_read, i32 %tmp_193" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1358 'fmul' 'lm_192' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1359 [2/3] (7.01ns)   --->   "%lm_193 = fmul i32 %window_3D_194_load_reload_read, i32 %tmp_194" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1359 'fmul' 'lm_193' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1360 [2/3] (7.01ns)   --->   "%lm_194 = fmul i32 %window_3D_195_load_reload_read, i32 %tmp_195" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1360 'fmul' 'lm_194' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1361 [2/3] (7.01ns)   --->   "%lm_195 = fmul i32 %window_3D_196_load_reload_read, i32 %tmp_196" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1361 'fmul' 'lm_195' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1362 [2/3] (7.01ns)   --->   "%lm_196 = fmul i32 %window_3D_197_load_reload_read, i32 %tmp_197" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1362 'fmul' 'lm_196' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1363 [2/3] (7.01ns)   --->   "%lm_197 = fmul i32 %window_3D_198_load_reload_read, i32 %tmp_198" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1363 'fmul' 'lm_197' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1364 [2/3] (7.01ns)   --->   "%lm_198 = fmul i32 %window_3D_199_load_reload_read, i32 %tmp_199" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1364 'fmul' 'lm_198' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1365 [2/3] (7.01ns)   --->   "%lm_199 = fmul i32 %window_3D_200_load_reload_read, i32 %tmp_200" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1365 'fmul' 'lm_199' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1366 [2/3] (7.01ns)   --->   "%lm_200 = fmul i32 %window_3D_201_load_reload_read, i32 %tmp_201" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1366 'fmul' 'lm_200' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1367 [2/3] (7.01ns)   --->   "%lm_201 = fmul i32 %window_3D_202_load_reload_read, i32 %tmp_202" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1367 'fmul' 'lm_201' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1368 [2/3] (7.01ns)   --->   "%lm_202 = fmul i32 %window_3D_203_load_reload_read, i32 %tmp_203" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1368 'fmul' 'lm_202' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1369 [2/3] (7.01ns)   --->   "%lm_203 = fmul i32 %window_3D_204_load_reload_read, i32 %tmp_204" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1369 'fmul' 'lm_203' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1370 [2/3] (7.01ns)   --->   "%lm_204 = fmul i32 %window_3D_205_load_reload_read, i32 %tmp_205" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1370 'fmul' 'lm_204' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1371 [2/3] (7.01ns)   --->   "%lm_205 = fmul i32 %window_3D_206_load_reload_read, i32 %tmp_206" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1371 'fmul' 'lm_205' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1372 [2/3] (7.01ns)   --->   "%lm_206 = fmul i32 %window_3D_207_load_reload_read, i32 %tmp_207" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1372 'fmul' 'lm_206' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1373 [2/3] (7.01ns)   --->   "%lm_207 = fmul i32 %window_3D_208_load_reload_read, i32 %tmp_208" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1373 'fmul' 'lm_207' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1374 [2/3] (7.01ns)   --->   "%lm_208 = fmul i32 %window_3D_209_load_reload_read, i32 %tmp_209" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1374 'fmul' 'lm_208' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1375 [2/3] (7.01ns)   --->   "%lm_209 = fmul i32 %window_3D_210_load_reload_read, i32 %tmp_210" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1375 'fmul' 'lm_209' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1376 [2/3] (7.01ns)   --->   "%lm_210 = fmul i32 %window_3D_211_load_reload_read, i32 %tmp_211" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1376 'fmul' 'lm_210' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1377 [2/3] (7.01ns)   --->   "%lm_211 = fmul i32 %window_3D_212_load_reload_read, i32 %tmp_212" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1377 'fmul' 'lm_211' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1378 [2/3] (7.01ns)   --->   "%lm_212 = fmul i32 %window_3D_213_load_reload_read, i32 %tmp_213" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1378 'fmul' 'lm_212' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1379 [2/3] (7.01ns)   --->   "%lm_213 = fmul i32 %window_3D_214_load_reload_read, i32 %tmp_214" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1379 'fmul' 'lm_213' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1380 [2/3] (7.01ns)   --->   "%lm_214 = fmul i32 %window_3D_215_load_reload_read, i32 %tmp_215" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1380 'fmul' 'lm_214' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1381 [2/3] (7.01ns)   --->   "%lm_215 = fmul i32 %window_3D_216_load_reload_read, i32 %tmp_216" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1381 'fmul' 'lm_215' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1382 [2/3] (7.01ns)   --->   "%lm_216 = fmul i32 %window_3D_217_load_reload_read, i32 %tmp_217" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1382 'fmul' 'lm_216' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1383 [2/3] (7.01ns)   --->   "%lm_217 = fmul i32 %window_3D_218_load_reload_read, i32 %tmp_218" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1383 'fmul' 'lm_217' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1384 [2/3] (7.01ns)   --->   "%lm_218 = fmul i32 %window_3D_219_load_reload_read, i32 %tmp_219" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1384 'fmul' 'lm_218' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1385 [2/3] (7.01ns)   --->   "%lm_219 = fmul i32 %window_3D_220_load_reload_read, i32 %tmp_220" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1385 'fmul' 'lm_219' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1386 [2/3] (7.01ns)   --->   "%lm_220 = fmul i32 %window_3D_221_load_reload_read, i32 %tmp_221" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1386 'fmul' 'lm_220' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1387 [2/3] (7.01ns)   --->   "%lm_221 = fmul i32 %window_3D_222_load_reload_read, i32 %tmp_222" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1387 'fmul' 'lm_221' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1388 [2/3] (7.01ns)   --->   "%lm_222 = fmul i32 %window_3D_223_load_reload_read, i32 %tmp_223" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1388 'fmul' 'lm_222' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1389 [2/3] (7.01ns)   --->   "%lm_223 = fmul i32 %window_3D_224_load_reload_read, i32 %tmp_224" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1389 'fmul' 'lm_223' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1390 [2/3] (7.01ns)   --->   "%lm_224 = fmul i32 %window_3D_225_load_reload_read, i32 %tmp_225" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1390 'fmul' 'lm_224' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1391 [2/3] (7.01ns)   --->   "%lm_225 = fmul i32 %window_3D_226_load_reload_read, i32 %tmp_226" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1391 'fmul' 'lm_225' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1392 [2/3] (7.01ns)   --->   "%lm_226 = fmul i32 %window_3D_227_load_reload_read, i32 %tmp_227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1392 'fmul' 'lm_226' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1393 [2/3] (7.01ns)   --->   "%lm_227 = fmul i32 %window_3D_228_load_reload_read, i32 %tmp_228" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1393 'fmul' 'lm_227' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1394 [2/3] (7.01ns)   --->   "%lm_228 = fmul i32 %window_3D_229_load_reload_read, i32 %tmp_229" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1394 'fmul' 'lm_228' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1395 [2/3] (7.01ns)   --->   "%lm_229 = fmul i32 %window_3D_230_load_reload_read, i32 %tmp_230" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1395 'fmul' 'lm_229' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1396 [2/3] (7.01ns)   --->   "%lm_230 = fmul i32 %window_3D_231_load_reload_read, i32 %tmp_231" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1396 'fmul' 'lm_230' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1397 [2/3] (7.01ns)   --->   "%lm_231 = fmul i32 %window_3D_232_load_reload_read, i32 %tmp_232" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1397 'fmul' 'lm_231' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1398 [2/3] (7.01ns)   --->   "%lm_232 = fmul i32 %window_3D_233_load_reload_read, i32 %tmp_233" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1398 'fmul' 'lm_232' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1399 [2/3] (7.01ns)   --->   "%lm_233 = fmul i32 %window_3D_234_load_reload_read, i32 %tmp_234" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1399 'fmul' 'lm_233' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1400 [2/3] (7.01ns)   --->   "%lm_234 = fmul i32 %window_3D_235_load_reload_read, i32 %tmp_235" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1400 'fmul' 'lm_234' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1401 [2/3] (7.01ns)   --->   "%lm_235 = fmul i32 %window_3D_236_load_reload_read, i32 %tmp_236" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1401 'fmul' 'lm_235' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1402 [2/3] (7.01ns)   --->   "%lm_236 = fmul i32 %window_3D_237_load_reload_read, i32 %tmp_237" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1402 'fmul' 'lm_236' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1403 [2/3] (7.01ns)   --->   "%lm_237 = fmul i32 %window_3D_238_load_reload_read, i32 %tmp_238" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1403 'fmul' 'lm_237' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1404 [2/3] (7.01ns)   --->   "%lm_238 = fmul i32 %window_3D_239_load_reload_read, i32 %tmp_239" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1404 'fmul' 'lm_238' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1405 [2/3] (7.01ns)   --->   "%lm_239 = fmul i32 %window_3D_240_load_reload_read, i32 %tmp_240" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1405 'fmul' 'lm_239' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1406 [2/3] (7.01ns)   --->   "%lm_240 = fmul i32 %window_3D_241_load_reload_read, i32 %tmp_241" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1406 'fmul' 'lm_240' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1407 [2/3] (7.01ns)   --->   "%lm_241 = fmul i32 %window_3D_242_load_reload_read, i32 %tmp_242" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1407 'fmul' 'lm_241' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1408 [2/3] (7.01ns)   --->   "%lm_242 = fmul i32 %window_3D_243_load_reload_read, i32 %tmp_243" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1408 'fmul' 'lm_242' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1409 [2/3] (7.01ns)   --->   "%lm_243 = fmul i32 %window_3D_244_load_reload_read, i32 %tmp_244" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1409 'fmul' 'lm_243' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1410 [2/3] (7.01ns)   --->   "%lm_244 = fmul i32 %window_3D_245_load_reload_read, i32 %tmp_245" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1410 'fmul' 'lm_244' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1411 [2/3] (7.01ns)   --->   "%lm_245 = fmul i32 %window_3D_246_load_reload_read, i32 %tmp_246" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1411 'fmul' 'lm_245' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1412 [2/3] (7.01ns)   --->   "%lm_246 = fmul i32 %window_3D_247_load_reload_read, i32 %tmp_247" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1412 'fmul' 'lm_246' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1413 [2/3] (7.01ns)   --->   "%lm_247 = fmul i32 %window_3D_248_load_reload_read, i32 %tmp_248" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1413 'fmul' 'lm_247' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1414 [2/3] (7.01ns)   --->   "%lm_248 = fmul i32 %window_3D_249_load_reload_read, i32 %tmp_249" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1414 'fmul' 'lm_248' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1415 [2/3] (7.01ns)   --->   "%lm_249 = fmul i32 %window_3D_250_load_reload_read, i32 %tmp_250" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1415 'fmul' 'lm_249' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1416 [2/3] (7.01ns)   --->   "%lm_250 = fmul i32 %window_3D_251_load_reload_read, i32 %tmp_251" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1416 'fmul' 'lm_250' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1417 [2/3] (7.01ns)   --->   "%lm_251 = fmul i32 %window_3D_252_load_reload_read, i32 %tmp_252" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1417 'fmul' 'lm_251' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1418 [2/3] (7.01ns)   --->   "%lm_252 = fmul i32 %window_3D_253_load_reload_read, i32 %tmp_253" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1418 'fmul' 'lm_252' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1419 [2/3] (7.01ns)   --->   "%lm_253 = fmul i32 %window_3D_254_load_reload_read, i32 %tmp_254" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1419 'fmul' 'lm_253' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1420 [2/3] (7.01ns)   --->   "%lm_254 = fmul i32 %window_3D_255_load_reload_read, i32 %tmp_255" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1420 'fmul' 'lm_254' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1421 [2/3] (7.01ns)   --->   "%lm_255 = fmul i32 %window_3D_256_load_reload_read, i32 %tmp_256" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1421 'fmul' 'lm_255' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1422 [2/3] (7.01ns)   --->   "%lm_256 = fmul i32 %window_3D_257_load_reload_read, i32 %tmp_257" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1422 'fmul' 'lm_256' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1423 [2/3] (7.01ns)   --->   "%lm_257 = fmul i32 %window_3D_258_load_reload_read, i32 %tmp_258" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1423 'fmul' 'lm_257' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1424 [2/3] (7.01ns)   --->   "%lm_258 = fmul i32 %window_3D_259_load_reload_read, i32 %tmp_259" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1424 'fmul' 'lm_258' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1425 [2/3] (7.01ns)   --->   "%lm_259 = fmul i32 %window_3D_260_load_reload_read, i32 %tmp_260" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1425 'fmul' 'lm_259' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1426 [2/3] (7.01ns)   --->   "%lm_260 = fmul i32 %window_3D_261_load_reload_read, i32 %tmp_261" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1426 'fmul' 'lm_260' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1427 [2/3] (7.01ns)   --->   "%lm_261 = fmul i32 %window_3D_262_load_reload_read, i32 %tmp_262" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1427 'fmul' 'lm_261' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1428 [2/3] (7.01ns)   --->   "%lm_262 = fmul i32 %window_3D_263_load_reload_read, i32 %tmp_263" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1428 'fmul' 'lm_262' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1429 [2/3] (7.01ns)   --->   "%lm_263 = fmul i32 %window_3D_264_load_reload_read, i32 %tmp_264" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1429 'fmul' 'lm_263' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1430 [2/3] (7.01ns)   --->   "%lm_264 = fmul i32 %window_3D_265_load_reload_read, i32 %tmp_265" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1430 'fmul' 'lm_264' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1431 [2/3] (7.01ns)   --->   "%lm_265 = fmul i32 %window_3D_266_load_reload_read, i32 %tmp_266" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1431 'fmul' 'lm_265' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1432 [2/3] (7.01ns)   --->   "%lm_266 = fmul i32 %window_3D_267_load_reload_read, i32 %tmp_267" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1432 'fmul' 'lm_266' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1433 [2/3] (7.01ns)   --->   "%lm_267 = fmul i32 %window_3D_268_load_reload_read, i32 %tmp_268" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1433 'fmul' 'lm_267' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1434 [2/3] (7.01ns)   --->   "%lm_268 = fmul i32 %window_3D_269_load_reload_read, i32 %tmp_269" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1434 'fmul' 'lm_268' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1435 [2/3] (7.01ns)   --->   "%lm_269 = fmul i32 %window_3D_270_load_reload_read, i32 %tmp_270" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1435 'fmul' 'lm_269' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1436 [2/3] (7.01ns)   --->   "%lm_270 = fmul i32 %window_3D_271_load_reload_read, i32 %tmp_271" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1436 'fmul' 'lm_270' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1437 [2/3] (7.01ns)   --->   "%lm_271 = fmul i32 %window_3D_272_load_reload_read, i32 %tmp_272" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1437 'fmul' 'lm_271' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1438 [2/3] (7.01ns)   --->   "%lm_272 = fmul i32 %window_3D_273_load_reload_read, i32 %tmp_273" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1438 'fmul' 'lm_272' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1439 [2/3] (7.01ns)   --->   "%lm_273 = fmul i32 %window_3D_274_load_reload_read, i32 %tmp_274" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1439 'fmul' 'lm_273' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1440 [2/3] (7.01ns)   --->   "%lm_274 = fmul i32 %window_3D_275_load_reload_read, i32 %tmp_275" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1440 'fmul' 'lm_274' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1441 [2/3] (7.01ns)   --->   "%lm_275 = fmul i32 %window_3D_276_load_reload_read, i32 %tmp_276" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1441 'fmul' 'lm_275' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1442 [2/3] (7.01ns)   --->   "%lm_276 = fmul i32 %window_3D_277_load_reload_read, i32 %tmp_277" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1442 'fmul' 'lm_276' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1443 [2/3] (7.01ns)   --->   "%lm_277 = fmul i32 %window_3D_278_load_reload_read, i32 %tmp_278" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1443 'fmul' 'lm_277' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1444 [2/3] (7.01ns)   --->   "%lm_278 = fmul i32 %window_3D_279_load_reload_read, i32 %tmp_279" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1444 'fmul' 'lm_278' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1445 [2/3] (7.01ns)   --->   "%lm_279 = fmul i32 %window_3D_280_load_reload_read, i32 %tmp_280" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1445 'fmul' 'lm_279' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1446 [2/3] (7.01ns)   --->   "%lm_280 = fmul i32 %window_3D_281_load_reload_read, i32 %tmp_281" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1446 'fmul' 'lm_280' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1447 [2/3] (7.01ns)   --->   "%lm_281 = fmul i32 %window_3D_282_load_reload_read, i32 %tmp_282" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1447 'fmul' 'lm_281' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1448 [2/3] (7.01ns)   --->   "%lm_282 = fmul i32 %window_3D_283_load_reload_read, i32 %tmp_283" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1448 'fmul' 'lm_282' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1449 [2/3] (7.01ns)   --->   "%lm_283 = fmul i32 %window_3D_284_load_reload_read, i32 %tmp_284" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1449 'fmul' 'lm_283' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1450 [2/3] (7.01ns)   --->   "%lm_284 = fmul i32 %window_3D_285_load_reload_read, i32 %tmp_285" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1450 'fmul' 'lm_284' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1451 [2/3] (7.01ns)   --->   "%lm_285 = fmul i32 %window_3D_286_load_reload_read, i32 %tmp_286" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1451 'fmul' 'lm_285' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1452 [2/3] (7.01ns)   --->   "%lm_286 = fmul i32 %window_3D_287_load_reload_read, i32 %tmp_287" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1452 'fmul' 'lm_286' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [2/3] (7.01ns)   --->   "%lm_287 = fmul i32 %window_3D_288_load_reload_read, i32 %tmp_288" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1453 'fmul' 'lm_287' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1454 [2/3] (7.01ns)   --->   "%lm_288 = fmul i32 %window_3D_289_load_reload_read, i32 %tmp_289" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1454 'fmul' 'lm_288' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1455 [2/3] (7.01ns)   --->   "%lm_289 = fmul i32 %window_3D_290_load_reload_read, i32 %tmp_290" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1455 'fmul' 'lm_289' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1456 [2/3] (7.01ns)   --->   "%lm_290 = fmul i32 %window_3D_291_load_reload_read, i32 %tmp_291" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1456 'fmul' 'lm_290' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1457 [2/3] (7.01ns)   --->   "%lm_291 = fmul i32 %window_3D_292_load_reload_read, i32 %tmp_292" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1457 'fmul' 'lm_291' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1458 [2/3] (7.01ns)   --->   "%lm_292 = fmul i32 %window_3D_293_load_reload_read, i32 %tmp_293" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1458 'fmul' 'lm_292' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1459 [2/3] (7.01ns)   --->   "%lm_293 = fmul i32 %window_3D_294_load_reload_read, i32 %tmp_294" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1459 'fmul' 'lm_293' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1460 [2/3] (7.01ns)   --->   "%lm_294 = fmul i32 %window_3D_295_load_reload_read, i32 %tmp_295" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1460 'fmul' 'lm_294' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [2/3] (7.01ns)   --->   "%lm_295 = fmul i32 %window_3D_296_load_reload_read, i32 %tmp_296" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1461 'fmul' 'lm_295' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1462 [2/3] (7.01ns)   --->   "%lm_296 = fmul i32 %window_3D_297_load_reload_read, i32 %tmp_297" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1462 'fmul' 'lm_296' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1463 [2/3] (7.01ns)   --->   "%lm_297 = fmul i32 %window_3D_298_load_reload_read, i32 %tmp_298" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1463 'fmul' 'lm_297' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1464 [2/3] (7.01ns)   --->   "%lm_298 = fmul i32 %window_3D_299_load_reload_read, i32 %tmp_299" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1464 'fmul' 'lm_298' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1465 [2/3] (7.01ns)   --->   "%lm_299 = fmul i32 %window_3D_300_load_reload_read, i32 %tmp_300" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1465 'fmul' 'lm_299' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1466 [2/3] (7.01ns)   --->   "%lm_300 = fmul i32 %window_3D_301_load_reload_read, i32 %tmp_301" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1466 'fmul' 'lm_300' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1467 [2/3] (7.01ns)   --->   "%lm_301 = fmul i32 %window_3D_302_load_reload_read, i32 %tmp_302" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1467 'fmul' 'lm_301' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1468 [2/3] (7.01ns)   --->   "%lm_302 = fmul i32 %window_3D_303_load_reload_read, i32 %tmp_303" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1468 'fmul' 'lm_302' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1469 [2/3] (7.01ns)   --->   "%lm_303 = fmul i32 %window_3D_304_load_reload_read, i32 %tmp_304" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1469 'fmul' 'lm_303' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1470 [2/3] (7.01ns)   --->   "%lm_304 = fmul i32 %window_3D_305_load_reload_read, i32 %tmp_305" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1470 'fmul' 'lm_304' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1471 [2/3] (7.01ns)   --->   "%lm_305 = fmul i32 %window_3D_306_load_reload_read, i32 %tmp_306" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1471 'fmul' 'lm_305' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1472 [2/3] (7.01ns)   --->   "%lm_306 = fmul i32 %window_3D_307_load_reload_read, i32 %tmp_307" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1472 'fmul' 'lm_306' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1473 [2/3] (7.01ns)   --->   "%lm_307 = fmul i32 %window_3D_308_load_reload_read, i32 %tmp_308" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1473 'fmul' 'lm_307' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [2/3] (7.01ns)   --->   "%lm_308 = fmul i32 %window_3D_309_load_reload_read, i32 %tmp_309" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1474 'fmul' 'lm_308' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1475 [2/3] (7.01ns)   --->   "%lm_309 = fmul i32 %window_3D_310_load_reload_read, i32 %tmp_310" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1475 'fmul' 'lm_309' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1476 [2/3] (7.01ns)   --->   "%lm_310 = fmul i32 %window_3D_311_load_reload_read, i32 %tmp_311" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1476 'fmul' 'lm_310' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [2/3] (7.01ns)   --->   "%lm_311 = fmul i32 %window_3D_312_load_reload_read, i32 %tmp_312" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1477 'fmul' 'lm_311' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1478 [2/3] (7.01ns)   --->   "%lm_312 = fmul i32 %window_3D_313_load_reload_read, i32 %tmp_313" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1478 'fmul' 'lm_312' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1479 [2/3] (7.01ns)   --->   "%lm_313 = fmul i32 %window_3D_314_load_reload_read, i32 %tmp_314" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1479 'fmul' 'lm_313' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1480 [2/3] (7.01ns)   --->   "%lm_314 = fmul i32 %window_3D_315_load_reload_read, i32 %tmp_315" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1480 'fmul' 'lm_314' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1481 [2/3] (7.01ns)   --->   "%lm_315 = fmul i32 %window_3D_316_load_reload_read, i32 %tmp_316" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1481 'fmul' 'lm_315' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1482 [2/3] (7.01ns)   --->   "%lm_316 = fmul i32 %window_3D_317_load_reload_read, i32 %tmp_317" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1482 'fmul' 'lm_316' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1483 [2/3] (7.01ns)   --->   "%lm_317 = fmul i32 %window_3D_318_load_reload_read, i32 %tmp_318" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1483 'fmul' 'lm_317' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1484 [2/3] (7.01ns)   --->   "%lm_318 = fmul i32 %window_3D_319_load_reload_read, i32 %tmp_319" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1484 'fmul' 'lm_318' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1485 [2/3] (7.01ns)   --->   "%lm_319 = fmul i32 %window_3D_320_load_reload_read, i32 %tmp_320" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1485 'fmul' 'lm_319' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1486 [2/3] (7.01ns)   --->   "%lm_320 = fmul i32 %window_3D_321_load_reload_read, i32 %tmp_321" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1486 'fmul' 'lm_320' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1487 [2/3] (7.01ns)   --->   "%lm_321 = fmul i32 %window_3D_322_load_reload_read, i32 %tmp_322" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1487 'fmul' 'lm_321' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1488 [2/3] (7.01ns)   --->   "%lm_322 = fmul i32 %window_3D_323_load_reload_read, i32 %tmp_323" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1488 'fmul' 'lm_322' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1489 [2/3] (7.01ns)   --->   "%lm_323 = fmul i32 %window_3D_324_load_reload_read, i32 %tmp_324" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1489 'fmul' 'lm_323' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1490 [2/3] (7.01ns)   --->   "%lm_324 = fmul i32 %window_3D_325_load_reload_read, i32 %tmp_325" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1490 'fmul' 'lm_324' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1491 [2/3] (7.01ns)   --->   "%lm_325 = fmul i32 %window_3D_326_load_reload_read, i32 %tmp_326" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1491 'fmul' 'lm_325' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1492 [2/3] (7.01ns)   --->   "%lm_326 = fmul i32 %window_3D_327_load_reload_read, i32 %tmp_327" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1492 'fmul' 'lm_326' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1493 [2/3] (7.01ns)   --->   "%lm_327 = fmul i32 %window_3D_328_load_reload_read, i32 %tmp_328" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1493 'fmul' 'lm_327' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1494 [2/3] (7.01ns)   --->   "%lm_328 = fmul i32 %window_3D_329_load_reload_read, i32 %tmp_329" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1494 'fmul' 'lm_328' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1495 [2/3] (7.01ns)   --->   "%lm_329 = fmul i32 %window_3D_330_load_reload_read, i32 %tmp_330" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1495 'fmul' 'lm_329' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1496 [2/3] (7.01ns)   --->   "%lm_330 = fmul i32 %window_3D_331_load_reload_read, i32 %tmp_331" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1496 'fmul' 'lm_330' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1497 [2/3] (7.01ns)   --->   "%lm_331 = fmul i32 %window_3D_332_load_reload_read, i32 %tmp_332" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1497 'fmul' 'lm_331' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1498 [2/3] (7.01ns)   --->   "%lm_332 = fmul i32 %window_3D_333_load_reload_read, i32 %tmp_333" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1498 'fmul' 'lm_332' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1499 [2/3] (7.01ns)   --->   "%lm_333 = fmul i32 %window_3D_334_load_reload_read, i32 %tmp_334" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1499 'fmul' 'lm_333' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1500 [2/3] (7.01ns)   --->   "%lm_334 = fmul i32 %window_3D_335_load_reload_read, i32 %tmp_335" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1500 'fmul' 'lm_334' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1501 [2/3] (7.01ns)   --->   "%lm_335 = fmul i32 %window_3D_336_load_reload_read, i32 %tmp_336" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1501 'fmul' 'lm_335' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1502 [2/3] (7.01ns)   --->   "%lm_336 = fmul i32 %window_3D_337_load_reload_read, i32 %tmp_337" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1502 'fmul' 'lm_336' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1503 [2/3] (7.01ns)   --->   "%lm_337 = fmul i32 %window_3D_338_load_reload_read, i32 %tmp_338" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1503 'fmul' 'lm_337' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1504 [2/3] (7.01ns)   --->   "%lm_338 = fmul i32 %window_3D_339_load_reload_read, i32 %tmp_339" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1504 'fmul' 'lm_338' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1505 [2/3] (7.01ns)   --->   "%lm_339 = fmul i32 %window_3D_340_load_reload_read, i32 %tmp_340" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1505 'fmul' 'lm_339' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1506 [2/3] (7.01ns)   --->   "%lm_340 = fmul i32 %window_3D_341_load_reload_read, i32 %tmp_341" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1506 'fmul' 'lm_340' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1507 [2/3] (7.01ns)   --->   "%lm_341 = fmul i32 %window_3D_342_load_reload_read, i32 %tmp_342" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1507 'fmul' 'lm_341' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1508 [2/3] (7.01ns)   --->   "%lm_342 = fmul i32 %window_3D_343_load_reload_read, i32 %tmp_343" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1508 'fmul' 'lm_342' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1509 [2/3] (7.01ns)   --->   "%lm_343 = fmul i32 %window_3D_344_load_reload_read, i32 %tmp_344" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1509 'fmul' 'lm_343' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1510 [2/3] (7.01ns)   --->   "%lm_344 = fmul i32 %window_3D_345_load_reload_read, i32 %tmp_345" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1510 'fmul' 'lm_344' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1511 [2/3] (7.01ns)   --->   "%lm_345 = fmul i32 %window_3D_346_load_reload_read, i32 %tmp_346" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1511 'fmul' 'lm_345' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1512 [2/3] (7.01ns)   --->   "%lm_346 = fmul i32 %window_3D_347_load_reload_read, i32 %tmp_347" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1512 'fmul' 'lm_346' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1513 [2/3] (7.01ns)   --->   "%lm_347 = fmul i32 %window_3D_348_load_reload_read, i32 %tmp_348" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1513 'fmul' 'lm_347' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1514 [2/3] (7.01ns)   --->   "%lm_348 = fmul i32 %window_3D_349_load_reload_read, i32 %tmp_349" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1514 'fmul' 'lm_348' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1515 [2/3] (7.01ns)   --->   "%lm_349 = fmul i32 %window_3D_350_load_reload_read, i32 %tmp_350" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1515 'fmul' 'lm_349' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1516 [2/3] (7.01ns)   --->   "%lm_350 = fmul i32 %window_3D_351_load_reload_read, i32 %tmp_351" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1516 'fmul' 'lm_350' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1517 [2/3] (7.01ns)   --->   "%lm_351 = fmul i32 %window_3D_352_load_reload_read, i32 %tmp_352" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1517 'fmul' 'lm_351' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1518 [2/3] (7.01ns)   --->   "%lm_352 = fmul i32 %window_3D_353_load_reload_read, i32 %tmp_353" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1518 'fmul' 'lm_352' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1519 [2/3] (7.01ns)   --->   "%lm_353 = fmul i32 %window_3D_354_load_reload_read, i32 %tmp_354" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1519 'fmul' 'lm_353' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1520 [2/3] (7.01ns)   --->   "%lm_354 = fmul i32 %window_3D_355_load_reload_read, i32 %tmp_355" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1520 'fmul' 'lm_354' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1521 [2/3] (7.01ns)   --->   "%lm_355 = fmul i32 %window_3D_356_load_reload_read, i32 %tmp_356" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1521 'fmul' 'lm_355' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1522 [2/3] (7.01ns)   --->   "%lm_356 = fmul i32 %window_3D_357_load_reload_read, i32 %tmp_357" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1522 'fmul' 'lm_356' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1523 [2/3] (7.01ns)   --->   "%lm_357 = fmul i32 %window_3D_358_load_reload_read, i32 %tmp_358" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1523 'fmul' 'lm_357' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1524 [2/3] (7.01ns)   --->   "%lm_358 = fmul i32 %window_3D_359_load_reload_read, i32 %tmp_359" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1524 'fmul' 'lm_358' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1525 [2/3] (7.01ns)   --->   "%lm_359 = fmul i32 %window_3D_360_load_reload_read, i32 %tmp_360" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1525 'fmul' 'lm_359' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1526 [2/3] (7.01ns)   --->   "%lm_360 = fmul i32 %window_3D_361_load_reload_read, i32 %tmp_361" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1526 'fmul' 'lm_360' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1527 [2/3] (7.01ns)   --->   "%lm_361 = fmul i32 %window_3D_362_load_reload_read, i32 %tmp_362" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1527 'fmul' 'lm_361' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 1528 [1/3] (7.01ns)   --->   "%lm = fmul i32 %window_3D_load_reload_read, i32 %tmp_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1528 'fmul' 'lm' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1529 [1/3] (7.01ns)   --->   "%lm_1 = fmul i32 %window_3D_1_load_reload_read, i32 %tmp_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1529 'fmul' 'lm_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1530 [1/3] (7.01ns)   --->   "%lm_2 = fmul i32 %window_3D_2_load_reload_read, i32 %tmp_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1530 'fmul' 'lm_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1531 [1/3] (7.01ns)   --->   "%lm_3 = fmul i32 %window_3D_3_load_reload_read, i32 %tmp_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1531 'fmul' 'lm_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1532 [1/3] (7.01ns)   --->   "%lm_4 = fmul i32 %window_3D_4_load_reload_read, i32 %tmp_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1532 'fmul' 'lm_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1533 [1/3] (7.01ns)   --->   "%lm_5 = fmul i32 %window_3D_5_load_reload_read, i32 %tmp_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1533 'fmul' 'lm_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1534 [1/3] (7.01ns)   --->   "%lm_6 = fmul i32 %window_3D_6_load_reload_read, i32 %tmp_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1534 'fmul' 'lm_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1535 [1/3] (7.01ns)   --->   "%lm_7 = fmul i32 %window_3D_7_load_reload_read, i32 %tmp_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1535 'fmul' 'lm_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1536 [1/3] (7.01ns)   --->   "%lm_8 = fmul i32 %window_3D_8_load_reload_read, i32 %tmp_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1536 'fmul' 'lm_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1537 [1/3] (7.01ns)   --->   "%lm_9 = fmul i32 %window_3D_9_load_reload_read, i32 %tmp_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1537 'fmul' 'lm_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1538 [1/3] (7.01ns)   --->   "%lm_s = fmul i32 %window_3D_10_load_reload_read, i32 %tmp_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1538 'fmul' 'lm_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1539 [1/3] (7.01ns)   --->   "%lm_10 = fmul i32 %window_3D_11_load_reload_read, i32 %tmp_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1539 'fmul' 'lm_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1540 [1/3] (7.01ns)   --->   "%lm_11 = fmul i32 %window_3D_12_load_reload_read, i32 %tmp_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1540 'fmul' 'lm_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1541 [1/3] (7.01ns)   --->   "%lm_12 = fmul i32 %window_3D_13_load_reload_read, i32 %tmp_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1541 'fmul' 'lm_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1542 [1/3] (7.01ns)   --->   "%lm_13 = fmul i32 %window_3D_14_load_reload_read, i32 %tmp_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1542 'fmul' 'lm_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1543 [1/3] (7.01ns)   --->   "%lm_14 = fmul i32 %window_3D_15_load_reload_read, i32 %tmp_15" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1543 'fmul' 'lm_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1544 [1/3] (7.01ns)   --->   "%lm_15 = fmul i32 %window_3D_16_load_reload_read, i32 %tmp_16" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1544 'fmul' 'lm_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1545 [1/3] (7.01ns)   --->   "%lm_16 = fmul i32 %window_3D_17_load_reload_read, i32 %tmp_17" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1545 'fmul' 'lm_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1546 [1/3] (7.01ns)   --->   "%lm_17 = fmul i32 %window_3D_18_load_reload_read, i32 %tmp_18" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1546 'fmul' 'lm_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1547 [1/3] (7.01ns)   --->   "%lm_18 = fmul i32 %window_3D_19_load_reload_read, i32 %tmp_19" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1547 'fmul' 'lm_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1548 [1/3] (7.01ns)   --->   "%lm_19 = fmul i32 %window_3D_20_load_reload_read, i32 %tmp_20" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1548 'fmul' 'lm_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1549 [1/3] (7.01ns)   --->   "%lm_20 = fmul i32 %window_3D_21_load_reload_read, i32 %tmp_21" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1549 'fmul' 'lm_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1550 [1/3] (7.01ns)   --->   "%lm_21 = fmul i32 %window_3D_22_load_reload_read, i32 %tmp_22" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1550 'fmul' 'lm_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1551 [1/3] (7.01ns)   --->   "%lm_22 = fmul i32 %window_3D_23_load_reload_read, i32 %tmp_23" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1551 'fmul' 'lm_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1552 [1/3] (7.01ns)   --->   "%lm_23 = fmul i32 %window_3D_24_load_reload_read, i32 %tmp_24" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1552 'fmul' 'lm_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1553 [1/3] (7.01ns)   --->   "%lm_24 = fmul i32 %window_3D_25_load_reload_read, i32 %tmp_25" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1553 'fmul' 'lm_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1554 [1/3] (7.01ns)   --->   "%lm_25 = fmul i32 %window_3D_26_load_reload_read, i32 %tmp_26" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1554 'fmul' 'lm_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1555 [1/3] (7.01ns)   --->   "%lm_26 = fmul i32 %window_3D_27_load_reload_read, i32 %tmp_27" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1555 'fmul' 'lm_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1556 [1/3] (7.01ns)   --->   "%lm_27 = fmul i32 %window_3D_28_load_reload_read, i32 %tmp_28" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1556 'fmul' 'lm_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1557 [1/3] (7.01ns)   --->   "%lm_28 = fmul i32 %window_3D_29_load_reload_read, i32 %tmp_29" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1557 'fmul' 'lm_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1558 [1/3] (7.01ns)   --->   "%lm_29 = fmul i32 %window_3D_30_load_reload_read, i32 %tmp_30" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1558 'fmul' 'lm_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1559 [1/3] (7.01ns)   --->   "%lm_30 = fmul i32 %window_3D_31_load_reload_read, i32 %tmp_31" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1559 'fmul' 'lm_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1560 [1/3] (7.01ns)   --->   "%lm_31 = fmul i32 %window_3D_32_load_reload_read, i32 %tmp_32" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1560 'fmul' 'lm_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1561 [1/3] (7.01ns)   --->   "%lm_32 = fmul i32 %window_3D_33_load_reload_read, i32 %tmp_33" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1561 'fmul' 'lm_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1562 [1/3] (7.01ns)   --->   "%lm_33 = fmul i32 %window_3D_34_load_reload_read, i32 %tmp_34" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1562 'fmul' 'lm_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1563 [1/3] (7.01ns)   --->   "%lm_34 = fmul i32 %window_3D_35_load_reload_read, i32 %tmp_35" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1563 'fmul' 'lm_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1564 [1/3] (7.01ns)   --->   "%lm_35 = fmul i32 %window_3D_36_load_reload_read, i32 %tmp_36" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1564 'fmul' 'lm_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1565 [1/3] (7.01ns)   --->   "%lm_36 = fmul i32 %window_3D_37_load_reload_read, i32 %tmp_37" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1565 'fmul' 'lm_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1566 [1/3] (7.01ns)   --->   "%lm_37 = fmul i32 %window_3D_38_load_reload_read, i32 %tmp_38" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1566 'fmul' 'lm_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1567 [1/3] (7.01ns)   --->   "%lm_38 = fmul i32 %window_3D_39_load_reload_read, i32 %tmp_39" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1567 'fmul' 'lm_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1568 [1/3] (7.01ns)   --->   "%lm_39 = fmul i32 %window_3D_40_load_reload_read, i32 %tmp_40" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1568 'fmul' 'lm_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1569 [1/3] (7.01ns)   --->   "%lm_40 = fmul i32 %window_3D_41_load_reload_read, i32 %tmp_41" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1569 'fmul' 'lm_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1570 [1/3] (7.01ns)   --->   "%lm_41 = fmul i32 %window_3D_42_load_reload_read, i32 %tmp_42" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1570 'fmul' 'lm_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1571 [1/3] (7.01ns)   --->   "%lm_42 = fmul i32 %window_3D_43_load_reload_read, i32 %tmp_43" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1571 'fmul' 'lm_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1572 [1/3] (7.01ns)   --->   "%lm_43 = fmul i32 %window_3D_44_load_reload_read, i32 %tmp_44" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1572 'fmul' 'lm_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1573 [1/3] (7.01ns)   --->   "%lm_44 = fmul i32 %window_3D_45_load_reload_read, i32 %tmp_45" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1573 'fmul' 'lm_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1574 [1/3] (7.01ns)   --->   "%lm_45 = fmul i32 %window_3D_46_load_reload_read, i32 %tmp_46" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1574 'fmul' 'lm_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1575 [1/3] (7.01ns)   --->   "%lm_46 = fmul i32 %window_3D_47_load_reload_read, i32 %tmp_47" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1575 'fmul' 'lm_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1576 [1/3] (7.01ns)   --->   "%lm_47 = fmul i32 %window_3D_48_load_reload_read, i32 %tmp_48" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1576 'fmul' 'lm_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1577 [1/3] (7.01ns)   --->   "%lm_48 = fmul i32 %window_3D_49_load_reload_read, i32 %tmp_49" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1577 'fmul' 'lm_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1578 [1/3] (7.01ns)   --->   "%lm_49 = fmul i32 %window_3D_50_load_reload_read, i32 %tmp_50" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1578 'fmul' 'lm_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1579 [1/3] (7.01ns)   --->   "%lm_50 = fmul i32 %window_3D_51_load_reload_read, i32 %tmp_51" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1579 'fmul' 'lm_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1580 [1/3] (7.01ns)   --->   "%lm_51 = fmul i32 %window_3D_52_load_reload_read, i32 %tmp_52" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1580 'fmul' 'lm_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1581 [1/3] (7.01ns)   --->   "%lm_52 = fmul i32 %window_3D_53_load_reload_read, i32 %tmp_53" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1581 'fmul' 'lm_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1582 [1/3] (7.01ns)   --->   "%lm_53 = fmul i32 %window_3D_54_load_reload_read, i32 %tmp_54" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1582 'fmul' 'lm_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1583 [1/3] (7.01ns)   --->   "%lm_54 = fmul i32 %window_3D_55_load_reload_read, i32 %tmp_55" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1583 'fmul' 'lm_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1584 [1/3] (7.01ns)   --->   "%lm_55 = fmul i32 %window_3D_56_load_reload_read, i32 %tmp_56" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1584 'fmul' 'lm_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1585 [1/3] (7.01ns)   --->   "%lm_56 = fmul i32 %window_3D_57_load_reload_read, i32 %tmp_57" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1585 'fmul' 'lm_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1586 [1/3] (7.01ns)   --->   "%lm_57 = fmul i32 %window_3D_58_load_reload_read, i32 %tmp_58" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1586 'fmul' 'lm_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1587 [1/3] (7.01ns)   --->   "%lm_58 = fmul i32 %window_3D_59_load_reload_read, i32 %tmp_59" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1587 'fmul' 'lm_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1588 [1/3] (7.01ns)   --->   "%lm_59 = fmul i32 %window_3D_60_load_reload_read, i32 %tmp_60" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1588 'fmul' 'lm_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1589 [1/3] (7.01ns)   --->   "%lm_60 = fmul i32 %window_3D_61_load_reload_read, i32 %tmp_61" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1589 'fmul' 'lm_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1590 [1/3] (7.01ns)   --->   "%lm_61 = fmul i32 %window_3D_62_load_reload_read, i32 %tmp_62" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1590 'fmul' 'lm_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1591 [1/3] (7.01ns)   --->   "%lm_62 = fmul i32 %window_3D_63_load_reload_read, i32 %tmp_63" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1591 'fmul' 'lm_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1592 [1/3] (7.01ns)   --->   "%lm_63 = fmul i32 %window_3D_64_load_reload_read, i32 %tmp_64" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1592 'fmul' 'lm_63' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1593 [1/3] (7.01ns)   --->   "%lm_64 = fmul i32 %window_3D_65_load_reload_read, i32 %tmp_65" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1593 'fmul' 'lm_64' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1594 [1/3] (7.01ns)   --->   "%lm_65 = fmul i32 %window_3D_66_load_reload_read, i32 %tmp_66" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1594 'fmul' 'lm_65' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1595 [1/3] (7.01ns)   --->   "%lm_66 = fmul i32 %window_3D_67_load_reload_read, i32 %tmp_67" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1595 'fmul' 'lm_66' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1596 [1/3] (7.01ns)   --->   "%lm_67 = fmul i32 %window_3D_68_load_reload_read, i32 %tmp_68" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1596 'fmul' 'lm_67' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1597 [1/3] (7.01ns)   --->   "%lm_68 = fmul i32 %window_3D_69_load_reload_read, i32 %tmp_69" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1597 'fmul' 'lm_68' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1598 [1/3] (7.01ns)   --->   "%lm_69 = fmul i32 %window_3D_70_load_reload_read, i32 %tmp_70" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1598 'fmul' 'lm_69' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1599 [1/3] (7.01ns)   --->   "%lm_70 = fmul i32 %window_3D_71_load_reload_read, i32 %tmp_71" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1599 'fmul' 'lm_70' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1600 [1/3] (7.01ns)   --->   "%lm_71 = fmul i32 %window_3D_72_load_reload_read, i32 %tmp_72" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1600 'fmul' 'lm_71' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1601 [1/3] (7.01ns)   --->   "%lm_72 = fmul i32 %window_3D_73_load_reload_read, i32 %tmp_73" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1601 'fmul' 'lm_72' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1602 [1/3] (7.01ns)   --->   "%lm_73 = fmul i32 %window_3D_74_load_reload_read, i32 %tmp_74" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1602 'fmul' 'lm_73' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1603 [1/3] (7.01ns)   --->   "%lm_74 = fmul i32 %window_3D_75_load_reload_read, i32 %tmp_75" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1603 'fmul' 'lm_74' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1604 [1/3] (7.01ns)   --->   "%lm_75 = fmul i32 %window_3D_76_load_reload_read, i32 %tmp_76" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1604 'fmul' 'lm_75' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1605 [1/3] (7.01ns)   --->   "%lm_76 = fmul i32 %window_3D_77_load_reload_read, i32 %tmp_77" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1605 'fmul' 'lm_76' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1606 [1/3] (7.01ns)   --->   "%lm_77 = fmul i32 %window_3D_78_load_reload_read, i32 %tmp_78" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1606 'fmul' 'lm_77' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1607 [1/3] (7.01ns)   --->   "%lm_78 = fmul i32 %window_3D_79_load_reload_read, i32 %tmp_79" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1607 'fmul' 'lm_78' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1608 [1/3] (7.01ns)   --->   "%lm_79 = fmul i32 %window_3D_80_load_reload_read, i32 %tmp_80" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1608 'fmul' 'lm_79' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1609 [1/3] (7.01ns)   --->   "%lm_80 = fmul i32 %window_3D_81_load_reload_read, i32 %tmp_81" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1609 'fmul' 'lm_80' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1610 [1/3] (7.01ns)   --->   "%lm_81 = fmul i32 %window_3D_82_load_reload_read, i32 %tmp_82" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1610 'fmul' 'lm_81' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1611 [1/3] (7.01ns)   --->   "%lm_82 = fmul i32 %window_3D_83_load_reload_read, i32 %tmp_83" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1611 'fmul' 'lm_82' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1612 [1/3] (7.01ns)   --->   "%lm_83 = fmul i32 %window_3D_84_load_reload_read, i32 %tmp_84" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1612 'fmul' 'lm_83' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1613 [1/3] (7.01ns)   --->   "%lm_84 = fmul i32 %window_3D_85_load_reload_read, i32 %tmp_85" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1613 'fmul' 'lm_84' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1614 [1/3] (7.01ns)   --->   "%lm_85 = fmul i32 %window_3D_86_load_reload_read, i32 %tmp_86" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1614 'fmul' 'lm_85' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1615 [1/3] (7.01ns)   --->   "%lm_86 = fmul i32 %window_3D_87_load_reload_read, i32 %tmp_87" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1615 'fmul' 'lm_86' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1616 [1/3] (7.01ns)   --->   "%lm_87 = fmul i32 %window_3D_88_load_reload_read, i32 %tmp_88" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1616 'fmul' 'lm_87' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1617 [1/3] (7.01ns)   --->   "%lm_88 = fmul i32 %window_3D_89_load_reload_read, i32 %tmp_89" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1617 'fmul' 'lm_88' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1618 [1/3] (7.01ns)   --->   "%lm_89 = fmul i32 %window_3D_90_load_reload_read, i32 %tmp_90" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1618 'fmul' 'lm_89' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1619 [1/3] (7.01ns)   --->   "%lm_90 = fmul i32 %window_3D_91_load_reload_read, i32 %tmp_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1619 'fmul' 'lm_90' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1620 [1/3] (7.01ns)   --->   "%lm_91 = fmul i32 %window_3D_92_load_reload_read, i32 %tmp_92" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1620 'fmul' 'lm_91' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1621 [1/3] (7.01ns)   --->   "%lm_92 = fmul i32 %window_3D_93_load_reload_read, i32 %tmp_93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1621 'fmul' 'lm_92' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1622 [1/3] (7.01ns)   --->   "%lm_93 = fmul i32 %window_3D_94_load_reload_read, i32 %tmp_94" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1622 'fmul' 'lm_93' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1623 [1/3] (7.01ns)   --->   "%lm_94 = fmul i32 %window_3D_95_load_reload_read, i32 %tmp_95" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1623 'fmul' 'lm_94' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1624 [1/3] (7.01ns)   --->   "%lm_95 = fmul i32 %window_3D_96_load_reload_read, i32 %tmp_96" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1624 'fmul' 'lm_95' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1625 [1/3] (7.01ns)   --->   "%lm_96 = fmul i32 %window_3D_97_load_reload_read, i32 %tmp_97" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1625 'fmul' 'lm_96' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1626 [1/3] (7.01ns)   --->   "%lm_97 = fmul i32 %window_3D_98_load_reload_read, i32 %tmp_98" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1626 'fmul' 'lm_97' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1627 [1/3] (7.01ns)   --->   "%lm_98 = fmul i32 %window_3D_99_load_reload_read, i32 %tmp_99" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1627 'fmul' 'lm_98' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1628 [1/3] (7.01ns)   --->   "%lm_99 = fmul i32 %window_3D_100_load_reload_read, i32 %tmp_100" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1628 'fmul' 'lm_99' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1629 [1/3] (7.01ns)   --->   "%lm_100 = fmul i32 %window_3D_101_load_reload_read, i32 %tmp_101" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1629 'fmul' 'lm_100' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1630 [1/3] (7.01ns)   --->   "%lm_101 = fmul i32 %window_3D_102_load_reload_read, i32 %tmp_102" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1630 'fmul' 'lm_101' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1631 [1/3] (7.01ns)   --->   "%lm_102 = fmul i32 %window_3D_103_load_reload_read, i32 %tmp_103" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1631 'fmul' 'lm_102' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1632 [1/3] (7.01ns)   --->   "%lm_103 = fmul i32 %window_3D_104_load_reload_read, i32 %tmp_104" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1632 'fmul' 'lm_103' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1633 [1/3] (7.01ns)   --->   "%lm_104 = fmul i32 %window_3D_105_load_reload_read, i32 %tmp_105" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1633 'fmul' 'lm_104' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1634 [1/3] (7.01ns)   --->   "%lm_105 = fmul i32 %window_3D_106_load_reload_read, i32 %tmp_106" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1634 'fmul' 'lm_105' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1635 [1/3] (7.01ns)   --->   "%lm_106 = fmul i32 %window_3D_107_load_reload_read, i32 %tmp_107" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1635 'fmul' 'lm_106' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1636 [1/3] (7.01ns)   --->   "%lm_107 = fmul i32 %window_3D_108_load_reload_read, i32 %tmp_108" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1636 'fmul' 'lm_107' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1637 [1/3] (7.01ns)   --->   "%lm_108 = fmul i32 %window_3D_109_load_reload_read, i32 %tmp_109" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1637 'fmul' 'lm_108' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1638 [1/3] (7.01ns)   --->   "%lm_109 = fmul i32 %window_3D_110_load_reload_read, i32 %tmp_110" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1638 'fmul' 'lm_109' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1639 [1/3] (7.01ns)   --->   "%lm_110 = fmul i32 %window_3D_111_load_reload_read, i32 %tmp_111" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1639 'fmul' 'lm_110' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1640 [1/3] (7.01ns)   --->   "%lm_111 = fmul i32 %window_3D_112_load_reload_read, i32 %tmp_112" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1640 'fmul' 'lm_111' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1641 [1/3] (7.01ns)   --->   "%lm_112 = fmul i32 %window_3D_113_load_reload_read, i32 %tmp_113" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1641 'fmul' 'lm_112' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1642 [1/3] (7.01ns)   --->   "%lm_113 = fmul i32 %window_3D_114_load_reload_read, i32 %tmp_114" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1642 'fmul' 'lm_113' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1643 [1/3] (7.01ns)   --->   "%lm_114 = fmul i32 %window_3D_115_load_reload_read, i32 %tmp_115" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1643 'fmul' 'lm_114' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1644 [1/3] (7.01ns)   --->   "%lm_115 = fmul i32 %window_3D_116_load_reload_read, i32 %tmp_116" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1644 'fmul' 'lm_115' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1645 [1/3] (7.01ns)   --->   "%lm_116 = fmul i32 %window_3D_117_load_reload_read, i32 %tmp_117" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1645 'fmul' 'lm_116' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1646 [1/3] (7.01ns)   --->   "%lm_117 = fmul i32 %window_3D_118_load_reload_read, i32 %tmp_118" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1646 'fmul' 'lm_117' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1647 [1/3] (7.01ns)   --->   "%lm_118 = fmul i32 %window_3D_119_load_reload_read, i32 %tmp_119" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1647 'fmul' 'lm_118' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1648 [1/3] (7.01ns)   --->   "%lm_119 = fmul i32 %window_3D_120_load_reload_read, i32 %tmp_120" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1648 'fmul' 'lm_119' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1649 [1/3] (7.01ns)   --->   "%lm_120 = fmul i32 %window_3D_121_load_reload_read, i32 %tmp_121" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1649 'fmul' 'lm_120' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1650 [1/3] (7.01ns)   --->   "%lm_121 = fmul i32 %window_3D_122_load_reload_read, i32 %tmp_122" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1650 'fmul' 'lm_121' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1651 [1/3] (7.01ns)   --->   "%lm_122 = fmul i32 %window_3D_123_load_reload_read, i32 %tmp_123" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1651 'fmul' 'lm_122' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1652 [1/3] (7.01ns)   --->   "%lm_123 = fmul i32 %window_3D_124_load_reload_read, i32 %tmp_124" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1652 'fmul' 'lm_123' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1653 [1/3] (7.01ns)   --->   "%lm_124 = fmul i32 %window_3D_125_load_reload_read, i32 %tmp_125" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1653 'fmul' 'lm_124' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1654 [1/3] (7.01ns)   --->   "%lm_125 = fmul i32 %window_3D_126_load_reload_read, i32 %tmp_126" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1654 'fmul' 'lm_125' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1655 [1/3] (7.01ns)   --->   "%lm_126 = fmul i32 %window_3D_127_load_reload_read, i32 %tmp_127" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1655 'fmul' 'lm_126' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1656 [1/3] (7.01ns)   --->   "%lm_127 = fmul i32 %window_3D_128_load_reload_read, i32 %tmp_128" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1656 'fmul' 'lm_127' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1657 [1/3] (7.01ns)   --->   "%lm_128 = fmul i32 %window_3D_129_load_reload_read, i32 %tmp_129" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1657 'fmul' 'lm_128' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1658 [1/3] (7.01ns)   --->   "%lm_129 = fmul i32 %window_3D_130_load_reload_read, i32 %tmp_130" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1658 'fmul' 'lm_129' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1659 [1/3] (7.01ns)   --->   "%lm_130 = fmul i32 %window_3D_131_load_reload_read, i32 %tmp_131" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1659 'fmul' 'lm_130' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1660 [1/3] (7.01ns)   --->   "%lm_131 = fmul i32 %window_3D_132_load_reload_read, i32 %tmp_132" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1660 'fmul' 'lm_131' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1661 [1/3] (7.01ns)   --->   "%lm_132 = fmul i32 %window_3D_133_load_reload_read, i32 %tmp_133" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1661 'fmul' 'lm_132' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1662 [1/3] (7.01ns)   --->   "%lm_133 = fmul i32 %window_3D_134_load_reload_read, i32 %tmp_134" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1662 'fmul' 'lm_133' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1663 [1/3] (7.01ns)   --->   "%lm_134 = fmul i32 %window_3D_135_load_reload_read, i32 %tmp_135" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1663 'fmul' 'lm_134' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1664 [1/3] (7.01ns)   --->   "%lm_135 = fmul i32 %window_3D_136_load_reload_read, i32 %tmp_136" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1664 'fmul' 'lm_135' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1665 [1/3] (7.01ns)   --->   "%lm_136 = fmul i32 %window_3D_137_load_reload_read, i32 %tmp_137" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1665 'fmul' 'lm_136' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1666 [1/3] (7.01ns)   --->   "%lm_137 = fmul i32 %window_3D_138_load_reload_read, i32 %tmp_138" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1666 'fmul' 'lm_137' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1667 [1/3] (7.01ns)   --->   "%lm_138 = fmul i32 %window_3D_139_load_reload_read, i32 %tmp_139" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1667 'fmul' 'lm_138' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1668 [1/3] (7.01ns)   --->   "%lm_139 = fmul i32 %window_3D_140_load_reload_read, i32 %tmp_140" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1668 'fmul' 'lm_139' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1669 [1/3] (7.01ns)   --->   "%lm_140 = fmul i32 %window_3D_141_load_reload_read, i32 %tmp_141" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1669 'fmul' 'lm_140' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1670 [1/3] (7.01ns)   --->   "%lm_141 = fmul i32 %window_3D_142_load_reload_read, i32 %tmp_142" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1670 'fmul' 'lm_141' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1671 [1/3] (7.01ns)   --->   "%lm_142 = fmul i32 %window_3D_143_load_reload_read, i32 %tmp_143" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1671 'fmul' 'lm_142' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1672 [1/3] (7.01ns)   --->   "%lm_143 = fmul i32 %window_3D_144_load_reload_read, i32 %tmp_144" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1672 'fmul' 'lm_143' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1673 [1/3] (7.01ns)   --->   "%lm_144 = fmul i32 %window_3D_145_load_reload_read, i32 %tmp_145" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1673 'fmul' 'lm_144' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1674 [1/3] (7.01ns)   --->   "%lm_145 = fmul i32 %window_3D_146_load_reload_read, i32 %tmp_146" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1674 'fmul' 'lm_145' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1675 [1/3] (7.01ns)   --->   "%lm_146 = fmul i32 %window_3D_147_load_reload_read, i32 %tmp_147" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1675 'fmul' 'lm_146' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1676 [1/3] (7.01ns)   --->   "%lm_147 = fmul i32 %window_3D_148_load_reload_read, i32 %tmp_148" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1676 'fmul' 'lm_147' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1677 [1/3] (7.01ns)   --->   "%lm_148 = fmul i32 %window_3D_149_load_reload_read, i32 %tmp_149" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1677 'fmul' 'lm_148' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1678 [1/3] (7.01ns)   --->   "%lm_149 = fmul i32 %window_3D_150_load_reload_read, i32 %tmp_150" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1678 'fmul' 'lm_149' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1679 [1/3] (7.01ns)   --->   "%lm_150 = fmul i32 %window_3D_151_load_reload_read, i32 %tmp_151" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1679 'fmul' 'lm_150' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1680 [1/3] (7.01ns)   --->   "%lm_151 = fmul i32 %window_3D_152_load_reload_read, i32 %tmp_152" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1680 'fmul' 'lm_151' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1681 [1/3] (7.01ns)   --->   "%lm_152 = fmul i32 %window_3D_153_load_reload_read, i32 %tmp_153" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1681 'fmul' 'lm_152' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1682 [1/3] (7.01ns)   --->   "%lm_153 = fmul i32 %window_3D_154_load_reload_read, i32 %tmp_154" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1682 'fmul' 'lm_153' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1683 [1/3] (7.01ns)   --->   "%lm_154 = fmul i32 %window_3D_155_load_reload_read, i32 %tmp_155" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1683 'fmul' 'lm_154' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1684 [1/3] (7.01ns)   --->   "%lm_155 = fmul i32 %window_3D_156_load_reload_read, i32 %tmp_156" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1684 'fmul' 'lm_155' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1685 [1/3] (7.01ns)   --->   "%lm_156 = fmul i32 %window_3D_157_load_reload_read, i32 %tmp_157" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1685 'fmul' 'lm_156' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1686 [1/3] (7.01ns)   --->   "%lm_157 = fmul i32 %window_3D_158_load_reload_read, i32 %tmp_158" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1686 'fmul' 'lm_157' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1687 [1/3] (7.01ns)   --->   "%lm_158 = fmul i32 %window_3D_159_load_reload_read, i32 %tmp_159" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1687 'fmul' 'lm_158' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1688 [1/3] (7.01ns)   --->   "%lm_159 = fmul i32 %window_3D_160_load_reload_read, i32 %tmp_160" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1688 'fmul' 'lm_159' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1689 [1/3] (7.01ns)   --->   "%lm_160 = fmul i32 %window_3D_161_load_reload_read, i32 %tmp_161" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1689 'fmul' 'lm_160' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1690 [1/3] (7.01ns)   --->   "%lm_161 = fmul i32 %window_3D_162_load_reload_read, i32 %tmp_162" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1690 'fmul' 'lm_161' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1691 [1/3] (7.01ns)   --->   "%lm_162 = fmul i32 %window_3D_163_load_reload_read, i32 %tmp_163" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1691 'fmul' 'lm_162' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1692 [1/3] (7.01ns)   --->   "%lm_163 = fmul i32 %window_3D_164_load_reload_read, i32 %tmp_164" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1692 'fmul' 'lm_163' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1693 [1/3] (7.01ns)   --->   "%lm_164 = fmul i32 %window_3D_165_load_reload_read, i32 %tmp_165" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1693 'fmul' 'lm_164' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1694 [1/3] (7.01ns)   --->   "%lm_165 = fmul i32 %window_3D_166_load_reload_read, i32 %tmp_166" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1694 'fmul' 'lm_165' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1695 [1/3] (7.01ns)   --->   "%lm_166 = fmul i32 %window_3D_167_load_reload_read, i32 %tmp_167" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1695 'fmul' 'lm_166' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1696 [1/3] (7.01ns)   --->   "%lm_167 = fmul i32 %window_3D_168_load_reload_read, i32 %tmp_168" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1696 'fmul' 'lm_167' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1697 [1/3] (7.01ns)   --->   "%lm_168 = fmul i32 %window_3D_169_load_reload_read, i32 %tmp_169" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1697 'fmul' 'lm_168' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1698 [1/3] (7.01ns)   --->   "%lm_169 = fmul i32 %window_3D_170_load_reload_read, i32 %tmp_170" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1698 'fmul' 'lm_169' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1699 [1/3] (7.01ns)   --->   "%lm_170 = fmul i32 %window_3D_171_load_reload_read, i32 %tmp_171" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1699 'fmul' 'lm_170' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1700 [1/3] (7.01ns)   --->   "%lm_171 = fmul i32 %window_3D_172_load_reload_read, i32 %tmp_172" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1700 'fmul' 'lm_171' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1701 [1/3] (7.01ns)   --->   "%lm_172 = fmul i32 %window_3D_173_load_reload_read, i32 %tmp_173" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1701 'fmul' 'lm_172' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1702 [1/3] (7.01ns)   --->   "%lm_173 = fmul i32 %window_3D_174_load_reload_read, i32 %tmp_174" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1702 'fmul' 'lm_173' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1703 [1/3] (7.01ns)   --->   "%lm_174 = fmul i32 %window_3D_175_load_reload_read, i32 %tmp_175" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1703 'fmul' 'lm_174' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1704 [1/3] (7.01ns)   --->   "%lm_175 = fmul i32 %window_3D_176_load_reload_read, i32 %tmp_176" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1704 'fmul' 'lm_175' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1705 [1/3] (7.01ns)   --->   "%lm_176 = fmul i32 %window_3D_177_load_reload_read, i32 %tmp_177" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1705 'fmul' 'lm_176' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1706 [1/3] (7.01ns)   --->   "%lm_177 = fmul i32 %window_3D_178_load_reload_read, i32 %tmp_178" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1706 'fmul' 'lm_177' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1707 [1/3] (7.01ns)   --->   "%lm_178 = fmul i32 %window_3D_179_load_reload_read, i32 %tmp_179" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1707 'fmul' 'lm_178' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1708 [1/3] (7.01ns)   --->   "%lm_179 = fmul i32 %window_3D_180_load_reload_read, i32 %tmp_180" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1708 'fmul' 'lm_179' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1709 [1/3] (7.01ns)   --->   "%lm_180 = fmul i32 %window_3D_181_load_reload_read, i32 %tmp_181" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1709 'fmul' 'lm_180' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1710 [1/3] (7.01ns)   --->   "%lm_181 = fmul i32 %window_3D_182_load_reload_read, i32 %tmp_182" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1710 'fmul' 'lm_181' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1711 [1/3] (7.01ns)   --->   "%lm_182 = fmul i32 %window_3D_183_load_reload_read, i32 %tmp_183" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1711 'fmul' 'lm_182' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1712 [1/3] (7.01ns)   --->   "%lm_183 = fmul i32 %window_3D_184_load_reload_read, i32 %tmp_184" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1712 'fmul' 'lm_183' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1713 [1/3] (7.01ns)   --->   "%lm_184 = fmul i32 %window_3D_185_load_reload_read, i32 %tmp_185" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1713 'fmul' 'lm_184' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1714 [1/3] (7.01ns)   --->   "%lm_185 = fmul i32 %window_3D_186_load_reload_read, i32 %tmp_186" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1714 'fmul' 'lm_185' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1715 [1/3] (7.01ns)   --->   "%lm_186 = fmul i32 %window_3D_187_load_reload_read, i32 %tmp_187" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1715 'fmul' 'lm_186' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1716 [1/3] (7.01ns)   --->   "%lm_187 = fmul i32 %window_3D_188_load_reload_read, i32 %tmp_188" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1716 'fmul' 'lm_187' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1717 [1/3] (7.01ns)   --->   "%lm_188 = fmul i32 %window_3D_189_load_reload_read, i32 %tmp_189" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1717 'fmul' 'lm_188' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1718 [1/3] (7.01ns)   --->   "%lm_189 = fmul i32 %window_3D_190_load_reload_read, i32 %tmp_190" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1718 'fmul' 'lm_189' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1719 [1/3] (7.01ns)   --->   "%lm_190 = fmul i32 %window_3D_191_load_reload_read, i32 %tmp_191" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1719 'fmul' 'lm_190' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1720 [1/3] (7.01ns)   --->   "%lm_191 = fmul i32 %window_3D_192_load_reload_read, i32 %tmp_192" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1720 'fmul' 'lm_191' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1721 [1/3] (7.01ns)   --->   "%lm_192 = fmul i32 %window_3D_193_load_reload_read, i32 %tmp_193" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1721 'fmul' 'lm_192' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1722 [1/3] (7.01ns)   --->   "%lm_193 = fmul i32 %window_3D_194_load_reload_read, i32 %tmp_194" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1722 'fmul' 'lm_193' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1723 [1/3] (7.01ns)   --->   "%lm_194 = fmul i32 %window_3D_195_load_reload_read, i32 %tmp_195" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1723 'fmul' 'lm_194' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1724 [1/3] (7.01ns)   --->   "%lm_195 = fmul i32 %window_3D_196_load_reload_read, i32 %tmp_196" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1724 'fmul' 'lm_195' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1725 [1/3] (7.01ns)   --->   "%lm_196 = fmul i32 %window_3D_197_load_reload_read, i32 %tmp_197" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1725 'fmul' 'lm_196' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1726 [1/3] (7.01ns)   --->   "%lm_197 = fmul i32 %window_3D_198_load_reload_read, i32 %tmp_198" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1726 'fmul' 'lm_197' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1727 [1/3] (7.01ns)   --->   "%lm_198 = fmul i32 %window_3D_199_load_reload_read, i32 %tmp_199" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1727 'fmul' 'lm_198' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1728 [1/3] (7.01ns)   --->   "%lm_199 = fmul i32 %window_3D_200_load_reload_read, i32 %tmp_200" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1728 'fmul' 'lm_199' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1729 [1/3] (7.01ns)   --->   "%lm_200 = fmul i32 %window_3D_201_load_reload_read, i32 %tmp_201" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1729 'fmul' 'lm_200' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1730 [1/3] (7.01ns)   --->   "%lm_201 = fmul i32 %window_3D_202_load_reload_read, i32 %tmp_202" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1730 'fmul' 'lm_201' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1731 [1/3] (7.01ns)   --->   "%lm_202 = fmul i32 %window_3D_203_load_reload_read, i32 %tmp_203" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1731 'fmul' 'lm_202' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1732 [1/3] (7.01ns)   --->   "%lm_203 = fmul i32 %window_3D_204_load_reload_read, i32 %tmp_204" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1732 'fmul' 'lm_203' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1733 [1/3] (7.01ns)   --->   "%lm_204 = fmul i32 %window_3D_205_load_reload_read, i32 %tmp_205" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1733 'fmul' 'lm_204' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1734 [1/3] (7.01ns)   --->   "%lm_205 = fmul i32 %window_3D_206_load_reload_read, i32 %tmp_206" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1734 'fmul' 'lm_205' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1735 [1/3] (7.01ns)   --->   "%lm_206 = fmul i32 %window_3D_207_load_reload_read, i32 %tmp_207" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1735 'fmul' 'lm_206' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1736 [1/3] (7.01ns)   --->   "%lm_207 = fmul i32 %window_3D_208_load_reload_read, i32 %tmp_208" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1736 'fmul' 'lm_207' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1737 [1/3] (7.01ns)   --->   "%lm_208 = fmul i32 %window_3D_209_load_reload_read, i32 %tmp_209" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1737 'fmul' 'lm_208' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1738 [1/3] (7.01ns)   --->   "%lm_209 = fmul i32 %window_3D_210_load_reload_read, i32 %tmp_210" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1738 'fmul' 'lm_209' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1739 [1/3] (7.01ns)   --->   "%lm_210 = fmul i32 %window_3D_211_load_reload_read, i32 %tmp_211" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1739 'fmul' 'lm_210' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1740 [1/3] (7.01ns)   --->   "%lm_211 = fmul i32 %window_3D_212_load_reload_read, i32 %tmp_212" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1740 'fmul' 'lm_211' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1741 [1/3] (7.01ns)   --->   "%lm_212 = fmul i32 %window_3D_213_load_reload_read, i32 %tmp_213" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1741 'fmul' 'lm_212' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1742 [1/3] (7.01ns)   --->   "%lm_213 = fmul i32 %window_3D_214_load_reload_read, i32 %tmp_214" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1742 'fmul' 'lm_213' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1743 [1/3] (7.01ns)   --->   "%lm_214 = fmul i32 %window_3D_215_load_reload_read, i32 %tmp_215" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1743 'fmul' 'lm_214' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1744 [1/3] (7.01ns)   --->   "%lm_215 = fmul i32 %window_3D_216_load_reload_read, i32 %tmp_216" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1744 'fmul' 'lm_215' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1745 [1/3] (7.01ns)   --->   "%lm_216 = fmul i32 %window_3D_217_load_reload_read, i32 %tmp_217" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1745 'fmul' 'lm_216' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1746 [1/3] (7.01ns)   --->   "%lm_217 = fmul i32 %window_3D_218_load_reload_read, i32 %tmp_218" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1746 'fmul' 'lm_217' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1747 [1/3] (7.01ns)   --->   "%lm_218 = fmul i32 %window_3D_219_load_reload_read, i32 %tmp_219" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1747 'fmul' 'lm_218' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1748 [1/3] (7.01ns)   --->   "%lm_219 = fmul i32 %window_3D_220_load_reload_read, i32 %tmp_220" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1748 'fmul' 'lm_219' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1749 [1/3] (7.01ns)   --->   "%lm_220 = fmul i32 %window_3D_221_load_reload_read, i32 %tmp_221" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1749 'fmul' 'lm_220' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1750 [1/3] (7.01ns)   --->   "%lm_221 = fmul i32 %window_3D_222_load_reload_read, i32 %tmp_222" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1750 'fmul' 'lm_221' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1751 [1/3] (7.01ns)   --->   "%lm_222 = fmul i32 %window_3D_223_load_reload_read, i32 %tmp_223" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1751 'fmul' 'lm_222' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1752 [1/3] (7.01ns)   --->   "%lm_223 = fmul i32 %window_3D_224_load_reload_read, i32 %tmp_224" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1752 'fmul' 'lm_223' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1753 [1/3] (7.01ns)   --->   "%lm_224 = fmul i32 %window_3D_225_load_reload_read, i32 %tmp_225" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1753 'fmul' 'lm_224' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1754 [1/3] (7.01ns)   --->   "%lm_225 = fmul i32 %window_3D_226_load_reload_read, i32 %tmp_226" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1754 'fmul' 'lm_225' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1755 [1/3] (7.01ns)   --->   "%lm_226 = fmul i32 %window_3D_227_load_reload_read, i32 %tmp_227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1755 'fmul' 'lm_226' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1756 [1/3] (7.01ns)   --->   "%lm_227 = fmul i32 %window_3D_228_load_reload_read, i32 %tmp_228" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1756 'fmul' 'lm_227' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1757 [1/3] (7.01ns)   --->   "%lm_228 = fmul i32 %window_3D_229_load_reload_read, i32 %tmp_229" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1757 'fmul' 'lm_228' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1758 [1/3] (7.01ns)   --->   "%lm_229 = fmul i32 %window_3D_230_load_reload_read, i32 %tmp_230" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1758 'fmul' 'lm_229' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1759 [1/3] (7.01ns)   --->   "%lm_230 = fmul i32 %window_3D_231_load_reload_read, i32 %tmp_231" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1759 'fmul' 'lm_230' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1760 [1/3] (7.01ns)   --->   "%lm_231 = fmul i32 %window_3D_232_load_reload_read, i32 %tmp_232" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1760 'fmul' 'lm_231' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1761 [1/3] (7.01ns)   --->   "%lm_232 = fmul i32 %window_3D_233_load_reload_read, i32 %tmp_233" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1761 'fmul' 'lm_232' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1762 [1/3] (7.01ns)   --->   "%lm_233 = fmul i32 %window_3D_234_load_reload_read, i32 %tmp_234" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1762 'fmul' 'lm_233' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1763 [1/3] (7.01ns)   --->   "%lm_234 = fmul i32 %window_3D_235_load_reload_read, i32 %tmp_235" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1763 'fmul' 'lm_234' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1764 [1/3] (7.01ns)   --->   "%lm_235 = fmul i32 %window_3D_236_load_reload_read, i32 %tmp_236" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1764 'fmul' 'lm_235' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1765 [1/3] (7.01ns)   --->   "%lm_236 = fmul i32 %window_3D_237_load_reload_read, i32 %tmp_237" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1765 'fmul' 'lm_236' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1766 [1/3] (7.01ns)   --->   "%lm_237 = fmul i32 %window_3D_238_load_reload_read, i32 %tmp_238" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1766 'fmul' 'lm_237' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1767 [1/3] (7.01ns)   --->   "%lm_238 = fmul i32 %window_3D_239_load_reload_read, i32 %tmp_239" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1767 'fmul' 'lm_238' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1768 [1/3] (7.01ns)   --->   "%lm_239 = fmul i32 %window_3D_240_load_reload_read, i32 %tmp_240" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1768 'fmul' 'lm_239' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1769 [1/3] (7.01ns)   --->   "%lm_240 = fmul i32 %window_3D_241_load_reload_read, i32 %tmp_241" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1769 'fmul' 'lm_240' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1770 [1/3] (7.01ns)   --->   "%lm_241 = fmul i32 %window_3D_242_load_reload_read, i32 %tmp_242" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1770 'fmul' 'lm_241' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1771 [1/3] (7.01ns)   --->   "%lm_242 = fmul i32 %window_3D_243_load_reload_read, i32 %tmp_243" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1771 'fmul' 'lm_242' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1772 [1/3] (7.01ns)   --->   "%lm_243 = fmul i32 %window_3D_244_load_reload_read, i32 %tmp_244" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1772 'fmul' 'lm_243' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1773 [1/3] (7.01ns)   --->   "%lm_244 = fmul i32 %window_3D_245_load_reload_read, i32 %tmp_245" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1773 'fmul' 'lm_244' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1774 [1/3] (7.01ns)   --->   "%lm_245 = fmul i32 %window_3D_246_load_reload_read, i32 %tmp_246" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1774 'fmul' 'lm_245' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1775 [1/3] (7.01ns)   --->   "%lm_246 = fmul i32 %window_3D_247_load_reload_read, i32 %tmp_247" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1775 'fmul' 'lm_246' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1776 [1/3] (7.01ns)   --->   "%lm_247 = fmul i32 %window_3D_248_load_reload_read, i32 %tmp_248" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1776 'fmul' 'lm_247' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1777 [1/3] (7.01ns)   --->   "%lm_248 = fmul i32 %window_3D_249_load_reload_read, i32 %tmp_249" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1777 'fmul' 'lm_248' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1778 [1/3] (7.01ns)   --->   "%lm_249 = fmul i32 %window_3D_250_load_reload_read, i32 %tmp_250" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1778 'fmul' 'lm_249' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1779 [1/3] (7.01ns)   --->   "%lm_250 = fmul i32 %window_3D_251_load_reload_read, i32 %tmp_251" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1779 'fmul' 'lm_250' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1780 [1/3] (7.01ns)   --->   "%lm_251 = fmul i32 %window_3D_252_load_reload_read, i32 %tmp_252" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1780 'fmul' 'lm_251' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1781 [1/3] (7.01ns)   --->   "%lm_252 = fmul i32 %window_3D_253_load_reload_read, i32 %tmp_253" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1781 'fmul' 'lm_252' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1782 [1/3] (7.01ns)   --->   "%lm_253 = fmul i32 %window_3D_254_load_reload_read, i32 %tmp_254" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1782 'fmul' 'lm_253' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1783 [1/3] (7.01ns)   --->   "%lm_254 = fmul i32 %window_3D_255_load_reload_read, i32 %tmp_255" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1783 'fmul' 'lm_254' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1784 [1/3] (7.01ns)   --->   "%lm_255 = fmul i32 %window_3D_256_load_reload_read, i32 %tmp_256" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1784 'fmul' 'lm_255' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1785 [1/3] (7.01ns)   --->   "%lm_256 = fmul i32 %window_3D_257_load_reload_read, i32 %tmp_257" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1785 'fmul' 'lm_256' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1786 [1/3] (7.01ns)   --->   "%lm_257 = fmul i32 %window_3D_258_load_reload_read, i32 %tmp_258" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1786 'fmul' 'lm_257' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1787 [1/3] (7.01ns)   --->   "%lm_258 = fmul i32 %window_3D_259_load_reload_read, i32 %tmp_259" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1787 'fmul' 'lm_258' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1788 [1/3] (7.01ns)   --->   "%lm_259 = fmul i32 %window_3D_260_load_reload_read, i32 %tmp_260" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1788 'fmul' 'lm_259' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1789 [1/3] (7.01ns)   --->   "%lm_260 = fmul i32 %window_3D_261_load_reload_read, i32 %tmp_261" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1789 'fmul' 'lm_260' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1790 [1/3] (7.01ns)   --->   "%lm_261 = fmul i32 %window_3D_262_load_reload_read, i32 %tmp_262" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1790 'fmul' 'lm_261' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1791 [1/3] (7.01ns)   --->   "%lm_262 = fmul i32 %window_3D_263_load_reload_read, i32 %tmp_263" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1791 'fmul' 'lm_262' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1792 [1/3] (7.01ns)   --->   "%lm_263 = fmul i32 %window_3D_264_load_reload_read, i32 %tmp_264" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1792 'fmul' 'lm_263' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1793 [1/3] (7.01ns)   --->   "%lm_264 = fmul i32 %window_3D_265_load_reload_read, i32 %tmp_265" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1793 'fmul' 'lm_264' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1794 [1/3] (7.01ns)   --->   "%lm_265 = fmul i32 %window_3D_266_load_reload_read, i32 %tmp_266" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1794 'fmul' 'lm_265' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1795 [1/3] (7.01ns)   --->   "%lm_266 = fmul i32 %window_3D_267_load_reload_read, i32 %tmp_267" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1795 'fmul' 'lm_266' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1796 [1/3] (7.01ns)   --->   "%lm_267 = fmul i32 %window_3D_268_load_reload_read, i32 %tmp_268" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1796 'fmul' 'lm_267' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1797 [1/3] (7.01ns)   --->   "%lm_268 = fmul i32 %window_3D_269_load_reload_read, i32 %tmp_269" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1797 'fmul' 'lm_268' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1798 [1/3] (7.01ns)   --->   "%lm_269 = fmul i32 %window_3D_270_load_reload_read, i32 %tmp_270" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1798 'fmul' 'lm_269' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1799 [1/3] (7.01ns)   --->   "%lm_270 = fmul i32 %window_3D_271_load_reload_read, i32 %tmp_271" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1799 'fmul' 'lm_270' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1800 [1/3] (7.01ns)   --->   "%lm_271 = fmul i32 %window_3D_272_load_reload_read, i32 %tmp_272" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1800 'fmul' 'lm_271' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1801 [1/3] (7.01ns)   --->   "%lm_272 = fmul i32 %window_3D_273_load_reload_read, i32 %tmp_273" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1801 'fmul' 'lm_272' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1802 [1/3] (7.01ns)   --->   "%lm_273 = fmul i32 %window_3D_274_load_reload_read, i32 %tmp_274" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1802 'fmul' 'lm_273' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1803 [1/3] (7.01ns)   --->   "%lm_274 = fmul i32 %window_3D_275_load_reload_read, i32 %tmp_275" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1803 'fmul' 'lm_274' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1804 [1/3] (7.01ns)   --->   "%lm_275 = fmul i32 %window_3D_276_load_reload_read, i32 %tmp_276" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1804 'fmul' 'lm_275' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1805 [1/3] (7.01ns)   --->   "%lm_276 = fmul i32 %window_3D_277_load_reload_read, i32 %tmp_277" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1805 'fmul' 'lm_276' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1806 [1/3] (7.01ns)   --->   "%lm_277 = fmul i32 %window_3D_278_load_reload_read, i32 %tmp_278" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1806 'fmul' 'lm_277' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1807 [1/3] (7.01ns)   --->   "%lm_278 = fmul i32 %window_3D_279_load_reload_read, i32 %tmp_279" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1807 'fmul' 'lm_278' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1808 [1/3] (7.01ns)   --->   "%lm_279 = fmul i32 %window_3D_280_load_reload_read, i32 %tmp_280" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1808 'fmul' 'lm_279' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1809 [1/3] (7.01ns)   --->   "%lm_280 = fmul i32 %window_3D_281_load_reload_read, i32 %tmp_281" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1809 'fmul' 'lm_280' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1810 [1/3] (7.01ns)   --->   "%lm_281 = fmul i32 %window_3D_282_load_reload_read, i32 %tmp_282" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1810 'fmul' 'lm_281' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1811 [1/3] (7.01ns)   --->   "%lm_282 = fmul i32 %window_3D_283_load_reload_read, i32 %tmp_283" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1811 'fmul' 'lm_282' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1812 [1/3] (7.01ns)   --->   "%lm_283 = fmul i32 %window_3D_284_load_reload_read, i32 %tmp_284" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1812 'fmul' 'lm_283' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1813 [1/3] (7.01ns)   --->   "%lm_284 = fmul i32 %window_3D_285_load_reload_read, i32 %tmp_285" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1813 'fmul' 'lm_284' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1814 [1/3] (7.01ns)   --->   "%lm_285 = fmul i32 %window_3D_286_load_reload_read, i32 %tmp_286" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1814 'fmul' 'lm_285' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1815 [1/3] (7.01ns)   --->   "%lm_286 = fmul i32 %window_3D_287_load_reload_read, i32 %tmp_287" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1815 'fmul' 'lm_286' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1816 [1/3] (7.01ns)   --->   "%lm_287 = fmul i32 %window_3D_288_load_reload_read, i32 %tmp_288" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1816 'fmul' 'lm_287' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1817 [1/3] (7.01ns)   --->   "%lm_288 = fmul i32 %window_3D_289_load_reload_read, i32 %tmp_289" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1817 'fmul' 'lm_288' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1818 [1/3] (7.01ns)   --->   "%lm_289 = fmul i32 %window_3D_290_load_reload_read, i32 %tmp_290" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1818 'fmul' 'lm_289' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1819 [1/3] (7.01ns)   --->   "%lm_290 = fmul i32 %window_3D_291_load_reload_read, i32 %tmp_291" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1819 'fmul' 'lm_290' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1820 [1/3] (7.01ns)   --->   "%lm_291 = fmul i32 %window_3D_292_load_reload_read, i32 %tmp_292" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1820 'fmul' 'lm_291' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1821 [1/3] (7.01ns)   --->   "%lm_292 = fmul i32 %window_3D_293_load_reload_read, i32 %tmp_293" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1821 'fmul' 'lm_292' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1822 [1/3] (7.01ns)   --->   "%lm_293 = fmul i32 %window_3D_294_load_reload_read, i32 %tmp_294" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1822 'fmul' 'lm_293' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1823 [1/3] (7.01ns)   --->   "%lm_294 = fmul i32 %window_3D_295_load_reload_read, i32 %tmp_295" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1823 'fmul' 'lm_294' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1824 [1/3] (7.01ns)   --->   "%lm_295 = fmul i32 %window_3D_296_load_reload_read, i32 %tmp_296" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1824 'fmul' 'lm_295' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1825 [1/3] (7.01ns)   --->   "%lm_296 = fmul i32 %window_3D_297_load_reload_read, i32 %tmp_297" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1825 'fmul' 'lm_296' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1826 [1/3] (7.01ns)   --->   "%lm_297 = fmul i32 %window_3D_298_load_reload_read, i32 %tmp_298" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1826 'fmul' 'lm_297' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1827 [1/3] (7.01ns)   --->   "%lm_298 = fmul i32 %window_3D_299_load_reload_read, i32 %tmp_299" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1827 'fmul' 'lm_298' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1828 [1/3] (7.01ns)   --->   "%lm_299 = fmul i32 %window_3D_300_load_reload_read, i32 %tmp_300" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1828 'fmul' 'lm_299' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1829 [1/3] (7.01ns)   --->   "%lm_300 = fmul i32 %window_3D_301_load_reload_read, i32 %tmp_301" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1829 'fmul' 'lm_300' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1830 [1/3] (7.01ns)   --->   "%lm_301 = fmul i32 %window_3D_302_load_reload_read, i32 %tmp_302" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1830 'fmul' 'lm_301' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1831 [1/3] (7.01ns)   --->   "%lm_302 = fmul i32 %window_3D_303_load_reload_read, i32 %tmp_303" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1831 'fmul' 'lm_302' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1832 [1/3] (7.01ns)   --->   "%lm_303 = fmul i32 %window_3D_304_load_reload_read, i32 %tmp_304" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1832 'fmul' 'lm_303' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1833 [1/3] (7.01ns)   --->   "%lm_304 = fmul i32 %window_3D_305_load_reload_read, i32 %tmp_305" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1833 'fmul' 'lm_304' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1834 [1/3] (7.01ns)   --->   "%lm_305 = fmul i32 %window_3D_306_load_reload_read, i32 %tmp_306" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1834 'fmul' 'lm_305' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1835 [1/3] (7.01ns)   --->   "%lm_306 = fmul i32 %window_3D_307_load_reload_read, i32 %tmp_307" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1835 'fmul' 'lm_306' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1836 [1/3] (7.01ns)   --->   "%lm_307 = fmul i32 %window_3D_308_load_reload_read, i32 %tmp_308" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1836 'fmul' 'lm_307' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1837 [1/3] (7.01ns)   --->   "%lm_308 = fmul i32 %window_3D_309_load_reload_read, i32 %tmp_309" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1837 'fmul' 'lm_308' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1838 [1/3] (7.01ns)   --->   "%lm_309 = fmul i32 %window_3D_310_load_reload_read, i32 %tmp_310" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1838 'fmul' 'lm_309' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1839 [1/3] (7.01ns)   --->   "%lm_310 = fmul i32 %window_3D_311_load_reload_read, i32 %tmp_311" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1839 'fmul' 'lm_310' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1840 [1/3] (7.01ns)   --->   "%lm_311 = fmul i32 %window_3D_312_load_reload_read, i32 %tmp_312" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1840 'fmul' 'lm_311' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1841 [1/3] (7.01ns)   --->   "%lm_312 = fmul i32 %window_3D_313_load_reload_read, i32 %tmp_313" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1841 'fmul' 'lm_312' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1842 [1/3] (7.01ns)   --->   "%lm_313 = fmul i32 %window_3D_314_load_reload_read, i32 %tmp_314" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1842 'fmul' 'lm_313' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1843 [1/3] (7.01ns)   --->   "%lm_314 = fmul i32 %window_3D_315_load_reload_read, i32 %tmp_315" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1843 'fmul' 'lm_314' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1844 [1/3] (7.01ns)   --->   "%lm_315 = fmul i32 %window_3D_316_load_reload_read, i32 %tmp_316" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1844 'fmul' 'lm_315' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1845 [1/3] (7.01ns)   --->   "%lm_316 = fmul i32 %window_3D_317_load_reload_read, i32 %tmp_317" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1845 'fmul' 'lm_316' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1846 [1/3] (7.01ns)   --->   "%lm_317 = fmul i32 %window_3D_318_load_reload_read, i32 %tmp_318" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1846 'fmul' 'lm_317' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1847 [1/3] (7.01ns)   --->   "%lm_318 = fmul i32 %window_3D_319_load_reload_read, i32 %tmp_319" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1847 'fmul' 'lm_318' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1848 [1/3] (7.01ns)   --->   "%lm_319 = fmul i32 %window_3D_320_load_reload_read, i32 %tmp_320" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1848 'fmul' 'lm_319' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1849 [1/3] (7.01ns)   --->   "%lm_320 = fmul i32 %window_3D_321_load_reload_read, i32 %tmp_321" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1849 'fmul' 'lm_320' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1850 [1/3] (7.01ns)   --->   "%lm_321 = fmul i32 %window_3D_322_load_reload_read, i32 %tmp_322" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1850 'fmul' 'lm_321' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1851 [1/3] (7.01ns)   --->   "%lm_322 = fmul i32 %window_3D_323_load_reload_read, i32 %tmp_323" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1851 'fmul' 'lm_322' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1852 [1/3] (7.01ns)   --->   "%lm_323 = fmul i32 %window_3D_324_load_reload_read, i32 %tmp_324" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1852 'fmul' 'lm_323' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1853 [1/3] (7.01ns)   --->   "%lm_324 = fmul i32 %window_3D_325_load_reload_read, i32 %tmp_325" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1853 'fmul' 'lm_324' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1854 [1/3] (7.01ns)   --->   "%lm_325 = fmul i32 %window_3D_326_load_reload_read, i32 %tmp_326" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1854 'fmul' 'lm_325' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1855 [1/3] (7.01ns)   --->   "%lm_326 = fmul i32 %window_3D_327_load_reload_read, i32 %tmp_327" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1855 'fmul' 'lm_326' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1856 [1/3] (7.01ns)   --->   "%lm_327 = fmul i32 %window_3D_328_load_reload_read, i32 %tmp_328" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1856 'fmul' 'lm_327' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1857 [1/3] (7.01ns)   --->   "%lm_328 = fmul i32 %window_3D_329_load_reload_read, i32 %tmp_329" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1857 'fmul' 'lm_328' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1858 [1/3] (7.01ns)   --->   "%lm_329 = fmul i32 %window_3D_330_load_reload_read, i32 %tmp_330" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1858 'fmul' 'lm_329' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1859 [1/3] (7.01ns)   --->   "%lm_330 = fmul i32 %window_3D_331_load_reload_read, i32 %tmp_331" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1859 'fmul' 'lm_330' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1860 [1/3] (7.01ns)   --->   "%lm_331 = fmul i32 %window_3D_332_load_reload_read, i32 %tmp_332" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1860 'fmul' 'lm_331' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1861 [1/3] (7.01ns)   --->   "%lm_332 = fmul i32 %window_3D_333_load_reload_read, i32 %tmp_333" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1861 'fmul' 'lm_332' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1862 [1/3] (7.01ns)   --->   "%lm_333 = fmul i32 %window_3D_334_load_reload_read, i32 %tmp_334" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1862 'fmul' 'lm_333' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1863 [1/3] (7.01ns)   --->   "%lm_334 = fmul i32 %window_3D_335_load_reload_read, i32 %tmp_335" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1863 'fmul' 'lm_334' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1864 [1/3] (7.01ns)   --->   "%lm_335 = fmul i32 %window_3D_336_load_reload_read, i32 %tmp_336" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1864 'fmul' 'lm_335' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1865 [1/3] (7.01ns)   --->   "%lm_336 = fmul i32 %window_3D_337_load_reload_read, i32 %tmp_337" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1865 'fmul' 'lm_336' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1866 [1/3] (7.01ns)   --->   "%lm_337 = fmul i32 %window_3D_338_load_reload_read, i32 %tmp_338" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1866 'fmul' 'lm_337' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1867 [1/3] (7.01ns)   --->   "%lm_338 = fmul i32 %window_3D_339_load_reload_read, i32 %tmp_339" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1867 'fmul' 'lm_338' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1868 [1/3] (7.01ns)   --->   "%lm_339 = fmul i32 %window_3D_340_load_reload_read, i32 %tmp_340" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1868 'fmul' 'lm_339' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1869 [1/3] (7.01ns)   --->   "%lm_340 = fmul i32 %window_3D_341_load_reload_read, i32 %tmp_341" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1869 'fmul' 'lm_340' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1870 [1/3] (7.01ns)   --->   "%lm_341 = fmul i32 %window_3D_342_load_reload_read, i32 %tmp_342" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1870 'fmul' 'lm_341' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1871 [1/3] (7.01ns)   --->   "%lm_342 = fmul i32 %window_3D_343_load_reload_read, i32 %tmp_343" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1871 'fmul' 'lm_342' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1872 [1/3] (7.01ns)   --->   "%lm_343 = fmul i32 %window_3D_344_load_reload_read, i32 %tmp_344" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1872 'fmul' 'lm_343' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1873 [1/3] (7.01ns)   --->   "%lm_344 = fmul i32 %window_3D_345_load_reload_read, i32 %tmp_345" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1873 'fmul' 'lm_344' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1874 [1/3] (7.01ns)   --->   "%lm_345 = fmul i32 %window_3D_346_load_reload_read, i32 %tmp_346" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1874 'fmul' 'lm_345' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1875 [1/3] (7.01ns)   --->   "%lm_346 = fmul i32 %window_3D_347_load_reload_read, i32 %tmp_347" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1875 'fmul' 'lm_346' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1876 [1/3] (7.01ns)   --->   "%lm_347 = fmul i32 %window_3D_348_load_reload_read, i32 %tmp_348" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1876 'fmul' 'lm_347' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1877 [1/3] (7.01ns)   --->   "%lm_348 = fmul i32 %window_3D_349_load_reload_read, i32 %tmp_349" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1877 'fmul' 'lm_348' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1878 [1/3] (7.01ns)   --->   "%lm_349 = fmul i32 %window_3D_350_load_reload_read, i32 %tmp_350" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1878 'fmul' 'lm_349' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1879 [1/3] (7.01ns)   --->   "%lm_350 = fmul i32 %window_3D_351_load_reload_read, i32 %tmp_351" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1879 'fmul' 'lm_350' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1880 [1/3] (7.01ns)   --->   "%lm_351 = fmul i32 %window_3D_352_load_reload_read, i32 %tmp_352" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1880 'fmul' 'lm_351' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1881 [1/3] (7.01ns)   --->   "%lm_352 = fmul i32 %window_3D_353_load_reload_read, i32 %tmp_353" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1881 'fmul' 'lm_352' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1882 [1/3] (7.01ns)   --->   "%lm_353 = fmul i32 %window_3D_354_load_reload_read, i32 %tmp_354" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1882 'fmul' 'lm_353' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1883 [1/3] (7.01ns)   --->   "%lm_354 = fmul i32 %window_3D_355_load_reload_read, i32 %tmp_355" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1883 'fmul' 'lm_354' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1884 [1/3] (7.01ns)   --->   "%lm_355 = fmul i32 %window_3D_356_load_reload_read, i32 %tmp_356" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1884 'fmul' 'lm_355' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1885 [1/3] (7.01ns)   --->   "%lm_356 = fmul i32 %window_3D_357_load_reload_read, i32 %tmp_357" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1885 'fmul' 'lm_356' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1886 [1/3] (7.01ns)   --->   "%lm_357 = fmul i32 %window_3D_358_load_reload_read, i32 %tmp_358" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1886 'fmul' 'lm_357' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1887 [1/3] (7.01ns)   --->   "%lm_358 = fmul i32 %window_3D_359_load_reload_read, i32 %tmp_359" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1887 'fmul' 'lm_358' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1888 [1/3] (7.01ns)   --->   "%lm_359 = fmul i32 %window_3D_360_load_reload_read, i32 %tmp_360" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1888 'fmul' 'lm_359' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1889 [1/3] (7.01ns)   --->   "%lm_360 = fmul i32 %window_3D_361_load_reload_read, i32 %tmp_361" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1889 'fmul' 'lm_360' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1890 [1/3] (7.01ns)   --->   "%lm_361 = fmul i32 %window_3D_362_load_reload_read, i32 %tmp_362" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223]   --->   Operation 1890 'fmul' 'lm_361' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 1891 [4/4] (6.43ns)   --->   "%sum = fadd i32 %lm, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1891 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1892 [4/4] (6.43ns)   --->   "%sum_1 = fadd i32 %lm_1, i32 %lm_119" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1892 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1893 [4/4] (6.43ns)   --->   "%sum_2 = fadd i32 %lm_2, i32 %lm_118" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1893 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1894 [4/4] (6.43ns)   --->   "%sum_3 = fadd i32 %lm_3, i32 %lm_117" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1894 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1895 [4/4] (6.43ns)   --->   "%sum_4 = fadd i32 %lm_4, i32 %lm_116" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1895 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1896 [4/4] (6.43ns)   --->   "%sum_5 = fadd i32 %lm_5, i32 %lm_115" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1896 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1897 [4/4] (6.43ns)   --->   "%sum_6 = fadd i32 %lm_6, i32 %lm_114" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1897 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1898 [4/4] (6.43ns)   --->   "%sum_7 = fadd i32 %lm_7, i32 %lm_113" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1898 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1899 [4/4] (6.43ns)   --->   "%sum_8 = fadd i32 %lm_8, i32 %lm_112" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1899 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1900 [4/4] (6.43ns)   --->   "%sum_9 = fadd i32 %lm_9, i32 %lm_111" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1900 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1901 [4/4] (6.43ns)   --->   "%sum_s = fadd i32 %lm_s, i32 %lm_110" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1901 'fadd' 'sum_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1902 [4/4] (6.43ns)   --->   "%sum_10 = fadd i32 %lm_10, i32 %lm_109" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1902 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1903 [4/4] (6.43ns)   --->   "%sum_11 = fadd i32 %lm_11, i32 %lm_108" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1903 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1904 [4/4] (6.43ns)   --->   "%sum_12 = fadd i32 %lm_12, i32 %lm_107" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1904 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1905 [4/4] (6.43ns)   --->   "%sum_13 = fadd i32 %lm_13, i32 %lm_106" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1905 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1906 [4/4] (6.43ns)   --->   "%sum_14 = fadd i32 %lm_14, i32 %lm_105" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1906 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1907 [4/4] (6.43ns)   --->   "%sum_15 = fadd i32 %lm_15, i32 %lm_104" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1907 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1908 [4/4] (6.43ns)   --->   "%sum_16 = fadd i32 %lm_16, i32 %lm_103" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1908 'fadd' 'sum_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1909 [4/4] (6.43ns)   --->   "%sum_17 = fadd i32 %lm_17, i32 %lm_102" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1909 'fadd' 'sum_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1910 [4/4] (6.43ns)   --->   "%sum_18 = fadd i32 %lm_18, i32 %lm_101" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1910 'fadd' 'sum_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1911 [4/4] (6.43ns)   --->   "%sum_19 = fadd i32 %lm_19, i32 %lm_100" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1911 'fadd' 'sum_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1912 [4/4] (6.43ns)   --->   "%sum_20 = fadd i32 %lm_20, i32 %lm_99" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1912 'fadd' 'sum_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1913 [4/4] (6.43ns)   --->   "%sum_21 = fadd i32 %lm_21, i32 %lm_98" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1913 'fadd' 'sum_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1914 [4/4] (6.43ns)   --->   "%sum_22 = fadd i32 %lm_22, i32 %lm_97" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1914 'fadd' 'sum_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1915 [4/4] (6.43ns)   --->   "%sum_23 = fadd i32 %lm_23, i32 %lm_96" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1915 'fadd' 'sum_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1916 [4/4] (6.43ns)   --->   "%sum_24 = fadd i32 %lm_24, i32 %lm_95" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1916 'fadd' 'sum_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1917 [4/4] (6.43ns)   --->   "%sum_25 = fadd i32 %lm_25, i32 %lm_94" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1917 'fadd' 'sum_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1918 [4/4] (6.43ns)   --->   "%sum_26 = fadd i32 %lm_26, i32 %lm_93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1918 'fadd' 'sum_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1919 [4/4] (6.43ns)   --->   "%sum_27 = fadd i32 %lm_27, i32 %lm_92" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1919 'fadd' 'sum_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1920 [4/4] (6.43ns)   --->   "%sum_28 = fadd i32 %lm_28, i32 %lm_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1920 'fadd' 'sum_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1921 [4/4] (6.43ns)   --->   "%sum_29 = fadd i32 %lm_29, i32 %lm_90" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1921 'fadd' 'sum_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1922 [4/4] (6.43ns)   --->   "%sum_30 = fadd i32 %lm_30, i32 %lm_89" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1922 'fadd' 'sum_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1923 [4/4] (6.43ns)   --->   "%sum_31 = fadd i32 %lm_31, i32 %lm_88" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1923 'fadd' 'sum_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1924 [4/4] (6.43ns)   --->   "%sum_32 = fadd i32 %lm_32, i32 %lm_87" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1924 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1925 [4/4] (6.43ns)   --->   "%sum_33 = fadd i32 %lm_33, i32 %lm_86" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1925 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1926 [4/4] (6.43ns)   --->   "%sum_34 = fadd i32 %lm_34, i32 %lm_85" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1926 'fadd' 'sum_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1927 [4/4] (6.43ns)   --->   "%sum_35 = fadd i32 %lm_35, i32 %lm_84" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1927 'fadd' 'sum_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1928 [4/4] (6.43ns)   --->   "%sum_36 = fadd i32 %lm_36, i32 %lm_83" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1928 'fadd' 'sum_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1929 [4/4] (6.43ns)   --->   "%sum_37 = fadd i32 %lm_37, i32 %lm_82" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1929 'fadd' 'sum_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1930 [4/4] (6.43ns)   --->   "%sum_38 = fadd i32 %lm_38, i32 %lm_81" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1930 'fadd' 'sum_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1931 [4/4] (6.43ns)   --->   "%sum_39 = fadd i32 %lm_39, i32 %lm_80" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1931 'fadd' 'sum_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1932 [4/4] (6.43ns)   --->   "%sum_40 = fadd i32 %lm_40, i32 %lm_79" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1932 'fadd' 'sum_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1933 [4/4] (6.43ns)   --->   "%sum_41 = fadd i32 %lm_41, i32 %lm_78" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1933 'fadd' 'sum_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1934 [4/4] (6.43ns)   --->   "%sum_42 = fadd i32 %lm_42, i32 %lm_77" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1934 'fadd' 'sum_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1935 [4/4] (6.43ns)   --->   "%sum_43 = fadd i32 %lm_43, i32 %lm_76" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1935 'fadd' 'sum_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1936 [4/4] (6.43ns)   --->   "%sum_44 = fadd i32 %lm_44, i32 %lm_75" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1936 'fadd' 'sum_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1937 [4/4] (6.43ns)   --->   "%sum_45 = fadd i32 %lm_45, i32 %lm_74" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1937 'fadd' 'sum_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1938 [4/4] (6.43ns)   --->   "%sum_46 = fadd i32 %lm_46, i32 %lm_73" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1938 'fadd' 'sum_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1939 [4/4] (6.43ns)   --->   "%sum_47 = fadd i32 %lm_47, i32 %lm_72" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1939 'fadd' 'sum_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1940 [4/4] (6.43ns)   --->   "%sum_48 = fadd i32 %lm_48, i32 %lm_71" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1940 'fadd' 'sum_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1941 [4/4] (6.43ns)   --->   "%sum_49 = fadd i32 %lm_49, i32 %lm_70" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1941 'fadd' 'sum_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1942 [4/4] (6.43ns)   --->   "%sum_50 = fadd i32 %lm_50, i32 %lm_69" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1942 'fadd' 'sum_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1943 [4/4] (6.43ns)   --->   "%sum_51 = fadd i32 %lm_51, i32 %lm_68" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1943 'fadd' 'sum_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1944 [4/4] (6.43ns)   --->   "%sum_52 = fadd i32 %lm_52, i32 %lm_67" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1944 'fadd' 'sum_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1945 [4/4] (6.43ns)   --->   "%sum_53 = fadd i32 %lm_53, i32 %lm_66" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1945 'fadd' 'sum_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1946 [4/4] (6.43ns)   --->   "%sum_54 = fadd i32 %lm_54, i32 %lm_65" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1946 'fadd' 'sum_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1947 [4/4] (6.43ns)   --->   "%sum_55 = fadd i32 %lm_55, i32 %lm_64" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1947 'fadd' 'sum_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1948 [4/4] (6.43ns)   --->   "%sum_56 = fadd i32 %lm_56, i32 %lm_63" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1948 'fadd' 'sum_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1949 [4/4] (6.43ns)   --->   "%sum_57 = fadd i32 %lm_57, i32 %lm_62" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1949 'fadd' 'sum_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1950 [4/4] (6.43ns)   --->   "%sum_58 = fadd i32 %lm_58, i32 %lm_61" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1950 'fadd' 'sum_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1951 [4/4] (6.43ns)   --->   "%sum_59 = fadd i32 %lm_59, i32 %lm_60" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1951 'fadd' 'sum_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1952 [4/4] (6.43ns)   --->   "%sum_60 = fadd i32 %lm_120, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1952 'fadd' 'sum_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1953 [4/4] (6.43ns)   --->   "%sum_61 = fadd i32 %lm_121, i32 %lm_240" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1953 'fadd' 'sum_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1954 [4/4] (6.43ns)   --->   "%sum_62 = fadd i32 %lm_122, i32 %lm_239" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1954 'fadd' 'sum_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1955 [4/4] (6.43ns)   --->   "%sum_63 = fadd i32 %lm_123, i32 %lm_238" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1955 'fadd' 'sum_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1956 [4/4] (6.43ns)   --->   "%sum_64 = fadd i32 %lm_124, i32 %lm_237" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1956 'fadd' 'sum_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1957 [4/4] (6.43ns)   --->   "%sum_65 = fadd i32 %lm_125, i32 %lm_236" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1957 'fadd' 'sum_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1958 [4/4] (6.43ns)   --->   "%sum_66 = fadd i32 %lm_126, i32 %lm_235" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1958 'fadd' 'sum_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1959 [4/4] (6.43ns)   --->   "%sum_67 = fadd i32 %lm_127, i32 %lm_234" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1959 'fadd' 'sum_67' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1960 [4/4] (6.43ns)   --->   "%sum_68 = fadd i32 %lm_128, i32 %lm_233" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1960 'fadd' 'sum_68' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1961 [4/4] (6.43ns)   --->   "%sum_69 = fadd i32 %lm_129, i32 %lm_232" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1961 'fadd' 'sum_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1962 [4/4] (6.43ns)   --->   "%sum_70 = fadd i32 %lm_130, i32 %lm_231" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1962 'fadd' 'sum_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1963 [4/4] (6.43ns)   --->   "%sum_71 = fadd i32 %lm_131, i32 %lm_230" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1963 'fadd' 'sum_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1964 [4/4] (6.43ns)   --->   "%sum_72 = fadd i32 %lm_132, i32 %lm_229" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1964 'fadd' 'sum_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1965 [4/4] (6.43ns)   --->   "%sum_73 = fadd i32 %lm_133, i32 %lm_228" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1965 'fadd' 'sum_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1966 [4/4] (6.43ns)   --->   "%sum_74 = fadd i32 %lm_134, i32 %lm_227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1966 'fadd' 'sum_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1967 [4/4] (6.43ns)   --->   "%sum_75 = fadd i32 %lm_135, i32 %lm_226" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1967 'fadd' 'sum_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1968 [4/4] (6.43ns)   --->   "%sum_76 = fadd i32 %lm_136, i32 %lm_225" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1968 'fadd' 'sum_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1969 [4/4] (6.43ns)   --->   "%sum_77 = fadd i32 %lm_137, i32 %lm_224" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1969 'fadd' 'sum_77' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1970 [4/4] (6.43ns)   --->   "%sum_78 = fadd i32 %lm_138, i32 %lm_223" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1970 'fadd' 'sum_78' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1971 [4/4] (6.43ns)   --->   "%sum_79 = fadd i32 %lm_139, i32 %lm_222" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1971 'fadd' 'sum_79' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1972 [4/4] (6.43ns)   --->   "%sum_80 = fadd i32 %lm_140, i32 %lm_221" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1972 'fadd' 'sum_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1973 [4/4] (6.43ns)   --->   "%sum_81 = fadd i32 %lm_141, i32 %lm_220" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1973 'fadd' 'sum_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1974 [4/4] (6.43ns)   --->   "%sum_82 = fadd i32 %lm_142, i32 %lm_219" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1974 'fadd' 'sum_82' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1975 [4/4] (6.43ns)   --->   "%sum_83 = fadd i32 %lm_143, i32 %lm_218" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1975 'fadd' 'sum_83' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1976 [4/4] (6.43ns)   --->   "%sum_84 = fadd i32 %lm_144, i32 %lm_217" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1976 'fadd' 'sum_84' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1977 [4/4] (6.43ns)   --->   "%sum_85 = fadd i32 %lm_145, i32 %lm_216" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1977 'fadd' 'sum_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1978 [4/4] (6.43ns)   --->   "%sum_86 = fadd i32 %lm_146, i32 %lm_215" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1978 'fadd' 'sum_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1979 [4/4] (6.43ns)   --->   "%sum_87 = fadd i32 %lm_147, i32 %lm_214" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1979 'fadd' 'sum_87' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1980 [4/4] (6.43ns)   --->   "%sum_88 = fadd i32 %lm_148, i32 %lm_213" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1980 'fadd' 'sum_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1981 [4/4] (6.43ns)   --->   "%sum_89 = fadd i32 %lm_149, i32 %lm_212" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1981 'fadd' 'sum_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1982 [4/4] (6.43ns)   --->   "%sum_90 = fadd i32 %lm_150, i32 %lm_211" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1982 'fadd' 'sum_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1983 [4/4] (6.43ns)   --->   "%sum_91 = fadd i32 %lm_151, i32 %lm_210" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1983 'fadd' 'sum_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1984 [4/4] (6.43ns)   --->   "%sum_92 = fadd i32 %lm_152, i32 %lm_209" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1984 'fadd' 'sum_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1985 [4/4] (6.43ns)   --->   "%sum_93 = fadd i32 %lm_153, i32 %lm_208" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1985 'fadd' 'sum_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1986 [4/4] (6.43ns)   --->   "%sum_94 = fadd i32 %lm_154, i32 %lm_207" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1986 'fadd' 'sum_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1987 [4/4] (6.43ns)   --->   "%sum_95 = fadd i32 %lm_155, i32 %lm_206" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1987 'fadd' 'sum_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1988 [4/4] (6.43ns)   --->   "%sum_96 = fadd i32 %lm_156, i32 %lm_205" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1988 'fadd' 'sum_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1989 [4/4] (6.43ns)   --->   "%sum_97 = fadd i32 %lm_157, i32 %lm_204" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1989 'fadd' 'sum_97' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1990 [4/4] (6.43ns)   --->   "%sum_98 = fadd i32 %lm_158, i32 %lm_203" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1990 'fadd' 'sum_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1991 [4/4] (6.43ns)   --->   "%sum_99 = fadd i32 %lm_159, i32 %lm_202" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1991 'fadd' 'sum_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1992 [4/4] (6.43ns)   --->   "%sum_100 = fadd i32 %lm_160, i32 %lm_201" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1992 'fadd' 'sum_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1993 [4/4] (6.43ns)   --->   "%sum_101 = fadd i32 %lm_161, i32 %lm_200" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1993 'fadd' 'sum_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1994 [4/4] (6.43ns)   --->   "%sum_102 = fadd i32 %lm_162, i32 %lm_199" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1994 'fadd' 'sum_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1995 [4/4] (6.43ns)   --->   "%sum_103 = fadd i32 %lm_163, i32 %lm_198" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1995 'fadd' 'sum_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1996 [4/4] (6.43ns)   --->   "%sum_104 = fadd i32 %lm_164, i32 %lm_197" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1996 'fadd' 'sum_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1997 [4/4] (6.43ns)   --->   "%sum_105 = fadd i32 %lm_165, i32 %lm_196" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1997 'fadd' 'sum_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1998 [4/4] (6.43ns)   --->   "%sum_106 = fadd i32 %lm_166, i32 %lm_195" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1998 'fadd' 'sum_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1999 [4/4] (6.43ns)   --->   "%sum_107 = fadd i32 %lm_167, i32 %lm_194" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 1999 'fadd' 'sum_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2000 [4/4] (6.43ns)   --->   "%sum_108 = fadd i32 %lm_168, i32 %lm_193" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2000 'fadd' 'sum_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2001 [4/4] (6.43ns)   --->   "%sum_109 = fadd i32 %lm_169, i32 %lm_192" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2001 'fadd' 'sum_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2002 [4/4] (6.43ns)   --->   "%sum_110 = fadd i32 %lm_170, i32 %lm_191" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2002 'fadd' 'sum_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2003 [4/4] (6.43ns)   --->   "%sum_111 = fadd i32 %lm_171, i32 %lm_190" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2003 'fadd' 'sum_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2004 [4/4] (6.43ns)   --->   "%sum_112 = fadd i32 %lm_172, i32 %lm_189" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2004 'fadd' 'sum_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2005 [4/4] (6.43ns)   --->   "%sum_113 = fadd i32 %lm_173, i32 %lm_188" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2005 'fadd' 'sum_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2006 [4/4] (6.43ns)   --->   "%sum_114 = fadd i32 %lm_174, i32 %lm_187" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2006 'fadd' 'sum_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2007 [4/4] (6.43ns)   --->   "%sum_115 = fadd i32 %lm_175, i32 %lm_186" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2007 'fadd' 'sum_115' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2008 [4/4] (6.43ns)   --->   "%sum_116 = fadd i32 %lm_176, i32 %lm_185" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2008 'fadd' 'sum_116' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2009 [4/4] (6.43ns)   --->   "%sum_117 = fadd i32 %lm_177, i32 %lm_184" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2009 'fadd' 'sum_117' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2010 [4/4] (6.43ns)   --->   "%sum_118 = fadd i32 %lm_178, i32 %lm_183" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2010 'fadd' 'sum_118' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2011 [4/4] (6.43ns)   --->   "%sum_119 = fadd i32 %lm_179, i32 %lm_182" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2011 'fadd' 'sum_119' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2012 [4/4] (6.43ns)   --->   "%sum_120 = fadd i32 %lm_180, i32 %lm_181" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2012 'fadd' 'sum_120' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2013 [4/4] (6.43ns)   --->   "%sum_121 = fadd i32 %lm_241, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2013 'fadd' 'sum_121' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2014 [4/4] (6.43ns)   --->   "%sum_122 = fadd i32 %lm_242, i32 %lm_361" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2014 'fadd' 'sum_122' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2015 [4/4] (6.43ns)   --->   "%sum_123 = fadd i32 %lm_243, i32 %lm_360" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2015 'fadd' 'sum_123' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2016 [4/4] (6.43ns)   --->   "%sum_124 = fadd i32 %lm_244, i32 %lm_359" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2016 'fadd' 'sum_124' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2017 [4/4] (6.43ns)   --->   "%sum_125 = fadd i32 %lm_245, i32 %lm_358" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2017 'fadd' 'sum_125' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2018 [4/4] (6.43ns)   --->   "%sum_126 = fadd i32 %lm_246, i32 %lm_357" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2018 'fadd' 'sum_126' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2019 [4/4] (6.43ns)   --->   "%sum_127 = fadd i32 %lm_247, i32 %lm_356" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2019 'fadd' 'sum_127' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2020 [4/4] (6.43ns)   --->   "%sum_128 = fadd i32 %lm_248, i32 %lm_355" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2020 'fadd' 'sum_128' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2021 [4/4] (6.43ns)   --->   "%sum_129 = fadd i32 %lm_249, i32 %lm_354" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2021 'fadd' 'sum_129' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2022 [4/4] (6.43ns)   --->   "%sum_130 = fadd i32 %lm_250, i32 %lm_353" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2022 'fadd' 'sum_130' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2023 [4/4] (6.43ns)   --->   "%sum_131 = fadd i32 %lm_251, i32 %lm_352" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2023 'fadd' 'sum_131' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2024 [4/4] (6.43ns)   --->   "%sum_132 = fadd i32 %lm_252, i32 %lm_351" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2024 'fadd' 'sum_132' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2025 [4/4] (6.43ns)   --->   "%sum_133 = fadd i32 %lm_253, i32 %lm_350" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2025 'fadd' 'sum_133' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2026 [4/4] (6.43ns)   --->   "%sum_134 = fadd i32 %lm_254, i32 %lm_349" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2026 'fadd' 'sum_134' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2027 [4/4] (6.43ns)   --->   "%sum_135 = fadd i32 %lm_255, i32 %lm_348" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2027 'fadd' 'sum_135' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2028 [4/4] (6.43ns)   --->   "%sum_136 = fadd i32 %lm_256, i32 %lm_347" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2028 'fadd' 'sum_136' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2029 [4/4] (6.43ns)   --->   "%sum_137 = fadd i32 %lm_257, i32 %lm_346" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2029 'fadd' 'sum_137' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2030 [4/4] (6.43ns)   --->   "%sum_138 = fadd i32 %lm_258, i32 %lm_345" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2030 'fadd' 'sum_138' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2031 [4/4] (6.43ns)   --->   "%sum_139 = fadd i32 %lm_259, i32 %lm_344" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2031 'fadd' 'sum_139' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2032 [4/4] (6.43ns)   --->   "%sum_140 = fadd i32 %lm_260, i32 %lm_343" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2032 'fadd' 'sum_140' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2033 [4/4] (6.43ns)   --->   "%sum_141 = fadd i32 %lm_261, i32 %lm_342" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2033 'fadd' 'sum_141' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2034 [4/4] (6.43ns)   --->   "%sum_142 = fadd i32 %lm_262, i32 %lm_341" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2034 'fadd' 'sum_142' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2035 [4/4] (6.43ns)   --->   "%sum_143 = fadd i32 %lm_263, i32 %lm_340" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2035 'fadd' 'sum_143' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2036 [4/4] (6.43ns)   --->   "%sum_144 = fadd i32 %lm_264, i32 %lm_339" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2036 'fadd' 'sum_144' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2037 [4/4] (6.43ns)   --->   "%sum_145 = fadd i32 %lm_265, i32 %lm_338" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2037 'fadd' 'sum_145' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2038 [4/4] (6.43ns)   --->   "%sum_146 = fadd i32 %lm_266, i32 %lm_337" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2038 'fadd' 'sum_146' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2039 [4/4] (6.43ns)   --->   "%sum_147 = fadd i32 %lm_267, i32 %lm_336" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2039 'fadd' 'sum_147' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2040 [4/4] (6.43ns)   --->   "%sum_148 = fadd i32 %lm_268, i32 %lm_335" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2040 'fadd' 'sum_148' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2041 [4/4] (6.43ns)   --->   "%sum_149 = fadd i32 %lm_269, i32 %lm_334" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2041 'fadd' 'sum_149' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2042 [4/4] (6.43ns)   --->   "%sum_150 = fadd i32 %lm_270, i32 %lm_333" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2042 'fadd' 'sum_150' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2043 [4/4] (6.43ns)   --->   "%sum_151 = fadd i32 %lm_271, i32 %lm_332" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2043 'fadd' 'sum_151' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2044 [4/4] (6.43ns)   --->   "%sum_152 = fadd i32 %lm_272, i32 %lm_331" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2044 'fadd' 'sum_152' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2045 [4/4] (6.43ns)   --->   "%sum_153 = fadd i32 %lm_273, i32 %lm_330" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2045 'fadd' 'sum_153' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2046 [4/4] (6.43ns)   --->   "%sum_154 = fadd i32 %lm_274, i32 %lm_329" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2046 'fadd' 'sum_154' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2047 [4/4] (6.43ns)   --->   "%sum_155 = fadd i32 %lm_275, i32 %lm_328" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2047 'fadd' 'sum_155' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2048 [4/4] (6.43ns)   --->   "%sum_156 = fadd i32 %lm_276, i32 %lm_327" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2048 'fadd' 'sum_156' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2049 [4/4] (6.43ns)   --->   "%sum_157 = fadd i32 %lm_277, i32 %lm_326" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2049 'fadd' 'sum_157' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2050 [4/4] (6.43ns)   --->   "%sum_158 = fadd i32 %lm_278, i32 %lm_325" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2050 'fadd' 'sum_158' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2051 [4/4] (6.43ns)   --->   "%sum_159 = fadd i32 %lm_279, i32 %lm_324" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2051 'fadd' 'sum_159' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2052 [4/4] (6.43ns)   --->   "%sum_160 = fadd i32 %lm_280, i32 %lm_323" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2052 'fadd' 'sum_160' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2053 [4/4] (6.43ns)   --->   "%sum_161 = fadd i32 %lm_281, i32 %lm_322" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2053 'fadd' 'sum_161' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2054 [4/4] (6.43ns)   --->   "%sum_162 = fadd i32 %lm_282, i32 %lm_321" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2054 'fadd' 'sum_162' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2055 [4/4] (6.43ns)   --->   "%sum_163 = fadd i32 %lm_283, i32 %lm_320" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2055 'fadd' 'sum_163' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2056 [4/4] (6.43ns)   --->   "%sum_164 = fadd i32 %lm_284, i32 %lm_319" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2056 'fadd' 'sum_164' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2057 [4/4] (6.43ns)   --->   "%sum_165 = fadd i32 %lm_285, i32 %lm_318" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2057 'fadd' 'sum_165' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2058 [4/4] (6.43ns)   --->   "%sum_166 = fadd i32 %lm_286, i32 %lm_317" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2058 'fadd' 'sum_166' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2059 [4/4] (6.43ns)   --->   "%sum_167 = fadd i32 %lm_287, i32 %lm_316" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2059 'fadd' 'sum_167' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2060 [4/4] (6.43ns)   --->   "%sum_168 = fadd i32 %lm_288, i32 %lm_315" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2060 'fadd' 'sum_168' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2061 [4/4] (6.43ns)   --->   "%sum_169 = fadd i32 %lm_289, i32 %lm_314" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2061 'fadd' 'sum_169' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2062 [4/4] (6.43ns)   --->   "%sum_170 = fadd i32 %lm_290, i32 %lm_313" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2062 'fadd' 'sum_170' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2063 [4/4] (6.43ns)   --->   "%sum_171 = fadd i32 %lm_291, i32 %lm_312" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2063 'fadd' 'sum_171' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2064 [4/4] (6.43ns)   --->   "%sum_172 = fadd i32 %lm_292, i32 %lm_311" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2064 'fadd' 'sum_172' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2065 [4/4] (6.43ns)   --->   "%sum_173 = fadd i32 %lm_293, i32 %lm_310" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2065 'fadd' 'sum_173' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2066 [4/4] (6.43ns)   --->   "%sum_174 = fadd i32 %lm_294, i32 %lm_309" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2066 'fadd' 'sum_174' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2067 [4/4] (6.43ns)   --->   "%sum_175 = fadd i32 %lm_295, i32 %lm_308" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2067 'fadd' 'sum_175' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2068 [4/4] (6.43ns)   --->   "%sum_176 = fadd i32 %lm_296, i32 %lm_307" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2068 'fadd' 'sum_176' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2069 [4/4] (6.43ns)   --->   "%sum_177 = fadd i32 %lm_297, i32 %lm_306" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2069 'fadd' 'sum_177' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2070 [4/4] (6.43ns)   --->   "%sum_178 = fadd i32 %lm_298, i32 %lm_305" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2070 'fadd' 'sum_178' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2071 [4/4] (6.43ns)   --->   "%sum_179 = fadd i32 %lm_299, i32 %lm_304" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2071 'fadd' 'sum_179' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2072 [4/4] (6.43ns)   --->   "%sum_180 = fadd i32 %lm_300, i32 %lm_303" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2072 'fadd' 'sum_180' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2073 [4/4] (6.43ns)   --->   "%sum_181 = fadd i32 %lm_301, i32 %lm_302" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2073 'fadd' 'sum_181' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 2074 [3/4] (6.43ns)   --->   "%sum = fadd i32 %lm, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2074 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2075 [3/4] (6.43ns)   --->   "%sum_1 = fadd i32 %lm_1, i32 %lm_119" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2075 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2076 [3/4] (6.43ns)   --->   "%sum_2 = fadd i32 %lm_2, i32 %lm_118" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2076 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2077 [3/4] (6.43ns)   --->   "%sum_3 = fadd i32 %lm_3, i32 %lm_117" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2077 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2078 [3/4] (6.43ns)   --->   "%sum_4 = fadd i32 %lm_4, i32 %lm_116" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2078 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2079 [3/4] (6.43ns)   --->   "%sum_5 = fadd i32 %lm_5, i32 %lm_115" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2079 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2080 [3/4] (6.43ns)   --->   "%sum_6 = fadd i32 %lm_6, i32 %lm_114" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2080 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2081 [3/4] (6.43ns)   --->   "%sum_7 = fadd i32 %lm_7, i32 %lm_113" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2081 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2082 [3/4] (6.43ns)   --->   "%sum_8 = fadd i32 %lm_8, i32 %lm_112" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2082 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2083 [3/4] (6.43ns)   --->   "%sum_9 = fadd i32 %lm_9, i32 %lm_111" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2083 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2084 [3/4] (6.43ns)   --->   "%sum_s = fadd i32 %lm_s, i32 %lm_110" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2084 'fadd' 'sum_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2085 [3/4] (6.43ns)   --->   "%sum_10 = fadd i32 %lm_10, i32 %lm_109" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2085 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2086 [3/4] (6.43ns)   --->   "%sum_11 = fadd i32 %lm_11, i32 %lm_108" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2086 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2087 [3/4] (6.43ns)   --->   "%sum_12 = fadd i32 %lm_12, i32 %lm_107" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2087 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2088 [3/4] (6.43ns)   --->   "%sum_13 = fadd i32 %lm_13, i32 %lm_106" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2088 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2089 [3/4] (6.43ns)   --->   "%sum_14 = fadd i32 %lm_14, i32 %lm_105" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2089 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2090 [3/4] (6.43ns)   --->   "%sum_15 = fadd i32 %lm_15, i32 %lm_104" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2090 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2091 [3/4] (6.43ns)   --->   "%sum_16 = fadd i32 %lm_16, i32 %lm_103" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2091 'fadd' 'sum_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2092 [3/4] (6.43ns)   --->   "%sum_17 = fadd i32 %lm_17, i32 %lm_102" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2092 'fadd' 'sum_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2093 [3/4] (6.43ns)   --->   "%sum_18 = fadd i32 %lm_18, i32 %lm_101" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2093 'fadd' 'sum_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2094 [3/4] (6.43ns)   --->   "%sum_19 = fadd i32 %lm_19, i32 %lm_100" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2094 'fadd' 'sum_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2095 [3/4] (6.43ns)   --->   "%sum_20 = fadd i32 %lm_20, i32 %lm_99" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2095 'fadd' 'sum_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2096 [3/4] (6.43ns)   --->   "%sum_21 = fadd i32 %lm_21, i32 %lm_98" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2096 'fadd' 'sum_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2097 [3/4] (6.43ns)   --->   "%sum_22 = fadd i32 %lm_22, i32 %lm_97" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2097 'fadd' 'sum_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2098 [3/4] (6.43ns)   --->   "%sum_23 = fadd i32 %lm_23, i32 %lm_96" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2098 'fadd' 'sum_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2099 [3/4] (6.43ns)   --->   "%sum_24 = fadd i32 %lm_24, i32 %lm_95" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2099 'fadd' 'sum_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2100 [3/4] (6.43ns)   --->   "%sum_25 = fadd i32 %lm_25, i32 %lm_94" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2100 'fadd' 'sum_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2101 [3/4] (6.43ns)   --->   "%sum_26 = fadd i32 %lm_26, i32 %lm_93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2101 'fadd' 'sum_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2102 [3/4] (6.43ns)   --->   "%sum_27 = fadd i32 %lm_27, i32 %lm_92" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2102 'fadd' 'sum_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2103 [3/4] (6.43ns)   --->   "%sum_28 = fadd i32 %lm_28, i32 %lm_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2103 'fadd' 'sum_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2104 [3/4] (6.43ns)   --->   "%sum_29 = fadd i32 %lm_29, i32 %lm_90" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2104 'fadd' 'sum_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2105 [3/4] (6.43ns)   --->   "%sum_30 = fadd i32 %lm_30, i32 %lm_89" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2105 'fadd' 'sum_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2106 [3/4] (6.43ns)   --->   "%sum_31 = fadd i32 %lm_31, i32 %lm_88" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2106 'fadd' 'sum_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2107 [3/4] (6.43ns)   --->   "%sum_32 = fadd i32 %lm_32, i32 %lm_87" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2107 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2108 [3/4] (6.43ns)   --->   "%sum_33 = fadd i32 %lm_33, i32 %lm_86" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2108 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2109 [3/4] (6.43ns)   --->   "%sum_34 = fadd i32 %lm_34, i32 %lm_85" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2109 'fadd' 'sum_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2110 [3/4] (6.43ns)   --->   "%sum_35 = fadd i32 %lm_35, i32 %lm_84" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2110 'fadd' 'sum_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2111 [3/4] (6.43ns)   --->   "%sum_36 = fadd i32 %lm_36, i32 %lm_83" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2111 'fadd' 'sum_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2112 [3/4] (6.43ns)   --->   "%sum_37 = fadd i32 %lm_37, i32 %lm_82" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2112 'fadd' 'sum_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2113 [3/4] (6.43ns)   --->   "%sum_38 = fadd i32 %lm_38, i32 %lm_81" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2113 'fadd' 'sum_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2114 [3/4] (6.43ns)   --->   "%sum_39 = fadd i32 %lm_39, i32 %lm_80" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2114 'fadd' 'sum_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2115 [3/4] (6.43ns)   --->   "%sum_40 = fadd i32 %lm_40, i32 %lm_79" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2115 'fadd' 'sum_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2116 [3/4] (6.43ns)   --->   "%sum_41 = fadd i32 %lm_41, i32 %lm_78" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2116 'fadd' 'sum_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2117 [3/4] (6.43ns)   --->   "%sum_42 = fadd i32 %lm_42, i32 %lm_77" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2117 'fadd' 'sum_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2118 [3/4] (6.43ns)   --->   "%sum_43 = fadd i32 %lm_43, i32 %lm_76" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2118 'fadd' 'sum_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2119 [3/4] (6.43ns)   --->   "%sum_44 = fadd i32 %lm_44, i32 %lm_75" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2119 'fadd' 'sum_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2120 [3/4] (6.43ns)   --->   "%sum_45 = fadd i32 %lm_45, i32 %lm_74" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2120 'fadd' 'sum_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2121 [3/4] (6.43ns)   --->   "%sum_46 = fadd i32 %lm_46, i32 %lm_73" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2121 'fadd' 'sum_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2122 [3/4] (6.43ns)   --->   "%sum_47 = fadd i32 %lm_47, i32 %lm_72" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2122 'fadd' 'sum_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2123 [3/4] (6.43ns)   --->   "%sum_48 = fadd i32 %lm_48, i32 %lm_71" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2123 'fadd' 'sum_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2124 [3/4] (6.43ns)   --->   "%sum_49 = fadd i32 %lm_49, i32 %lm_70" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2124 'fadd' 'sum_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2125 [3/4] (6.43ns)   --->   "%sum_50 = fadd i32 %lm_50, i32 %lm_69" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2125 'fadd' 'sum_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2126 [3/4] (6.43ns)   --->   "%sum_51 = fadd i32 %lm_51, i32 %lm_68" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2126 'fadd' 'sum_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2127 [3/4] (6.43ns)   --->   "%sum_52 = fadd i32 %lm_52, i32 %lm_67" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2127 'fadd' 'sum_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2128 [3/4] (6.43ns)   --->   "%sum_53 = fadd i32 %lm_53, i32 %lm_66" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2128 'fadd' 'sum_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2129 [3/4] (6.43ns)   --->   "%sum_54 = fadd i32 %lm_54, i32 %lm_65" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2129 'fadd' 'sum_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2130 [3/4] (6.43ns)   --->   "%sum_55 = fadd i32 %lm_55, i32 %lm_64" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2130 'fadd' 'sum_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2131 [3/4] (6.43ns)   --->   "%sum_56 = fadd i32 %lm_56, i32 %lm_63" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2131 'fadd' 'sum_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2132 [3/4] (6.43ns)   --->   "%sum_57 = fadd i32 %lm_57, i32 %lm_62" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2132 'fadd' 'sum_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2133 [3/4] (6.43ns)   --->   "%sum_58 = fadd i32 %lm_58, i32 %lm_61" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2133 'fadd' 'sum_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2134 [3/4] (6.43ns)   --->   "%sum_59 = fadd i32 %lm_59, i32 %lm_60" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2134 'fadd' 'sum_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2135 [3/4] (6.43ns)   --->   "%sum_60 = fadd i32 %lm_120, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2135 'fadd' 'sum_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2136 [3/4] (6.43ns)   --->   "%sum_61 = fadd i32 %lm_121, i32 %lm_240" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2136 'fadd' 'sum_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2137 [3/4] (6.43ns)   --->   "%sum_62 = fadd i32 %lm_122, i32 %lm_239" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2137 'fadd' 'sum_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2138 [3/4] (6.43ns)   --->   "%sum_63 = fadd i32 %lm_123, i32 %lm_238" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2138 'fadd' 'sum_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2139 [3/4] (6.43ns)   --->   "%sum_64 = fadd i32 %lm_124, i32 %lm_237" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2139 'fadd' 'sum_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2140 [3/4] (6.43ns)   --->   "%sum_65 = fadd i32 %lm_125, i32 %lm_236" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2140 'fadd' 'sum_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2141 [3/4] (6.43ns)   --->   "%sum_66 = fadd i32 %lm_126, i32 %lm_235" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2141 'fadd' 'sum_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2142 [3/4] (6.43ns)   --->   "%sum_67 = fadd i32 %lm_127, i32 %lm_234" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2142 'fadd' 'sum_67' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2143 [3/4] (6.43ns)   --->   "%sum_68 = fadd i32 %lm_128, i32 %lm_233" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2143 'fadd' 'sum_68' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2144 [3/4] (6.43ns)   --->   "%sum_69 = fadd i32 %lm_129, i32 %lm_232" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2144 'fadd' 'sum_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2145 [3/4] (6.43ns)   --->   "%sum_70 = fadd i32 %lm_130, i32 %lm_231" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2145 'fadd' 'sum_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2146 [3/4] (6.43ns)   --->   "%sum_71 = fadd i32 %lm_131, i32 %lm_230" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2146 'fadd' 'sum_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2147 [3/4] (6.43ns)   --->   "%sum_72 = fadd i32 %lm_132, i32 %lm_229" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2147 'fadd' 'sum_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2148 [3/4] (6.43ns)   --->   "%sum_73 = fadd i32 %lm_133, i32 %lm_228" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2148 'fadd' 'sum_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2149 [3/4] (6.43ns)   --->   "%sum_74 = fadd i32 %lm_134, i32 %lm_227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2149 'fadd' 'sum_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2150 [3/4] (6.43ns)   --->   "%sum_75 = fadd i32 %lm_135, i32 %lm_226" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2150 'fadd' 'sum_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2151 [3/4] (6.43ns)   --->   "%sum_76 = fadd i32 %lm_136, i32 %lm_225" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2151 'fadd' 'sum_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2152 [3/4] (6.43ns)   --->   "%sum_77 = fadd i32 %lm_137, i32 %lm_224" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2152 'fadd' 'sum_77' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2153 [3/4] (6.43ns)   --->   "%sum_78 = fadd i32 %lm_138, i32 %lm_223" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2153 'fadd' 'sum_78' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2154 [3/4] (6.43ns)   --->   "%sum_79 = fadd i32 %lm_139, i32 %lm_222" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2154 'fadd' 'sum_79' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2155 [3/4] (6.43ns)   --->   "%sum_80 = fadd i32 %lm_140, i32 %lm_221" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2155 'fadd' 'sum_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2156 [3/4] (6.43ns)   --->   "%sum_81 = fadd i32 %lm_141, i32 %lm_220" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2156 'fadd' 'sum_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2157 [3/4] (6.43ns)   --->   "%sum_82 = fadd i32 %lm_142, i32 %lm_219" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2157 'fadd' 'sum_82' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2158 [3/4] (6.43ns)   --->   "%sum_83 = fadd i32 %lm_143, i32 %lm_218" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2158 'fadd' 'sum_83' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2159 [3/4] (6.43ns)   --->   "%sum_84 = fadd i32 %lm_144, i32 %lm_217" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2159 'fadd' 'sum_84' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2160 [3/4] (6.43ns)   --->   "%sum_85 = fadd i32 %lm_145, i32 %lm_216" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2160 'fadd' 'sum_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2161 [3/4] (6.43ns)   --->   "%sum_86 = fadd i32 %lm_146, i32 %lm_215" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2161 'fadd' 'sum_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2162 [3/4] (6.43ns)   --->   "%sum_87 = fadd i32 %lm_147, i32 %lm_214" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2162 'fadd' 'sum_87' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2163 [3/4] (6.43ns)   --->   "%sum_88 = fadd i32 %lm_148, i32 %lm_213" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2163 'fadd' 'sum_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2164 [3/4] (6.43ns)   --->   "%sum_89 = fadd i32 %lm_149, i32 %lm_212" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2164 'fadd' 'sum_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2165 [3/4] (6.43ns)   --->   "%sum_90 = fadd i32 %lm_150, i32 %lm_211" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2165 'fadd' 'sum_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2166 [3/4] (6.43ns)   --->   "%sum_91 = fadd i32 %lm_151, i32 %lm_210" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2166 'fadd' 'sum_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2167 [3/4] (6.43ns)   --->   "%sum_92 = fadd i32 %lm_152, i32 %lm_209" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2167 'fadd' 'sum_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2168 [3/4] (6.43ns)   --->   "%sum_93 = fadd i32 %lm_153, i32 %lm_208" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2168 'fadd' 'sum_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2169 [3/4] (6.43ns)   --->   "%sum_94 = fadd i32 %lm_154, i32 %lm_207" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2169 'fadd' 'sum_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2170 [3/4] (6.43ns)   --->   "%sum_95 = fadd i32 %lm_155, i32 %lm_206" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2170 'fadd' 'sum_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2171 [3/4] (6.43ns)   --->   "%sum_96 = fadd i32 %lm_156, i32 %lm_205" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2171 'fadd' 'sum_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2172 [3/4] (6.43ns)   --->   "%sum_97 = fadd i32 %lm_157, i32 %lm_204" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2172 'fadd' 'sum_97' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2173 [3/4] (6.43ns)   --->   "%sum_98 = fadd i32 %lm_158, i32 %lm_203" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2173 'fadd' 'sum_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2174 [3/4] (6.43ns)   --->   "%sum_99 = fadd i32 %lm_159, i32 %lm_202" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2174 'fadd' 'sum_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2175 [3/4] (6.43ns)   --->   "%sum_100 = fadd i32 %lm_160, i32 %lm_201" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2175 'fadd' 'sum_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2176 [3/4] (6.43ns)   --->   "%sum_101 = fadd i32 %lm_161, i32 %lm_200" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2176 'fadd' 'sum_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2177 [3/4] (6.43ns)   --->   "%sum_102 = fadd i32 %lm_162, i32 %lm_199" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2177 'fadd' 'sum_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2178 [3/4] (6.43ns)   --->   "%sum_103 = fadd i32 %lm_163, i32 %lm_198" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2178 'fadd' 'sum_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2179 [3/4] (6.43ns)   --->   "%sum_104 = fadd i32 %lm_164, i32 %lm_197" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2179 'fadd' 'sum_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2180 [3/4] (6.43ns)   --->   "%sum_105 = fadd i32 %lm_165, i32 %lm_196" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2180 'fadd' 'sum_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2181 [3/4] (6.43ns)   --->   "%sum_106 = fadd i32 %lm_166, i32 %lm_195" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2181 'fadd' 'sum_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2182 [3/4] (6.43ns)   --->   "%sum_107 = fadd i32 %lm_167, i32 %lm_194" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2182 'fadd' 'sum_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2183 [3/4] (6.43ns)   --->   "%sum_108 = fadd i32 %lm_168, i32 %lm_193" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2183 'fadd' 'sum_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2184 [3/4] (6.43ns)   --->   "%sum_109 = fadd i32 %lm_169, i32 %lm_192" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2184 'fadd' 'sum_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2185 [3/4] (6.43ns)   --->   "%sum_110 = fadd i32 %lm_170, i32 %lm_191" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2185 'fadd' 'sum_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2186 [3/4] (6.43ns)   --->   "%sum_111 = fadd i32 %lm_171, i32 %lm_190" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2186 'fadd' 'sum_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2187 [3/4] (6.43ns)   --->   "%sum_112 = fadd i32 %lm_172, i32 %lm_189" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2187 'fadd' 'sum_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2188 [3/4] (6.43ns)   --->   "%sum_113 = fadd i32 %lm_173, i32 %lm_188" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2188 'fadd' 'sum_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2189 [3/4] (6.43ns)   --->   "%sum_114 = fadd i32 %lm_174, i32 %lm_187" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2189 'fadd' 'sum_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2190 [3/4] (6.43ns)   --->   "%sum_115 = fadd i32 %lm_175, i32 %lm_186" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2190 'fadd' 'sum_115' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2191 [3/4] (6.43ns)   --->   "%sum_116 = fadd i32 %lm_176, i32 %lm_185" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2191 'fadd' 'sum_116' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2192 [3/4] (6.43ns)   --->   "%sum_117 = fadd i32 %lm_177, i32 %lm_184" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2192 'fadd' 'sum_117' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2193 [3/4] (6.43ns)   --->   "%sum_118 = fadd i32 %lm_178, i32 %lm_183" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2193 'fadd' 'sum_118' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2194 [3/4] (6.43ns)   --->   "%sum_119 = fadd i32 %lm_179, i32 %lm_182" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2194 'fadd' 'sum_119' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2195 [3/4] (6.43ns)   --->   "%sum_120 = fadd i32 %lm_180, i32 %lm_181" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2195 'fadd' 'sum_120' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2196 [3/4] (6.43ns)   --->   "%sum_121 = fadd i32 %lm_241, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2196 'fadd' 'sum_121' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2197 [3/4] (6.43ns)   --->   "%sum_122 = fadd i32 %lm_242, i32 %lm_361" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2197 'fadd' 'sum_122' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2198 [3/4] (6.43ns)   --->   "%sum_123 = fadd i32 %lm_243, i32 %lm_360" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2198 'fadd' 'sum_123' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2199 [3/4] (6.43ns)   --->   "%sum_124 = fadd i32 %lm_244, i32 %lm_359" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2199 'fadd' 'sum_124' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2200 [3/4] (6.43ns)   --->   "%sum_125 = fadd i32 %lm_245, i32 %lm_358" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2200 'fadd' 'sum_125' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2201 [3/4] (6.43ns)   --->   "%sum_126 = fadd i32 %lm_246, i32 %lm_357" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2201 'fadd' 'sum_126' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2202 [3/4] (6.43ns)   --->   "%sum_127 = fadd i32 %lm_247, i32 %lm_356" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2202 'fadd' 'sum_127' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2203 [3/4] (6.43ns)   --->   "%sum_128 = fadd i32 %lm_248, i32 %lm_355" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2203 'fadd' 'sum_128' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2204 [3/4] (6.43ns)   --->   "%sum_129 = fadd i32 %lm_249, i32 %lm_354" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2204 'fadd' 'sum_129' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2205 [3/4] (6.43ns)   --->   "%sum_130 = fadd i32 %lm_250, i32 %lm_353" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2205 'fadd' 'sum_130' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2206 [3/4] (6.43ns)   --->   "%sum_131 = fadd i32 %lm_251, i32 %lm_352" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2206 'fadd' 'sum_131' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2207 [3/4] (6.43ns)   --->   "%sum_132 = fadd i32 %lm_252, i32 %lm_351" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2207 'fadd' 'sum_132' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2208 [3/4] (6.43ns)   --->   "%sum_133 = fadd i32 %lm_253, i32 %lm_350" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2208 'fadd' 'sum_133' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2209 [3/4] (6.43ns)   --->   "%sum_134 = fadd i32 %lm_254, i32 %lm_349" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2209 'fadd' 'sum_134' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2210 [3/4] (6.43ns)   --->   "%sum_135 = fadd i32 %lm_255, i32 %lm_348" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2210 'fadd' 'sum_135' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2211 [3/4] (6.43ns)   --->   "%sum_136 = fadd i32 %lm_256, i32 %lm_347" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2211 'fadd' 'sum_136' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2212 [3/4] (6.43ns)   --->   "%sum_137 = fadd i32 %lm_257, i32 %lm_346" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2212 'fadd' 'sum_137' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2213 [3/4] (6.43ns)   --->   "%sum_138 = fadd i32 %lm_258, i32 %lm_345" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2213 'fadd' 'sum_138' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2214 [3/4] (6.43ns)   --->   "%sum_139 = fadd i32 %lm_259, i32 %lm_344" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2214 'fadd' 'sum_139' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2215 [3/4] (6.43ns)   --->   "%sum_140 = fadd i32 %lm_260, i32 %lm_343" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2215 'fadd' 'sum_140' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2216 [3/4] (6.43ns)   --->   "%sum_141 = fadd i32 %lm_261, i32 %lm_342" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2216 'fadd' 'sum_141' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2217 [3/4] (6.43ns)   --->   "%sum_142 = fadd i32 %lm_262, i32 %lm_341" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2217 'fadd' 'sum_142' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2218 [3/4] (6.43ns)   --->   "%sum_143 = fadd i32 %lm_263, i32 %lm_340" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2218 'fadd' 'sum_143' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2219 [3/4] (6.43ns)   --->   "%sum_144 = fadd i32 %lm_264, i32 %lm_339" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2219 'fadd' 'sum_144' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2220 [3/4] (6.43ns)   --->   "%sum_145 = fadd i32 %lm_265, i32 %lm_338" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2220 'fadd' 'sum_145' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2221 [3/4] (6.43ns)   --->   "%sum_146 = fadd i32 %lm_266, i32 %lm_337" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2221 'fadd' 'sum_146' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2222 [3/4] (6.43ns)   --->   "%sum_147 = fadd i32 %lm_267, i32 %lm_336" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2222 'fadd' 'sum_147' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2223 [3/4] (6.43ns)   --->   "%sum_148 = fadd i32 %lm_268, i32 %lm_335" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2223 'fadd' 'sum_148' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2224 [3/4] (6.43ns)   --->   "%sum_149 = fadd i32 %lm_269, i32 %lm_334" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2224 'fadd' 'sum_149' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2225 [3/4] (6.43ns)   --->   "%sum_150 = fadd i32 %lm_270, i32 %lm_333" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2225 'fadd' 'sum_150' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2226 [3/4] (6.43ns)   --->   "%sum_151 = fadd i32 %lm_271, i32 %lm_332" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2226 'fadd' 'sum_151' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2227 [3/4] (6.43ns)   --->   "%sum_152 = fadd i32 %lm_272, i32 %lm_331" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2227 'fadd' 'sum_152' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2228 [3/4] (6.43ns)   --->   "%sum_153 = fadd i32 %lm_273, i32 %lm_330" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2228 'fadd' 'sum_153' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2229 [3/4] (6.43ns)   --->   "%sum_154 = fadd i32 %lm_274, i32 %lm_329" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2229 'fadd' 'sum_154' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2230 [3/4] (6.43ns)   --->   "%sum_155 = fadd i32 %lm_275, i32 %lm_328" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2230 'fadd' 'sum_155' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2231 [3/4] (6.43ns)   --->   "%sum_156 = fadd i32 %lm_276, i32 %lm_327" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2231 'fadd' 'sum_156' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2232 [3/4] (6.43ns)   --->   "%sum_157 = fadd i32 %lm_277, i32 %lm_326" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2232 'fadd' 'sum_157' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2233 [3/4] (6.43ns)   --->   "%sum_158 = fadd i32 %lm_278, i32 %lm_325" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2233 'fadd' 'sum_158' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2234 [3/4] (6.43ns)   --->   "%sum_159 = fadd i32 %lm_279, i32 %lm_324" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2234 'fadd' 'sum_159' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2235 [3/4] (6.43ns)   --->   "%sum_160 = fadd i32 %lm_280, i32 %lm_323" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2235 'fadd' 'sum_160' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2236 [3/4] (6.43ns)   --->   "%sum_161 = fadd i32 %lm_281, i32 %lm_322" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2236 'fadd' 'sum_161' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2237 [3/4] (6.43ns)   --->   "%sum_162 = fadd i32 %lm_282, i32 %lm_321" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2237 'fadd' 'sum_162' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2238 [3/4] (6.43ns)   --->   "%sum_163 = fadd i32 %lm_283, i32 %lm_320" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2238 'fadd' 'sum_163' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2239 [3/4] (6.43ns)   --->   "%sum_164 = fadd i32 %lm_284, i32 %lm_319" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2239 'fadd' 'sum_164' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2240 [3/4] (6.43ns)   --->   "%sum_165 = fadd i32 %lm_285, i32 %lm_318" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2240 'fadd' 'sum_165' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2241 [3/4] (6.43ns)   --->   "%sum_166 = fadd i32 %lm_286, i32 %lm_317" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2241 'fadd' 'sum_166' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2242 [3/4] (6.43ns)   --->   "%sum_167 = fadd i32 %lm_287, i32 %lm_316" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2242 'fadd' 'sum_167' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2243 [3/4] (6.43ns)   --->   "%sum_168 = fadd i32 %lm_288, i32 %lm_315" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2243 'fadd' 'sum_168' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2244 [3/4] (6.43ns)   --->   "%sum_169 = fadd i32 %lm_289, i32 %lm_314" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2244 'fadd' 'sum_169' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2245 [3/4] (6.43ns)   --->   "%sum_170 = fadd i32 %lm_290, i32 %lm_313" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2245 'fadd' 'sum_170' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2246 [3/4] (6.43ns)   --->   "%sum_171 = fadd i32 %lm_291, i32 %lm_312" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2246 'fadd' 'sum_171' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2247 [3/4] (6.43ns)   --->   "%sum_172 = fadd i32 %lm_292, i32 %lm_311" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2247 'fadd' 'sum_172' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2248 [3/4] (6.43ns)   --->   "%sum_173 = fadd i32 %lm_293, i32 %lm_310" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2248 'fadd' 'sum_173' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2249 [3/4] (6.43ns)   --->   "%sum_174 = fadd i32 %lm_294, i32 %lm_309" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2249 'fadd' 'sum_174' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2250 [3/4] (6.43ns)   --->   "%sum_175 = fadd i32 %lm_295, i32 %lm_308" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2250 'fadd' 'sum_175' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2251 [3/4] (6.43ns)   --->   "%sum_176 = fadd i32 %lm_296, i32 %lm_307" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2251 'fadd' 'sum_176' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2252 [3/4] (6.43ns)   --->   "%sum_177 = fadd i32 %lm_297, i32 %lm_306" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2252 'fadd' 'sum_177' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2253 [3/4] (6.43ns)   --->   "%sum_178 = fadd i32 %lm_298, i32 %lm_305" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2253 'fadd' 'sum_178' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2254 [3/4] (6.43ns)   --->   "%sum_179 = fadd i32 %lm_299, i32 %lm_304" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2254 'fadd' 'sum_179' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2255 [3/4] (6.43ns)   --->   "%sum_180 = fadd i32 %lm_300, i32 %lm_303" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2255 'fadd' 'sum_180' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2256 [3/4] (6.43ns)   --->   "%sum_181 = fadd i32 %lm_301, i32 %lm_302" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2256 'fadd' 'sum_181' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 2257 [2/4] (6.43ns)   --->   "%sum = fadd i32 %lm, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2257 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2258 [2/4] (6.43ns)   --->   "%sum_1 = fadd i32 %lm_1, i32 %lm_119" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2258 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2259 [2/4] (6.43ns)   --->   "%sum_2 = fadd i32 %lm_2, i32 %lm_118" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2259 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2260 [2/4] (6.43ns)   --->   "%sum_3 = fadd i32 %lm_3, i32 %lm_117" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2260 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2261 [2/4] (6.43ns)   --->   "%sum_4 = fadd i32 %lm_4, i32 %lm_116" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2261 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2262 [2/4] (6.43ns)   --->   "%sum_5 = fadd i32 %lm_5, i32 %lm_115" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2262 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2263 [2/4] (6.43ns)   --->   "%sum_6 = fadd i32 %lm_6, i32 %lm_114" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2263 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2264 [2/4] (6.43ns)   --->   "%sum_7 = fadd i32 %lm_7, i32 %lm_113" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2264 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2265 [2/4] (6.43ns)   --->   "%sum_8 = fadd i32 %lm_8, i32 %lm_112" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2265 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2266 [2/4] (6.43ns)   --->   "%sum_9 = fadd i32 %lm_9, i32 %lm_111" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2266 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2267 [2/4] (6.43ns)   --->   "%sum_s = fadd i32 %lm_s, i32 %lm_110" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2267 'fadd' 'sum_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2268 [2/4] (6.43ns)   --->   "%sum_10 = fadd i32 %lm_10, i32 %lm_109" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2268 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2269 [2/4] (6.43ns)   --->   "%sum_11 = fadd i32 %lm_11, i32 %lm_108" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2269 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2270 [2/4] (6.43ns)   --->   "%sum_12 = fadd i32 %lm_12, i32 %lm_107" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2270 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2271 [2/4] (6.43ns)   --->   "%sum_13 = fadd i32 %lm_13, i32 %lm_106" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2271 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2272 [2/4] (6.43ns)   --->   "%sum_14 = fadd i32 %lm_14, i32 %lm_105" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2272 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2273 [2/4] (6.43ns)   --->   "%sum_15 = fadd i32 %lm_15, i32 %lm_104" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2273 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2274 [2/4] (6.43ns)   --->   "%sum_16 = fadd i32 %lm_16, i32 %lm_103" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2274 'fadd' 'sum_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2275 [2/4] (6.43ns)   --->   "%sum_17 = fadd i32 %lm_17, i32 %lm_102" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2275 'fadd' 'sum_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2276 [2/4] (6.43ns)   --->   "%sum_18 = fadd i32 %lm_18, i32 %lm_101" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2276 'fadd' 'sum_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2277 [2/4] (6.43ns)   --->   "%sum_19 = fadd i32 %lm_19, i32 %lm_100" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2277 'fadd' 'sum_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2278 [2/4] (6.43ns)   --->   "%sum_20 = fadd i32 %lm_20, i32 %lm_99" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2278 'fadd' 'sum_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2279 [2/4] (6.43ns)   --->   "%sum_21 = fadd i32 %lm_21, i32 %lm_98" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2279 'fadd' 'sum_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2280 [2/4] (6.43ns)   --->   "%sum_22 = fadd i32 %lm_22, i32 %lm_97" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2280 'fadd' 'sum_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2281 [2/4] (6.43ns)   --->   "%sum_23 = fadd i32 %lm_23, i32 %lm_96" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2281 'fadd' 'sum_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2282 [2/4] (6.43ns)   --->   "%sum_24 = fadd i32 %lm_24, i32 %lm_95" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2282 'fadd' 'sum_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2283 [2/4] (6.43ns)   --->   "%sum_25 = fadd i32 %lm_25, i32 %lm_94" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2283 'fadd' 'sum_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2284 [2/4] (6.43ns)   --->   "%sum_26 = fadd i32 %lm_26, i32 %lm_93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2284 'fadd' 'sum_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2285 [2/4] (6.43ns)   --->   "%sum_27 = fadd i32 %lm_27, i32 %lm_92" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2285 'fadd' 'sum_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2286 [2/4] (6.43ns)   --->   "%sum_28 = fadd i32 %lm_28, i32 %lm_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2286 'fadd' 'sum_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2287 [2/4] (6.43ns)   --->   "%sum_29 = fadd i32 %lm_29, i32 %lm_90" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2287 'fadd' 'sum_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2288 [2/4] (6.43ns)   --->   "%sum_30 = fadd i32 %lm_30, i32 %lm_89" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2288 'fadd' 'sum_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2289 [2/4] (6.43ns)   --->   "%sum_31 = fadd i32 %lm_31, i32 %lm_88" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2289 'fadd' 'sum_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2290 [2/4] (6.43ns)   --->   "%sum_32 = fadd i32 %lm_32, i32 %lm_87" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2290 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2291 [2/4] (6.43ns)   --->   "%sum_33 = fadd i32 %lm_33, i32 %lm_86" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2291 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2292 [2/4] (6.43ns)   --->   "%sum_34 = fadd i32 %lm_34, i32 %lm_85" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2292 'fadd' 'sum_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2293 [2/4] (6.43ns)   --->   "%sum_35 = fadd i32 %lm_35, i32 %lm_84" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2293 'fadd' 'sum_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2294 [2/4] (6.43ns)   --->   "%sum_36 = fadd i32 %lm_36, i32 %lm_83" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2294 'fadd' 'sum_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2295 [2/4] (6.43ns)   --->   "%sum_37 = fadd i32 %lm_37, i32 %lm_82" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2295 'fadd' 'sum_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2296 [2/4] (6.43ns)   --->   "%sum_38 = fadd i32 %lm_38, i32 %lm_81" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2296 'fadd' 'sum_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2297 [2/4] (6.43ns)   --->   "%sum_39 = fadd i32 %lm_39, i32 %lm_80" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2297 'fadd' 'sum_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2298 [2/4] (6.43ns)   --->   "%sum_40 = fadd i32 %lm_40, i32 %lm_79" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2298 'fadd' 'sum_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2299 [2/4] (6.43ns)   --->   "%sum_41 = fadd i32 %lm_41, i32 %lm_78" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2299 'fadd' 'sum_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2300 [2/4] (6.43ns)   --->   "%sum_42 = fadd i32 %lm_42, i32 %lm_77" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2300 'fadd' 'sum_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2301 [2/4] (6.43ns)   --->   "%sum_43 = fadd i32 %lm_43, i32 %lm_76" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2301 'fadd' 'sum_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2302 [2/4] (6.43ns)   --->   "%sum_44 = fadd i32 %lm_44, i32 %lm_75" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2302 'fadd' 'sum_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2303 [2/4] (6.43ns)   --->   "%sum_45 = fadd i32 %lm_45, i32 %lm_74" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2303 'fadd' 'sum_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2304 [2/4] (6.43ns)   --->   "%sum_46 = fadd i32 %lm_46, i32 %lm_73" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2304 'fadd' 'sum_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2305 [2/4] (6.43ns)   --->   "%sum_47 = fadd i32 %lm_47, i32 %lm_72" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2305 'fadd' 'sum_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2306 [2/4] (6.43ns)   --->   "%sum_48 = fadd i32 %lm_48, i32 %lm_71" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2306 'fadd' 'sum_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2307 [2/4] (6.43ns)   --->   "%sum_49 = fadd i32 %lm_49, i32 %lm_70" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2307 'fadd' 'sum_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2308 [2/4] (6.43ns)   --->   "%sum_50 = fadd i32 %lm_50, i32 %lm_69" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2308 'fadd' 'sum_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2309 [2/4] (6.43ns)   --->   "%sum_51 = fadd i32 %lm_51, i32 %lm_68" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2309 'fadd' 'sum_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2310 [2/4] (6.43ns)   --->   "%sum_52 = fadd i32 %lm_52, i32 %lm_67" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2310 'fadd' 'sum_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2311 [2/4] (6.43ns)   --->   "%sum_53 = fadd i32 %lm_53, i32 %lm_66" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2311 'fadd' 'sum_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2312 [2/4] (6.43ns)   --->   "%sum_54 = fadd i32 %lm_54, i32 %lm_65" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2312 'fadd' 'sum_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2313 [2/4] (6.43ns)   --->   "%sum_55 = fadd i32 %lm_55, i32 %lm_64" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2313 'fadd' 'sum_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2314 [2/4] (6.43ns)   --->   "%sum_56 = fadd i32 %lm_56, i32 %lm_63" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2314 'fadd' 'sum_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2315 [2/4] (6.43ns)   --->   "%sum_57 = fadd i32 %lm_57, i32 %lm_62" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2315 'fadd' 'sum_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2316 [2/4] (6.43ns)   --->   "%sum_58 = fadd i32 %lm_58, i32 %lm_61" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2316 'fadd' 'sum_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2317 [2/4] (6.43ns)   --->   "%sum_59 = fadd i32 %lm_59, i32 %lm_60" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2317 'fadd' 'sum_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2318 [2/4] (6.43ns)   --->   "%sum_60 = fadd i32 %lm_120, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2318 'fadd' 'sum_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2319 [2/4] (6.43ns)   --->   "%sum_61 = fadd i32 %lm_121, i32 %lm_240" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2319 'fadd' 'sum_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2320 [2/4] (6.43ns)   --->   "%sum_62 = fadd i32 %lm_122, i32 %lm_239" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2320 'fadd' 'sum_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2321 [2/4] (6.43ns)   --->   "%sum_63 = fadd i32 %lm_123, i32 %lm_238" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2321 'fadd' 'sum_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2322 [2/4] (6.43ns)   --->   "%sum_64 = fadd i32 %lm_124, i32 %lm_237" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2322 'fadd' 'sum_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2323 [2/4] (6.43ns)   --->   "%sum_65 = fadd i32 %lm_125, i32 %lm_236" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2323 'fadd' 'sum_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2324 [2/4] (6.43ns)   --->   "%sum_66 = fadd i32 %lm_126, i32 %lm_235" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2324 'fadd' 'sum_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2325 [2/4] (6.43ns)   --->   "%sum_67 = fadd i32 %lm_127, i32 %lm_234" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2325 'fadd' 'sum_67' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2326 [2/4] (6.43ns)   --->   "%sum_68 = fadd i32 %lm_128, i32 %lm_233" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2326 'fadd' 'sum_68' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2327 [2/4] (6.43ns)   --->   "%sum_69 = fadd i32 %lm_129, i32 %lm_232" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2327 'fadd' 'sum_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2328 [2/4] (6.43ns)   --->   "%sum_70 = fadd i32 %lm_130, i32 %lm_231" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2328 'fadd' 'sum_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2329 [2/4] (6.43ns)   --->   "%sum_71 = fadd i32 %lm_131, i32 %lm_230" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2329 'fadd' 'sum_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2330 [2/4] (6.43ns)   --->   "%sum_72 = fadd i32 %lm_132, i32 %lm_229" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2330 'fadd' 'sum_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2331 [2/4] (6.43ns)   --->   "%sum_73 = fadd i32 %lm_133, i32 %lm_228" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2331 'fadd' 'sum_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2332 [2/4] (6.43ns)   --->   "%sum_74 = fadd i32 %lm_134, i32 %lm_227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2332 'fadd' 'sum_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2333 [2/4] (6.43ns)   --->   "%sum_75 = fadd i32 %lm_135, i32 %lm_226" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2333 'fadd' 'sum_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2334 [2/4] (6.43ns)   --->   "%sum_76 = fadd i32 %lm_136, i32 %lm_225" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2334 'fadd' 'sum_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2335 [2/4] (6.43ns)   --->   "%sum_77 = fadd i32 %lm_137, i32 %lm_224" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2335 'fadd' 'sum_77' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2336 [2/4] (6.43ns)   --->   "%sum_78 = fadd i32 %lm_138, i32 %lm_223" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2336 'fadd' 'sum_78' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2337 [2/4] (6.43ns)   --->   "%sum_79 = fadd i32 %lm_139, i32 %lm_222" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2337 'fadd' 'sum_79' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2338 [2/4] (6.43ns)   --->   "%sum_80 = fadd i32 %lm_140, i32 %lm_221" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2338 'fadd' 'sum_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2339 [2/4] (6.43ns)   --->   "%sum_81 = fadd i32 %lm_141, i32 %lm_220" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2339 'fadd' 'sum_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2340 [2/4] (6.43ns)   --->   "%sum_82 = fadd i32 %lm_142, i32 %lm_219" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2340 'fadd' 'sum_82' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2341 [2/4] (6.43ns)   --->   "%sum_83 = fadd i32 %lm_143, i32 %lm_218" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2341 'fadd' 'sum_83' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2342 [2/4] (6.43ns)   --->   "%sum_84 = fadd i32 %lm_144, i32 %lm_217" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2342 'fadd' 'sum_84' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2343 [2/4] (6.43ns)   --->   "%sum_85 = fadd i32 %lm_145, i32 %lm_216" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2343 'fadd' 'sum_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2344 [2/4] (6.43ns)   --->   "%sum_86 = fadd i32 %lm_146, i32 %lm_215" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2344 'fadd' 'sum_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2345 [2/4] (6.43ns)   --->   "%sum_87 = fadd i32 %lm_147, i32 %lm_214" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2345 'fadd' 'sum_87' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2346 [2/4] (6.43ns)   --->   "%sum_88 = fadd i32 %lm_148, i32 %lm_213" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2346 'fadd' 'sum_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2347 [2/4] (6.43ns)   --->   "%sum_89 = fadd i32 %lm_149, i32 %lm_212" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2347 'fadd' 'sum_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2348 [2/4] (6.43ns)   --->   "%sum_90 = fadd i32 %lm_150, i32 %lm_211" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2348 'fadd' 'sum_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2349 [2/4] (6.43ns)   --->   "%sum_91 = fadd i32 %lm_151, i32 %lm_210" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2349 'fadd' 'sum_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2350 [2/4] (6.43ns)   --->   "%sum_92 = fadd i32 %lm_152, i32 %lm_209" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2350 'fadd' 'sum_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2351 [2/4] (6.43ns)   --->   "%sum_93 = fadd i32 %lm_153, i32 %lm_208" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2351 'fadd' 'sum_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2352 [2/4] (6.43ns)   --->   "%sum_94 = fadd i32 %lm_154, i32 %lm_207" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2352 'fadd' 'sum_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2353 [2/4] (6.43ns)   --->   "%sum_95 = fadd i32 %lm_155, i32 %lm_206" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2353 'fadd' 'sum_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2354 [2/4] (6.43ns)   --->   "%sum_96 = fadd i32 %lm_156, i32 %lm_205" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2354 'fadd' 'sum_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2355 [2/4] (6.43ns)   --->   "%sum_97 = fadd i32 %lm_157, i32 %lm_204" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2355 'fadd' 'sum_97' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2356 [2/4] (6.43ns)   --->   "%sum_98 = fadd i32 %lm_158, i32 %lm_203" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2356 'fadd' 'sum_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2357 [2/4] (6.43ns)   --->   "%sum_99 = fadd i32 %lm_159, i32 %lm_202" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2357 'fadd' 'sum_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2358 [2/4] (6.43ns)   --->   "%sum_100 = fadd i32 %lm_160, i32 %lm_201" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2358 'fadd' 'sum_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2359 [2/4] (6.43ns)   --->   "%sum_101 = fadd i32 %lm_161, i32 %lm_200" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2359 'fadd' 'sum_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2360 [2/4] (6.43ns)   --->   "%sum_102 = fadd i32 %lm_162, i32 %lm_199" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2360 'fadd' 'sum_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2361 [2/4] (6.43ns)   --->   "%sum_103 = fadd i32 %lm_163, i32 %lm_198" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2361 'fadd' 'sum_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2362 [2/4] (6.43ns)   --->   "%sum_104 = fadd i32 %lm_164, i32 %lm_197" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2362 'fadd' 'sum_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2363 [2/4] (6.43ns)   --->   "%sum_105 = fadd i32 %lm_165, i32 %lm_196" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2363 'fadd' 'sum_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2364 [2/4] (6.43ns)   --->   "%sum_106 = fadd i32 %lm_166, i32 %lm_195" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2364 'fadd' 'sum_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2365 [2/4] (6.43ns)   --->   "%sum_107 = fadd i32 %lm_167, i32 %lm_194" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2365 'fadd' 'sum_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2366 [2/4] (6.43ns)   --->   "%sum_108 = fadd i32 %lm_168, i32 %lm_193" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2366 'fadd' 'sum_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2367 [2/4] (6.43ns)   --->   "%sum_109 = fadd i32 %lm_169, i32 %lm_192" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2367 'fadd' 'sum_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2368 [2/4] (6.43ns)   --->   "%sum_110 = fadd i32 %lm_170, i32 %lm_191" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2368 'fadd' 'sum_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2369 [2/4] (6.43ns)   --->   "%sum_111 = fadd i32 %lm_171, i32 %lm_190" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2369 'fadd' 'sum_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2370 [2/4] (6.43ns)   --->   "%sum_112 = fadd i32 %lm_172, i32 %lm_189" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2370 'fadd' 'sum_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2371 [2/4] (6.43ns)   --->   "%sum_113 = fadd i32 %lm_173, i32 %lm_188" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2371 'fadd' 'sum_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2372 [2/4] (6.43ns)   --->   "%sum_114 = fadd i32 %lm_174, i32 %lm_187" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2372 'fadd' 'sum_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2373 [2/4] (6.43ns)   --->   "%sum_115 = fadd i32 %lm_175, i32 %lm_186" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2373 'fadd' 'sum_115' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2374 [2/4] (6.43ns)   --->   "%sum_116 = fadd i32 %lm_176, i32 %lm_185" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2374 'fadd' 'sum_116' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2375 [2/4] (6.43ns)   --->   "%sum_117 = fadd i32 %lm_177, i32 %lm_184" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2375 'fadd' 'sum_117' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2376 [2/4] (6.43ns)   --->   "%sum_118 = fadd i32 %lm_178, i32 %lm_183" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2376 'fadd' 'sum_118' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2377 [2/4] (6.43ns)   --->   "%sum_119 = fadd i32 %lm_179, i32 %lm_182" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2377 'fadd' 'sum_119' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2378 [2/4] (6.43ns)   --->   "%sum_120 = fadd i32 %lm_180, i32 %lm_181" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2378 'fadd' 'sum_120' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2379 [2/4] (6.43ns)   --->   "%sum_121 = fadd i32 %lm_241, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2379 'fadd' 'sum_121' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2380 [2/4] (6.43ns)   --->   "%sum_122 = fadd i32 %lm_242, i32 %lm_361" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2380 'fadd' 'sum_122' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2381 [2/4] (6.43ns)   --->   "%sum_123 = fadd i32 %lm_243, i32 %lm_360" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2381 'fadd' 'sum_123' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2382 [2/4] (6.43ns)   --->   "%sum_124 = fadd i32 %lm_244, i32 %lm_359" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2382 'fadd' 'sum_124' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2383 [2/4] (6.43ns)   --->   "%sum_125 = fadd i32 %lm_245, i32 %lm_358" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2383 'fadd' 'sum_125' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2384 [2/4] (6.43ns)   --->   "%sum_126 = fadd i32 %lm_246, i32 %lm_357" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2384 'fadd' 'sum_126' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2385 [2/4] (6.43ns)   --->   "%sum_127 = fadd i32 %lm_247, i32 %lm_356" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2385 'fadd' 'sum_127' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2386 [2/4] (6.43ns)   --->   "%sum_128 = fadd i32 %lm_248, i32 %lm_355" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2386 'fadd' 'sum_128' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2387 [2/4] (6.43ns)   --->   "%sum_129 = fadd i32 %lm_249, i32 %lm_354" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2387 'fadd' 'sum_129' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2388 [2/4] (6.43ns)   --->   "%sum_130 = fadd i32 %lm_250, i32 %lm_353" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2388 'fadd' 'sum_130' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2389 [2/4] (6.43ns)   --->   "%sum_131 = fadd i32 %lm_251, i32 %lm_352" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2389 'fadd' 'sum_131' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2390 [2/4] (6.43ns)   --->   "%sum_132 = fadd i32 %lm_252, i32 %lm_351" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2390 'fadd' 'sum_132' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2391 [2/4] (6.43ns)   --->   "%sum_133 = fadd i32 %lm_253, i32 %lm_350" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2391 'fadd' 'sum_133' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2392 [2/4] (6.43ns)   --->   "%sum_134 = fadd i32 %lm_254, i32 %lm_349" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2392 'fadd' 'sum_134' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2393 [2/4] (6.43ns)   --->   "%sum_135 = fadd i32 %lm_255, i32 %lm_348" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2393 'fadd' 'sum_135' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2394 [2/4] (6.43ns)   --->   "%sum_136 = fadd i32 %lm_256, i32 %lm_347" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2394 'fadd' 'sum_136' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2395 [2/4] (6.43ns)   --->   "%sum_137 = fadd i32 %lm_257, i32 %lm_346" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2395 'fadd' 'sum_137' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2396 [2/4] (6.43ns)   --->   "%sum_138 = fadd i32 %lm_258, i32 %lm_345" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2396 'fadd' 'sum_138' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2397 [2/4] (6.43ns)   --->   "%sum_139 = fadd i32 %lm_259, i32 %lm_344" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2397 'fadd' 'sum_139' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2398 [2/4] (6.43ns)   --->   "%sum_140 = fadd i32 %lm_260, i32 %lm_343" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2398 'fadd' 'sum_140' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2399 [2/4] (6.43ns)   --->   "%sum_141 = fadd i32 %lm_261, i32 %lm_342" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2399 'fadd' 'sum_141' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2400 [2/4] (6.43ns)   --->   "%sum_142 = fadd i32 %lm_262, i32 %lm_341" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2400 'fadd' 'sum_142' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2401 [2/4] (6.43ns)   --->   "%sum_143 = fadd i32 %lm_263, i32 %lm_340" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2401 'fadd' 'sum_143' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2402 [2/4] (6.43ns)   --->   "%sum_144 = fadd i32 %lm_264, i32 %lm_339" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2402 'fadd' 'sum_144' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2403 [2/4] (6.43ns)   --->   "%sum_145 = fadd i32 %lm_265, i32 %lm_338" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2403 'fadd' 'sum_145' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2404 [2/4] (6.43ns)   --->   "%sum_146 = fadd i32 %lm_266, i32 %lm_337" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2404 'fadd' 'sum_146' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2405 [2/4] (6.43ns)   --->   "%sum_147 = fadd i32 %lm_267, i32 %lm_336" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2405 'fadd' 'sum_147' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2406 [2/4] (6.43ns)   --->   "%sum_148 = fadd i32 %lm_268, i32 %lm_335" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2406 'fadd' 'sum_148' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2407 [2/4] (6.43ns)   --->   "%sum_149 = fadd i32 %lm_269, i32 %lm_334" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2407 'fadd' 'sum_149' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2408 [2/4] (6.43ns)   --->   "%sum_150 = fadd i32 %lm_270, i32 %lm_333" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2408 'fadd' 'sum_150' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2409 [2/4] (6.43ns)   --->   "%sum_151 = fadd i32 %lm_271, i32 %lm_332" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2409 'fadd' 'sum_151' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2410 [2/4] (6.43ns)   --->   "%sum_152 = fadd i32 %lm_272, i32 %lm_331" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2410 'fadd' 'sum_152' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2411 [2/4] (6.43ns)   --->   "%sum_153 = fadd i32 %lm_273, i32 %lm_330" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2411 'fadd' 'sum_153' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2412 [2/4] (6.43ns)   --->   "%sum_154 = fadd i32 %lm_274, i32 %lm_329" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2412 'fadd' 'sum_154' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2413 [2/4] (6.43ns)   --->   "%sum_155 = fadd i32 %lm_275, i32 %lm_328" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2413 'fadd' 'sum_155' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2414 [2/4] (6.43ns)   --->   "%sum_156 = fadd i32 %lm_276, i32 %lm_327" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2414 'fadd' 'sum_156' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2415 [2/4] (6.43ns)   --->   "%sum_157 = fadd i32 %lm_277, i32 %lm_326" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2415 'fadd' 'sum_157' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2416 [2/4] (6.43ns)   --->   "%sum_158 = fadd i32 %lm_278, i32 %lm_325" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2416 'fadd' 'sum_158' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2417 [2/4] (6.43ns)   --->   "%sum_159 = fadd i32 %lm_279, i32 %lm_324" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2417 'fadd' 'sum_159' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2418 [2/4] (6.43ns)   --->   "%sum_160 = fadd i32 %lm_280, i32 %lm_323" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2418 'fadd' 'sum_160' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2419 [2/4] (6.43ns)   --->   "%sum_161 = fadd i32 %lm_281, i32 %lm_322" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2419 'fadd' 'sum_161' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2420 [2/4] (6.43ns)   --->   "%sum_162 = fadd i32 %lm_282, i32 %lm_321" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2420 'fadd' 'sum_162' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2421 [2/4] (6.43ns)   --->   "%sum_163 = fadd i32 %lm_283, i32 %lm_320" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2421 'fadd' 'sum_163' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2422 [2/4] (6.43ns)   --->   "%sum_164 = fadd i32 %lm_284, i32 %lm_319" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2422 'fadd' 'sum_164' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2423 [2/4] (6.43ns)   --->   "%sum_165 = fadd i32 %lm_285, i32 %lm_318" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2423 'fadd' 'sum_165' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2424 [2/4] (6.43ns)   --->   "%sum_166 = fadd i32 %lm_286, i32 %lm_317" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2424 'fadd' 'sum_166' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2425 [2/4] (6.43ns)   --->   "%sum_167 = fadd i32 %lm_287, i32 %lm_316" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2425 'fadd' 'sum_167' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2426 [2/4] (6.43ns)   --->   "%sum_168 = fadd i32 %lm_288, i32 %lm_315" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2426 'fadd' 'sum_168' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2427 [2/4] (6.43ns)   --->   "%sum_169 = fadd i32 %lm_289, i32 %lm_314" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2427 'fadd' 'sum_169' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2428 [2/4] (6.43ns)   --->   "%sum_170 = fadd i32 %lm_290, i32 %lm_313" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2428 'fadd' 'sum_170' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2429 [2/4] (6.43ns)   --->   "%sum_171 = fadd i32 %lm_291, i32 %lm_312" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2429 'fadd' 'sum_171' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2430 [2/4] (6.43ns)   --->   "%sum_172 = fadd i32 %lm_292, i32 %lm_311" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2430 'fadd' 'sum_172' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2431 [2/4] (6.43ns)   --->   "%sum_173 = fadd i32 %lm_293, i32 %lm_310" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2431 'fadd' 'sum_173' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2432 [2/4] (6.43ns)   --->   "%sum_174 = fadd i32 %lm_294, i32 %lm_309" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2432 'fadd' 'sum_174' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2433 [2/4] (6.43ns)   --->   "%sum_175 = fadd i32 %lm_295, i32 %lm_308" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2433 'fadd' 'sum_175' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2434 [2/4] (6.43ns)   --->   "%sum_176 = fadd i32 %lm_296, i32 %lm_307" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2434 'fadd' 'sum_176' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2435 [2/4] (6.43ns)   --->   "%sum_177 = fadd i32 %lm_297, i32 %lm_306" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2435 'fadd' 'sum_177' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2436 [2/4] (6.43ns)   --->   "%sum_178 = fadd i32 %lm_298, i32 %lm_305" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2436 'fadd' 'sum_178' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2437 [2/4] (6.43ns)   --->   "%sum_179 = fadd i32 %lm_299, i32 %lm_304" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2437 'fadd' 'sum_179' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2438 [2/4] (6.43ns)   --->   "%sum_180 = fadd i32 %lm_300, i32 %lm_303" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2438 'fadd' 'sum_180' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2439 [2/4] (6.43ns)   --->   "%sum_181 = fadd i32 %lm_301, i32 %lm_302" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2439 'fadd' 'sum_181' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 2440 [1/4] (6.43ns)   --->   "%sum = fadd i32 %lm, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2440 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2441 [1/4] (6.43ns)   --->   "%sum_1 = fadd i32 %lm_1, i32 %lm_119" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2441 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2442 [1/4] (6.43ns)   --->   "%sum_2 = fadd i32 %lm_2, i32 %lm_118" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2442 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2443 [1/4] (6.43ns)   --->   "%sum_3 = fadd i32 %lm_3, i32 %lm_117" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2443 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2444 [1/4] (6.43ns)   --->   "%sum_4 = fadd i32 %lm_4, i32 %lm_116" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2444 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2445 [1/4] (6.43ns)   --->   "%sum_5 = fadd i32 %lm_5, i32 %lm_115" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2445 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2446 [1/4] (6.43ns)   --->   "%sum_6 = fadd i32 %lm_6, i32 %lm_114" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2446 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2447 [1/4] (6.43ns)   --->   "%sum_7 = fadd i32 %lm_7, i32 %lm_113" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2447 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2448 [1/4] (6.43ns)   --->   "%sum_8 = fadd i32 %lm_8, i32 %lm_112" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2448 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2449 [1/4] (6.43ns)   --->   "%sum_9 = fadd i32 %lm_9, i32 %lm_111" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2449 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2450 [1/4] (6.43ns)   --->   "%sum_s = fadd i32 %lm_s, i32 %lm_110" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2450 'fadd' 'sum_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2451 [1/4] (6.43ns)   --->   "%sum_10 = fadd i32 %lm_10, i32 %lm_109" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2451 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2452 [1/4] (6.43ns)   --->   "%sum_11 = fadd i32 %lm_11, i32 %lm_108" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2452 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2453 [1/4] (6.43ns)   --->   "%sum_12 = fadd i32 %lm_12, i32 %lm_107" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2453 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2454 [1/4] (6.43ns)   --->   "%sum_13 = fadd i32 %lm_13, i32 %lm_106" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2454 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2455 [1/4] (6.43ns)   --->   "%sum_14 = fadd i32 %lm_14, i32 %lm_105" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2455 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2456 [1/4] (6.43ns)   --->   "%sum_15 = fadd i32 %lm_15, i32 %lm_104" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2456 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2457 [1/4] (6.43ns)   --->   "%sum_16 = fadd i32 %lm_16, i32 %lm_103" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2457 'fadd' 'sum_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2458 [1/4] (6.43ns)   --->   "%sum_17 = fadd i32 %lm_17, i32 %lm_102" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2458 'fadd' 'sum_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2459 [1/4] (6.43ns)   --->   "%sum_18 = fadd i32 %lm_18, i32 %lm_101" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2459 'fadd' 'sum_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2460 [1/4] (6.43ns)   --->   "%sum_19 = fadd i32 %lm_19, i32 %lm_100" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2460 'fadd' 'sum_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2461 [1/4] (6.43ns)   --->   "%sum_20 = fadd i32 %lm_20, i32 %lm_99" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2461 'fadd' 'sum_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2462 [1/4] (6.43ns)   --->   "%sum_21 = fadd i32 %lm_21, i32 %lm_98" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2462 'fadd' 'sum_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2463 [1/4] (6.43ns)   --->   "%sum_22 = fadd i32 %lm_22, i32 %lm_97" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2463 'fadd' 'sum_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2464 [1/4] (6.43ns)   --->   "%sum_23 = fadd i32 %lm_23, i32 %lm_96" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2464 'fadd' 'sum_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2465 [1/4] (6.43ns)   --->   "%sum_24 = fadd i32 %lm_24, i32 %lm_95" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2465 'fadd' 'sum_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2466 [1/4] (6.43ns)   --->   "%sum_25 = fadd i32 %lm_25, i32 %lm_94" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2466 'fadd' 'sum_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2467 [1/4] (6.43ns)   --->   "%sum_26 = fadd i32 %lm_26, i32 %lm_93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2467 'fadd' 'sum_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2468 [1/4] (6.43ns)   --->   "%sum_27 = fadd i32 %lm_27, i32 %lm_92" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2468 'fadd' 'sum_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2469 [1/4] (6.43ns)   --->   "%sum_28 = fadd i32 %lm_28, i32 %lm_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2469 'fadd' 'sum_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2470 [1/4] (6.43ns)   --->   "%sum_29 = fadd i32 %lm_29, i32 %lm_90" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2470 'fadd' 'sum_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2471 [1/4] (6.43ns)   --->   "%sum_30 = fadd i32 %lm_30, i32 %lm_89" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2471 'fadd' 'sum_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2472 [1/4] (6.43ns)   --->   "%sum_31 = fadd i32 %lm_31, i32 %lm_88" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2472 'fadd' 'sum_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2473 [1/4] (6.43ns)   --->   "%sum_32 = fadd i32 %lm_32, i32 %lm_87" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2473 'fadd' 'sum_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2474 [1/4] (6.43ns)   --->   "%sum_33 = fadd i32 %lm_33, i32 %lm_86" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2474 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2475 [1/4] (6.43ns)   --->   "%sum_34 = fadd i32 %lm_34, i32 %lm_85" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2475 'fadd' 'sum_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2476 [1/4] (6.43ns)   --->   "%sum_35 = fadd i32 %lm_35, i32 %lm_84" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2476 'fadd' 'sum_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2477 [1/4] (6.43ns)   --->   "%sum_36 = fadd i32 %lm_36, i32 %lm_83" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2477 'fadd' 'sum_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2478 [1/4] (6.43ns)   --->   "%sum_37 = fadd i32 %lm_37, i32 %lm_82" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2478 'fadd' 'sum_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2479 [1/4] (6.43ns)   --->   "%sum_38 = fadd i32 %lm_38, i32 %lm_81" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2479 'fadd' 'sum_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2480 [1/4] (6.43ns)   --->   "%sum_39 = fadd i32 %lm_39, i32 %lm_80" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2480 'fadd' 'sum_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2481 [1/4] (6.43ns)   --->   "%sum_40 = fadd i32 %lm_40, i32 %lm_79" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2481 'fadd' 'sum_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2482 [1/4] (6.43ns)   --->   "%sum_41 = fadd i32 %lm_41, i32 %lm_78" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2482 'fadd' 'sum_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2483 [1/4] (6.43ns)   --->   "%sum_42 = fadd i32 %lm_42, i32 %lm_77" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2483 'fadd' 'sum_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2484 [1/4] (6.43ns)   --->   "%sum_43 = fadd i32 %lm_43, i32 %lm_76" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2484 'fadd' 'sum_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2485 [1/4] (6.43ns)   --->   "%sum_44 = fadd i32 %lm_44, i32 %lm_75" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2485 'fadd' 'sum_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2486 [1/4] (6.43ns)   --->   "%sum_45 = fadd i32 %lm_45, i32 %lm_74" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2486 'fadd' 'sum_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2487 [1/4] (6.43ns)   --->   "%sum_46 = fadd i32 %lm_46, i32 %lm_73" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2487 'fadd' 'sum_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2488 [1/4] (6.43ns)   --->   "%sum_47 = fadd i32 %lm_47, i32 %lm_72" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2488 'fadd' 'sum_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2489 [1/4] (6.43ns)   --->   "%sum_48 = fadd i32 %lm_48, i32 %lm_71" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2489 'fadd' 'sum_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2490 [1/4] (6.43ns)   --->   "%sum_49 = fadd i32 %lm_49, i32 %lm_70" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2490 'fadd' 'sum_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2491 [1/4] (6.43ns)   --->   "%sum_50 = fadd i32 %lm_50, i32 %lm_69" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2491 'fadd' 'sum_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2492 [1/4] (6.43ns)   --->   "%sum_51 = fadd i32 %lm_51, i32 %lm_68" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2492 'fadd' 'sum_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2493 [1/4] (6.43ns)   --->   "%sum_52 = fadd i32 %lm_52, i32 %lm_67" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2493 'fadd' 'sum_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2494 [1/4] (6.43ns)   --->   "%sum_53 = fadd i32 %lm_53, i32 %lm_66" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2494 'fadd' 'sum_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2495 [1/4] (6.43ns)   --->   "%sum_54 = fadd i32 %lm_54, i32 %lm_65" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2495 'fadd' 'sum_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2496 [1/4] (6.43ns)   --->   "%sum_55 = fadd i32 %lm_55, i32 %lm_64" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2496 'fadd' 'sum_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2497 [1/4] (6.43ns)   --->   "%sum_56 = fadd i32 %lm_56, i32 %lm_63" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2497 'fadd' 'sum_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2498 [1/4] (6.43ns)   --->   "%sum_57 = fadd i32 %lm_57, i32 %lm_62" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2498 'fadd' 'sum_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2499 [1/4] (6.43ns)   --->   "%sum_58 = fadd i32 %lm_58, i32 %lm_61" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2499 'fadd' 'sum_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2500 [1/4] (6.43ns)   --->   "%sum_59 = fadd i32 %lm_59, i32 %lm_60" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2500 'fadd' 'sum_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2501 [1/4] (6.43ns)   --->   "%sum_60 = fadd i32 %lm_120, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2501 'fadd' 'sum_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2502 [1/4] (6.43ns)   --->   "%sum_61 = fadd i32 %lm_121, i32 %lm_240" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2502 'fadd' 'sum_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2503 [1/4] (6.43ns)   --->   "%sum_62 = fadd i32 %lm_122, i32 %lm_239" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2503 'fadd' 'sum_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2504 [1/4] (6.43ns)   --->   "%sum_63 = fadd i32 %lm_123, i32 %lm_238" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2504 'fadd' 'sum_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2505 [1/4] (6.43ns)   --->   "%sum_64 = fadd i32 %lm_124, i32 %lm_237" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2505 'fadd' 'sum_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2506 [1/4] (6.43ns)   --->   "%sum_65 = fadd i32 %lm_125, i32 %lm_236" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2506 'fadd' 'sum_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2507 [1/4] (6.43ns)   --->   "%sum_66 = fadd i32 %lm_126, i32 %lm_235" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2507 'fadd' 'sum_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2508 [1/4] (6.43ns)   --->   "%sum_67 = fadd i32 %lm_127, i32 %lm_234" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2508 'fadd' 'sum_67' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2509 [1/4] (6.43ns)   --->   "%sum_68 = fadd i32 %lm_128, i32 %lm_233" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2509 'fadd' 'sum_68' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2510 [1/4] (6.43ns)   --->   "%sum_69 = fadd i32 %lm_129, i32 %lm_232" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2510 'fadd' 'sum_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2511 [1/4] (6.43ns)   --->   "%sum_70 = fadd i32 %lm_130, i32 %lm_231" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2511 'fadd' 'sum_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2512 [1/4] (6.43ns)   --->   "%sum_71 = fadd i32 %lm_131, i32 %lm_230" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2512 'fadd' 'sum_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2513 [1/4] (6.43ns)   --->   "%sum_72 = fadd i32 %lm_132, i32 %lm_229" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2513 'fadd' 'sum_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2514 [1/4] (6.43ns)   --->   "%sum_73 = fadd i32 %lm_133, i32 %lm_228" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2514 'fadd' 'sum_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2515 [1/4] (6.43ns)   --->   "%sum_74 = fadd i32 %lm_134, i32 %lm_227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2515 'fadd' 'sum_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2516 [1/4] (6.43ns)   --->   "%sum_75 = fadd i32 %lm_135, i32 %lm_226" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2516 'fadd' 'sum_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2517 [1/4] (6.43ns)   --->   "%sum_76 = fadd i32 %lm_136, i32 %lm_225" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2517 'fadd' 'sum_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2518 [1/4] (6.43ns)   --->   "%sum_77 = fadd i32 %lm_137, i32 %lm_224" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2518 'fadd' 'sum_77' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2519 [1/4] (6.43ns)   --->   "%sum_78 = fadd i32 %lm_138, i32 %lm_223" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2519 'fadd' 'sum_78' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2520 [1/4] (6.43ns)   --->   "%sum_79 = fadd i32 %lm_139, i32 %lm_222" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2520 'fadd' 'sum_79' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2521 [1/4] (6.43ns)   --->   "%sum_80 = fadd i32 %lm_140, i32 %lm_221" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2521 'fadd' 'sum_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2522 [1/4] (6.43ns)   --->   "%sum_81 = fadd i32 %lm_141, i32 %lm_220" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2522 'fadd' 'sum_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2523 [1/4] (6.43ns)   --->   "%sum_82 = fadd i32 %lm_142, i32 %lm_219" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2523 'fadd' 'sum_82' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2524 [1/4] (6.43ns)   --->   "%sum_83 = fadd i32 %lm_143, i32 %lm_218" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2524 'fadd' 'sum_83' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2525 [1/4] (6.43ns)   --->   "%sum_84 = fadd i32 %lm_144, i32 %lm_217" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2525 'fadd' 'sum_84' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2526 [1/4] (6.43ns)   --->   "%sum_85 = fadd i32 %lm_145, i32 %lm_216" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2526 'fadd' 'sum_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2527 [1/4] (6.43ns)   --->   "%sum_86 = fadd i32 %lm_146, i32 %lm_215" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2527 'fadd' 'sum_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2528 [1/4] (6.43ns)   --->   "%sum_87 = fadd i32 %lm_147, i32 %lm_214" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2528 'fadd' 'sum_87' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2529 [1/4] (6.43ns)   --->   "%sum_88 = fadd i32 %lm_148, i32 %lm_213" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2529 'fadd' 'sum_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2530 [1/4] (6.43ns)   --->   "%sum_89 = fadd i32 %lm_149, i32 %lm_212" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2530 'fadd' 'sum_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2531 [1/4] (6.43ns)   --->   "%sum_90 = fadd i32 %lm_150, i32 %lm_211" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2531 'fadd' 'sum_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2532 [1/4] (6.43ns)   --->   "%sum_91 = fadd i32 %lm_151, i32 %lm_210" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2532 'fadd' 'sum_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2533 [1/4] (6.43ns)   --->   "%sum_92 = fadd i32 %lm_152, i32 %lm_209" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2533 'fadd' 'sum_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2534 [1/4] (6.43ns)   --->   "%sum_93 = fadd i32 %lm_153, i32 %lm_208" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2534 'fadd' 'sum_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2535 [1/4] (6.43ns)   --->   "%sum_94 = fadd i32 %lm_154, i32 %lm_207" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2535 'fadd' 'sum_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2536 [1/4] (6.43ns)   --->   "%sum_95 = fadd i32 %lm_155, i32 %lm_206" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2536 'fadd' 'sum_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2537 [1/4] (6.43ns)   --->   "%sum_96 = fadd i32 %lm_156, i32 %lm_205" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2537 'fadd' 'sum_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2538 [1/4] (6.43ns)   --->   "%sum_97 = fadd i32 %lm_157, i32 %lm_204" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2538 'fadd' 'sum_97' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2539 [1/4] (6.43ns)   --->   "%sum_98 = fadd i32 %lm_158, i32 %lm_203" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2539 'fadd' 'sum_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2540 [1/4] (6.43ns)   --->   "%sum_99 = fadd i32 %lm_159, i32 %lm_202" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2540 'fadd' 'sum_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2541 [1/4] (6.43ns)   --->   "%sum_100 = fadd i32 %lm_160, i32 %lm_201" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2541 'fadd' 'sum_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2542 [1/4] (6.43ns)   --->   "%sum_101 = fadd i32 %lm_161, i32 %lm_200" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2542 'fadd' 'sum_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2543 [1/4] (6.43ns)   --->   "%sum_102 = fadd i32 %lm_162, i32 %lm_199" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2543 'fadd' 'sum_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2544 [1/4] (6.43ns)   --->   "%sum_103 = fadd i32 %lm_163, i32 %lm_198" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2544 'fadd' 'sum_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2545 [1/4] (6.43ns)   --->   "%sum_104 = fadd i32 %lm_164, i32 %lm_197" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2545 'fadd' 'sum_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2546 [1/4] (6.43ns)   --->   "%sum_105 = fadd i32 %lm_165, i32 %lm_196" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2546 'fadd' 'sum_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2547 [1/4] (6.43ns)   --->   "%sum_106 = fadd i32 %lm_166, i32 %lm_195" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2547 'fadd' 'sum_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2548 [1/4] (6.43ns)   --->   "%sum_107 = fadd i32 %lm_167, i32 %lm_194" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2548 'fadd' 'sum_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2549 [1/4] (6.43ns)   --->   "%sum_108 = fadd i32 %lm_168, i32 %lm_193" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2549 'fadd' 'sum_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2550 [1/4] (6.43ns)   --->   "%sum_109 = fadd i32 %lm_169, i32 %lm_192" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2550 'fadd' 'sum_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2551 [1/4] (6.43ns)   --->   "%sum_110 = fadd i32 %lm_170, i32 %lm_191" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2551 'fadd' 'sum_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2552 [1/4] (6.43ns)   --->   "%sum_111 = fadd i32 %lm_171, i32 %lm_190" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2552 'fadd' 'sum_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2553 [1/4] (6.43ns)   --->   "%sum_112 = fadd i32 %lm_172, i32 %lm_189" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2553 'fadd' 'sum_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2554 [1/4] (6.43ns)   --->   "%sum_113 = fadd i32 %lm_173, i32 %lm_188" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2554 'fadd' 'sum_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2555 [1/4] (6.43ns)   --->   "%sum_114 = fadd i32 %lm_174, i32 %lm_187" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2555 'fadd' 'sum_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2556 [1/4] (6.43ns)   --->   "%sum_115 = fadd i32 %lm_175, i32 %lm_186" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2556 'fadd' 'sum_115' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2557 [1/4] (6.43ns)   --->   "%sum_116 = fadd i32 %lm_176, i32 %lm_185" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2557 'fadd' 'sum_116' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2558 [1/4] (6.43ns)   --->   "%sum_117 = fadd i32 %lm_177, i32 %lm_184" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2558 'fadd' 'sum_117' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2559 [1/4] (6.43ns)   --->   "%sum_118 = fadd i32 %lm_178, i32 %lm_183" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2559 'fadd' 'sum_118' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2560 [1/4] (6.43ns)   --->   "%sum_119 = fadd i32 %lm_179, i32 %lm_182" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2560 'fadd' 'sum_119' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2561 [1/4] (6.43ns)   --->   "%sum_120 = fadd i32 %lm_180, i32 %lm_181" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2561 'fadd' 'sum_120' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2562 [1/4] (6.43ns)   --->   "%sum_121 = fadd i32 %lm_241, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2562 'fadd' 'sum_121' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2563 [1/4] (6.43ns)   --->   "%sum_122 = fadd i32 %lm_242, i32 %lm_361" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2563 'fadd' 'sum_122' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2564 [1/4] (6.43ns)   --->   "%sum_123 = fadd i32 %lm_243, i32 %lm_360" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2564 'fadd' 'sum_123' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2565 [1/4] (6.43ns)   --->   "%sum_124 = fadd i32 %lm_244, i32 %lm_359" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2565 'fadd' 'sum_124' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2566 [1/4] (6.43ns)   --->   "%sum_125 = fadd i32 %lm_245, i32 %lm_358" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2566 'fadd' 'sum_125' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2567 [1/4] (6.43ns)   --->   "%sum_126 = fadd i32 %lm_246, i32 %lm_357" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2567 'fadd' 'sum_126' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2568 [1/4] (6.43ns)   --->   "%sum_127 = fadd i32 %lm_247, i32 %lm_356" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2568 'fadd' 'sum_127' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2569 [1/4] (6.43ns)   --->   "%sum_128 = fadd i32 %lm_248, i32 %lm_355" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2569 'fadd' 'sum_128' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2570 [1/4] (6.43ns)   --->   "%sum_129 = fadd i32 %lm_249, i32 %lm_354" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2570 'fadd' 'sum_129' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2571 [1/4] (6.43ns)   --->   "%sum_130 = fadd i32 %lm_250, i32 %lm_353" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2571 'fadd' 'sum_130' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2572 [1/4] (6.43ns)   --->   "%sum_131 = fadd i32 %lm_251, i32 %lm_352" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2572 'fadd' 'sum_131' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2573 [1/4] (6.43ns)   --->   "%sum_132 = fadd i32 %lm_252, i32 %lm_351" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2573 'fadd' 'sum_132' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2574 [1/4] (6.43ns)   --->   "%sum_133 = fadd i32 %lm_253, i32 %lm_350" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2574 'fadd' 'sum_133' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2575 [1/4] (6.43ns)   --->   "%sum_134 = fadd i32 %lm_254, i32 %lm_349" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2575 'fadd' 'sum_134' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2576 [1/4] (6.43ns)   --->   "%sum_135 = fadd i32 %lm_255, i32 %lm_348" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2576 'fadd' 'sum_135' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2577 [1/4] (6.43ns)   --->   "%sum_136 = fadd i32 %lm_256, i32 %lm_347" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2577 'fadd' 'sum_136' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2578 [1/4] (6.43ns)   --->   "%sum_137 = fadd i32 %lm_257, i32 %lm_346" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2578 'fadd' 'sum_137' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2579 [1/4] (6.43ns)   --->   "%sum_138 = fadd i32 %lm_258, i32 %lm_345" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2579 'fadd' 'sum_138' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2580 [1/4] (6.43ns)   --->   "%sum_139 = fadd i32 %lm_259, i32 %lm_344" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2580 'fadd' 'sum_139' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2581 [1/4] (6.43ns)   --->   "%sum_140 = fadd i32 %lm_260, i32 %lm_343" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2581 'fadd' 'sum_140' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2582 [1/4] (6.43ns)   --->   "%sum_141 = fadd i32 %lm_261, i32 %lm_342" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2582 'fadd' 'sum_141' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2583 [1/4] (6.43ns)   --->   "%sum_142 = fadd i32 %lm_262, i32 %lm_341" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2583 'fadd' 'sum_142' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2584 [1/4] (6.43ns)   --->   "%sum_143 = fadd i32 %lm_263, i32 %lm_340" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2584 'fadd' 'sum_143' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2585 [1/4] (6.43ns)   --->   "%sum_144 = fadd i32 %lm_264, i32 %lm_339" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2585 'fadd' 'sum_144' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2586 [1/4] (6.43ns)   --->   "%sum_145 = fadd i32 %lm_265, i32 %lm_338" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2586 'fadd' 'sum_145' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2587 [1/4] (6.43ns)   --->   "%sum_146 = fadd i32 %lm_266, i32 %lm_337" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2587 'fadd' 'sum_146' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2588 [1/4] (6.43ns)   --->   "%sum_147 = fadd i32 %lm_267, i32 %lm_336" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2588 'fadd' 'sum_147' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2589 [1/4] (6.43ns)   --->   "%sum_148 = fadd i32 %lm_268, i32 %lm_335" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2589 'fadd' 'sum_148' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2590 [1/4] (6.43ns)   --->   "%sum_149 = fadd i32 %lm_269, i32 %lm_334" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2590 'fadd' 'sum_149' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2591 [1/4] (6.43ns)   --->   "%sum_150 = fadd i32 %lm_270, i32 %lm_333" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2591 'fadd' 'sum_150' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2592 [1/4] (6.43ns)   --->   "%sum_151 = fadd i32 %lm_271, i32 %lm_332" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2592 'fadd' 'sum_151' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2593 [1/4] (6.43ns)   --->   "%sum_152 = fadd i32 %lm_272, i32 %lm_331" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2593 'fadd' 'sum_152' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2594 [1/4] (6.43ns)   --->   "%sum_153 = fadd i32 %lm_273, i32 %lm_330" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2594 'fadd' 'sum_153' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2595 [1/4] (6.43ns)   --->   "%sum_154 = fadd i32 %lm_274, i32 %lm_329" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2595 'fadd' 'sum_154' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2596 [1/4] (6.43ns)   --->   "%sum_155 = fadd i32 %lm_275, i32 %lm_328" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2596 'fadd' 'sum_155' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2597 [1/4] (6.43ns)   --->   "%sum_156 = fadd i32 %lm_276, i32 %lm_327" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2597 'fadd' 'sum_156' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2598 [1/4] (6.43ns)   --->   "%sum_157 = fadd i32 %lm_277, i32 %lm_326" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2598 'fadd' 'sum_157' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2599 [1/4] (6.43ns)   --->   "%sum_158 = fadd i32 %lm_278, i32 %lm_325" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2599 'fadd' 'sum_158' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2600 [1/4] (6.43ns)   --->   "%sum_159 = fadd i32 %lm_279, i32 %lm_324" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2600 'fadd' 'sum_159' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2601 [1/4] (6.43ns)   --->   "%sum_160 = fadd i32 %lm_280, i32 %lm_323" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2601 'fadd' 'sum_160' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2602 [1/4] (6.43ns)   --->   "%sum_161 = fadd i32 %lm_281, i32 %lm_322" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2602 'fadd' 'sum_161' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2603 [1/4] (6.43ns)   --->   "%sum_162 = fadd i32 %lm_282, i32 %lm_321" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2603 'fadd' 'sum_162' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2604 [1/4] (6.43ns)   --->   "%sum_163 = fadd i32 %lm_283, i32 %lm_320" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2604 'fadd' 'sum_163' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2605 [1/4] (6.43ns)   --->   "%sum_164 = fadd i32 %lm_284, i32 %lm_319" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2605 'fadd' 'sum_164' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2606 [1/4] (6.43ns)   --->   "%sum_165 = fadd i32 %lm_285, i32 %lm_318" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2606 'fadd' 'sum_165' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2607 [1/4] (6.43ns)   --->   "%sum_166 = fadd i32 %lm_286, i32 %lm_317" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2607 'fadd' 'sum_166' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2608 [1/4] (6.43ns)   --->   "%sum_167 = fadd i32 %lm_287, i32 %lm_316" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2608 'fadd' 'sum_167' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2609 [1/4] (6.43ns)   --->   "%sum_168 = fadd i32 %lm_288, i32 %lm_315" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2609 'fadd' 'sum_168' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2610 [1/4] (6.43ns)   --->   "%sum_169 = fadd i32 %lm_289, i32 %lm_314" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2610 'fadd' 'sum_169' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2611 [1/4] (6.43ns)   --->   "%sum_170 = fadd i32 %lm_290, i32 %lm_313" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2611 'fadd' 'sum_170' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2612 [1/4] (6.43ns)   --->   "%sum_171 = fadd i32 %lm_291, i32 %lm_312" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2612 'fadd' 'sum_171' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2613 [1/4] (6.43ns)   --->   "%sum_172 = fadd i32 %lm_292, i32 %lm_311" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2613 'fadd' 'sum_172' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2614 [1/4] (6.43ns)   --->   "%sum_173 = fadd i32 %lm_293, i32 %lm_310" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2614 'fadd' 'sum_173' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2615 [1/4] (6.43ns)   --->   "%sum_174 = fadd i32 %lm_294, i32 %lm_309" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2615 'fadd' 'sum_174' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2616 [1/4] (6.43ns)   --->   "%sum_175 = fadd i32 %lm_295, i32 %lm_308" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2616 'fadd' 'sum_175' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2617 [1/4] (6.43ns)   --->   "%sum_176 = fadd i32 %lm_296, i32 %lm_307" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2617 'fadd' 'sum_176' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2618 [1/4] (6.43ns)   --->   "%sum_177 = fadd i32 %lm_297, i32 %lm_306" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2618 'fadd' 'sum_177' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2619 [1/4] (6.43ns)   --->   "%sum_178 = fadd i32 %lm_298, i32 %lm_305" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2619 'fadd' 'sum_178' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2620 [1/4] (6.43ns)   --->   "%sum_179 = fadd i32 %lm_299, i32 %lm_304" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2620 'fadd' 'sum_179' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2621 [1/4] (6.43ns)   --->   "%sum_180 = fadd i32 %lm_300, i32 %lm_303" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2621 'fadd' 'sum_180' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2622 [1/4] (6.43ns)   --->   "%sum_181 = fadd i32 %lm_301, i32 %lm_302" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230]   --->   Operation 2622 'fadd' 'sum_181' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 2623 [4/4] (6.43ns)   --->   "%sum2 = fadd i32 %sum, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2623 'fadd' 'sum2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2624 [4/4] (6.43ns)   --->   "%sum2_1 = fadd i32 %sum_1, i32 %sum_59" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2624 'fadd' 'sum2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2625 [4/4] (6.43ns)   --->   "%sum2_2 = fadd i32 %sum_2, i32 %sum_58" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2625 'fadd' 'sum2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2626 [4/4] (6.43ns)   --->   "%sum2_3 = fadd i32 %sum_3, i32 %sum_57" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2626 'fadd' 'sum2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2627 [4/4] (6.43ns)   --->   "%sum2_4 = fadd i32 %sum_4, i32 %sum_56" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2627 'fadd' 'sum2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2628 [4/4] (6.43ns)   --->   "%sum2_5 = fadd i32 %sum_5, i32 %sum_55" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2628 'fadd' 'sum2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2629 [4/4] (6.43ns)   --->   "%sum2_6 = fadd i32 %sum_6, i32 %sum_54" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2629 'fadd' 'sum2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2630 [4/4] (6.43ns)   --->   "%sum2_7 = fadd i32 %sum_7, i32 %sum_53" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2630 'fadd' 'sum2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2631 [4/4] (6.43ns)   --->   "%sum2_8 = fadd i32 %sum_8, i32 %sum_52" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2631 'fadd' 'sum2_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2632 [4/4] (6.43ns)   --->   "%sum2_9 = fadd i32 %sum_9, i32 %sum_51" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2632 'fadd' 'sum2_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2633 [4/4] (6.43ns)   --->   "%sum2_s = fadd i32 %sum_s, i32 %sum_50" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2633 'fadd' 'sum2_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2634 [4/4] (6.43ns)   --->   "%sum2_10 = fadd i32 %sum_10, i32 %sum_49" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2634 'fadd' 'sum2_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2635 [4/4] (6.43ns)   --->   "%sum2_11 = fadd i32 %sum_11, i32 %sum_48" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2635 'fadd' 'sum2_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2636 [4/4] (6.43ns)   --->   "%sum2_12 = fadd i32 %sum_12, i32 %sum_47" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2636 'fadd' 'sum2_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2637 [4/4] (6.43ns)   --->   "%sum2_13 = fadd i32 %sum_13, i32 %sum_46" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2637 'fadd' 'sum2_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2638 [4/4] (6.43ns)   --->   "%sum2_14 = fadd i32 %sum_14, i32 %sum_45" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2638 'fadd' 'sum2_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2639 [4/4] (6.43ns)   --->   "%sum2_15 = fadd i32 %sum_15, i32 %sum_44" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2639 'fadd' 'sum2_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2640 [4/4] (6.43ns)   --->   "%sum2_16 = fadd i32 %sum_16, i32 %sum_43" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2640 'fadd' 'sum2_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2641 [4/4] (6.43ns)   --->   "%sum2_17 = fadd i32 %sum_17, i32 %sum_42" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2641 'fadd' 'sum2_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2642 [4/4] (6.43ns)   --->   "%sum2_18 = fadd i32 %sum_18, i32 %sum_41" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2642 'fadd' 'sum2_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2643 [4/4] (6.43ns)   --->   "%sum2_19 = fadd i32 %sum_19, i32 %sum_40" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2643 'fadd' 'sum2_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2644 [4/4] (6.43ns)   --->   "%sum2_20 = fadd i32 %sum_20, i32 %sum_39" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2644 'fadd' 'sum2_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2645 [4/4] (6.43ns)   --->   "%sum2_21 = fadd i32 %sum_21, i32 %sum_38" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2645 'fadd' 'sum2_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2646 [4/4] (6.43ns)   --->   "%sum2_22 = fadd i32 %sum_22, i32 %sum_37" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2646 'fadd' 'sum2_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2647 [4/4] (6.43ns)   --->   "%sum2_23 = fadd i32 %sum_23, i32 %sum_36" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2647 'fadd' 'sum2_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2648 [4/4] (6.43ns)   --->   "%sum2_24 = fadd i32 %sum_24, i32 %sum_35" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2648 'fadd' 'sum2_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2649 [4/4] (6.43ns)   --->   "%sum2_25 = fadd i32 %sum_25, i32 %sum_34" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2649 'fadd' 'sum2_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2650 [4/4] (6.43ns)   --->   "%sum2_26 = fadd i32 %sum_26, i32 %sum_33" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2650 'fadd' 'sum2_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2651 [4/4] (6.43ns)   --->   "%sum2_27 = fadd i32 %sum_27, i32 %sum_32" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2651 'fadd' 'sum2_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2652 [4/4] (6.43ns)   --->   "%sum2_28 = fadd i32 %sum_28, i32 %sum_31" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2652 'fadd' 'sum2_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2653 [4/4] (6.43ns)   --->   "%sum2_29 = fadd i32 %sum_29, i32 %sum_30" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2653 'fadd' 'sum2_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2654 [4/4] (6.43ns)   --->   "%sum2_30 = fadd i32 %sum_60, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2654 'fadd' 'sum2_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2655 [4/4] (6.43ns)   --->   "%sum2_31 = fadd i32 %sum_61, i32 %sum_120" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2655 'fadd' 'sum2_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2656 [4/4] (6.43ns)   --->   "%sum2_32 = fadd i32 %sum_62, i32 %sum_119" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2656 'fadd' 'sum2_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2657 [4/4] (6.43ns)   --->   "%sum2_33 = fadd i32 %sum_63, i32 %sum_118" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2657 'fadd' 'sum2_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2658 [4/4] (6.43ns)   --->   "%sum2_34 = fadd i32 %sum_64, i32 %sum_117" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2658 'fadd' 'sum2_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2659 [4/4] (6.43ns)   --->   "%sum2_35 = fadd i32 %sum_65, i32 %sum_116" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2659 'fadd' 'sum2_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2660 [4/4] (6.43ns)   --->   "%sum2_36 = fadd i32 %sum_66, i32 %sum_115" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2660 'fadd' 'sum2_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2661 [4/4] (6.43ns)   --->   "%sum2_37 = fadd i32 %sum_67, i32 %sum_114" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2661 'fadd' 'sum2_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2662 [4/4] (6.43ns)   --->   "%sum2_38 = fadd i32 %sum_68, i32 %sum_113" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2662 'fadd' 'sum2_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2663 [4/4] (6.43ns)   --->   "%sum2_39 = fadd i32 %sum_69, i32 %sum_112" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2663 'fadd' 'sum2_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2664 [4/4] (6.43ns)   --->   "%sum2_40 = fadd i32 %sum_70, i32 %sum_111" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2664 'fadd' 'sum2_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2665 [4/4] (6.43ns)   --->   "%sum2_41 = fadd i32 %sum_71, i32 %sum_110" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2665 'fadd' 'sum2_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2666 [4/4] (6.43ns)   --->   "%sum2_42 = fadd i32 %sum_72, i32 %sum_109" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2666 'fadd' 'sum2_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2667 [4/4] (6.43ns)   --->   "%sum2_43 = fadd i32 %sum_73, i32 %sum_108" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2667 'fadd' 'sum2_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2668 [4/4] (6.43ns)   --->   "%sum2_44 = fadd i32 %sum_74, i32 %sum_107" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2668 'fadd' 'sum2_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2669 [4/4] (6.43ns)   --->   "%sum2_45 = fadd i32 %sum_75, i32 %sum_106" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2669 'fadd' 'sum2_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2670 [4/4] (6.43ns)   --->   "%sum2_46 = fadd i32 %sum_76, i32 %sum_105" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2670 'fadd' 'sum2_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2671 [4/4] (6.43ns)   --->   "%sum2_47 = fadd i32 %sum_77, i32 %sum_104" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2671 'fadd' 'sum2_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2672 [4/4] (6.43ns)   --->   "%sum2_48 = fadd i32 %sum_78, i32 %sum_103" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2672 'fadd' 'sum2_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2673 [4/4] (6.43ns)   --->   "%sum2_49 = fadd i32 %sum_79, i32 %sum_102" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2673 'fadd' 'sum2_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2674 [4/4] (6.43ns)   --->   "%sum2_50 = fadd i32 %sum_80, i32 %sum_101" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2674 'fadd' 'sum2_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2675 [4/4] (6.43ns)   --->   "%sum2_51 = fadd i32 %sum_81, i32 %sum_100" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2675 'fadd' 'sum2_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2676 [4/4] (6.43ns)   --->   "%sum2_52 = fadd i32 %sum_82, i32 %sum_99" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2676 'fadd' 'sum2_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2677 [4/4] (6.43ns)   --->   "%sum2_53 = fadd i32 %sum_83, i32 %sum_98" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2677 'fadd' 'sum2_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2678 [4/4] (6.43ns)   --->   "%sum2_54 = fadd i32 %sum_84, i32 %sum_97" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2678 'fadd' 'sum2_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2679 [4/4] (6.43ns)   --->   "%sum2_55 = fadd i32 %sum_85, i32 %sum_96" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2679 'fadd' 'sum2_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2680 [4/4] (6.43ns)   --->   "%sum2_56 = fadd i32 %sum_86, i32 %sum_95" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2680 'fadd' 'sum2_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2681 [4/4] (6.43ns)   --->   "%sum2_57 = fadd i32 %sum_87, i32 %sum_94" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2681 'fadd' 'sum2_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2682 [4/4] (6.43ns)   --->   "%sum2_58 = fadd i32 %sum_88, i32 %sum_93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2682 'fadd' 'sum2_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2683 [4/4] (6.43ns)   --->   "%sum2_59 = fadd i32 %sum_89, i32 %sum_92" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2683 'fadd' 'sum2_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2684 [4/4] (6.43ns)   --->   "%sum2_60 = fadd i32 %sum_90, i32 %sum_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2684 'fadd' 'sum2_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2685 [4/4] (6.43ns)   --->   "%sum2_61 = fadd i32 %sum_121, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2685 'fadd' 'sum2_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2686 [4/4] (6.43ns)   --->   "%sum2_62 = fadd i32 %sum_122, i32 %sum_181" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2686 'fadd' 'sum2_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2687 [4/4] (6.43ns)   --->   "%sum2_63 = fadd i32 %sum_123, i32 %sum_180" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2687 'fadd' 'sum2_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2688 [4/4] (6.43ns)   --->   "%sum2_64 = fadd i32 %sum_124, i32 %sum_179" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2688 'fadd' 'sum2_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2689 [4/4] (6.43ns)   --->   "%sum2_65 = fadd i32 %sum_125, i32 %sum_178" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2689 'fadd' 'sum2_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2690 [4/4] (6.43ns)   --->   "%sum2_66 = fadd i32 %sum_126, i32 %sum_177" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2690 'fadd' 'sum2_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2691 [4/4] (6.43ns)   --->   "%sum2_67 = fadd i32 %sum_127, i32 %sum_176" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2691 'fadd' 'sum2_67' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2692 [4/4] (6.43ns)   --->   "%sum2_68 = fadd i32 %sum_128, i32 %sum_175" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2692 'fadd' 'sum2_68' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2693 [4/4] (6.43ns)   --->   "%sum2_69 = fadd i32 %sum_129, i32 %sum_174" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2693 'fadd' 'sum2_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2694 [4/4] (6.43ns)   --->   "%sum2_70 = fadd i32 %sum_130, i32 %sum_173" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2694 'fadd' 'sum2_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2695 [4/4] (6.43ns)   --->   "%sum2_71 = fadd i32 %sum_131, i32 %sum_172" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2695 'fadd' 'sum2_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2696 [4/4] (6.43ns)   --->   "%sum2_72 = fadd i32 %sum_132, i32 %sum_171" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2696 'fadd' 'sum2_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2697 [4/4] (6.43ns)   --->   "%sum2_73 = fadd i32 %sum_133, i32 %sum_170" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2697 'fadd' 'sum2_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2698 [4/4] (6.43ns)   --->   "%sum2_74 = fadd i32 %sum_134, i32 %sum_169" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2698 'fadd' 'sum2_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2699 [4/4] (6.43ns)   --->   "%sum2_75 = fadd i32 %sum_135, i32 %sum_168" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2699 'fadd' 'sum2_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2700 [4/4] (6.43ns)   --->   "%sum2_76 = fadd i32 %sum_136, i32 %sum_167" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2700 'fadd' 'sum2_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2701 [4/4] (6.43ns)   --->   "%sum2_77 = fadd i32 %sum_137, i32 %sum_166" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2701 'fadd' 'sum2_77' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2702 [4/4] (6.43ns)   --->   "%sum2_78 = fadd i32 %sum_138, i32 %sum_165" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2702 'fadd' 'sum2_78' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2703 [4/4] (6.43ns)   --->   "%sum2_79 = fadd i32 %sum_139, i32 %sum_164" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2703 'fadd' 'sum2_79' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2704 [4/4] (6.43ns)   --->   "%sum2_80 = fadd i32 %sum_140, i32 %sum_163" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2704 'fadd' 'sum2_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2705 [4/4] (6.43ns)   --->   "%sum2_81 = fadd i32 %sum_141, i32 %sum_162" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2705 'fadd' 'sum2_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2706 [4/4] (6.43ns)   --->   "%sum2_82 = fadd i32 %sum_142, i32 %sum_161" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2706 'fadd' 'sum2_82' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2707 [4/4] (6.43ns)   --->   "%sum2_83 = fadd i32 %sum_143, i32 %sum_160" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2707 'fadd' 'sum2_83' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2708 [4/4] (6.43ns)   --->   "%sum2_84 = fadd i32 %sum_144, i32 %sum_159" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2708 'fadd' 'sum2_84' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2709 [4/4] (6.43ns)   --->   "%sum2_85 = fadd i32 %sum_145, i32 %sum_158" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2709 'fadd' 'sum2_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2710 [4/4] (6.43ns)   --->   "%sum2_86 = fadd i32 %sum_146, i32 %sum_157" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2710 'fadd' 'sum2_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2711 [4/4] (6.43ns)   --->   "%sum2_87 = fadd i32 %sum_147, i32 %sum_156" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2711 'fadd' 'sum2_87' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2712 [4/4] (6.43ns)   --->   "%sum2_88 = fadd i32 %sum_148, i32 %sum_155" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2712 'fadd' 'sum2_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2713 [4/4] (6.43ns)   --->   "%sum2_89 = fadd i32 %sum_149, i32 %sum_154" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2713 'fadd' 'sum2_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2714 [4/4] (6.43ns)   --->   "%sum2_90 = fadd i32 %sum_150, i32 %sum_153" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2714 'fadd' 'sum2_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2715 [4/4] (6.43ns)   --->   "%sum2_91 = fadd i32 %sum_151, i32 %sum_152" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2715 'fadd' 'sum2_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 2716 [3/4] (6.43ns)   --->   "%sum2 = fadd i32 %sum, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2716 'fadd' 'sum2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2717 [3/4] (6.43ns)   --->   "%sum2_1 = fadd i32 %sum_1, i32 %sum_59" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2717 'fadd' 'sum2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2718 [3/4] (6.43ns)   --->   "%sum2_2 = fadd i32 %sum_2, i32 %sum_58" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2718 'fadd' 'sum2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2719 [3/4] (6.43ns)   --->   "%sum2_3 = fadd i32 %sum_3, i32 %sum_57" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2719 'fadd' 'sum2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2720 [3/4] (6.43ns)   --->   "%sum2_4 = fadd i32 %sum_4, i32 %sum_56" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2720 'fadd' 'sum2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2721 [3/4] (6.43ns)   --->   "%sum2_5 = fadd i32 %sum_5, i32 %sum_55" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2721 'fadd' 'sum2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2722 [3/4] (6.43ns)   --->   "%sum2_6 = fadd i32 %sum_6, i32 %sum_54" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2722 'fadd' 'sum2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2723 [3/4] (6.43ns)   --->   "%sum2_7 = fadd i32 %sum_7, i32 %sum_53" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2723 'fadd' 'sum2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2724 [3/4] (6.43ns)   --->   "%sum2_8 = fadd i32 %sum_8, i32 %sum_52" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2724 'fadd' 'sum2_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2725 [3/4] (6.43ns)   --->   "%sum2_9 = fadd i32 %sum_9, i32 %sum_51" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2725 'fadd' 'sum2_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2726 [3/4] (6.43ns)   --->   "%sum2_s = fadd i32 %sum_s, i32 %sum_50" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2726 'fadd' 'sum2_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2727 [3/4] (6.43ns)   --->   "%sum2_10 = fadd i32 %sum_10, i32 %sum_49" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2727 'fadd' 'sum2_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2728 [3/4] (6.43ns)   --->   "%sum2_11 = fadd i32 %sum_11, i32 %sum_48" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2728 'fadd' 'sum2_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2729 [3/4] (6.43ns)   --->   "%sum2_12 = fadd i32 %sum_12, i32 %sum_47" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2729 'fadd' 'sum2_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2730 [3/4] (6.43ns)   --->   "%sum2_13 = fadd i32 %sum_13, i32 %sum_46" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2730 'fadd' 'sum2_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2731 [3/4] (6.43ns)   --->   "%sum2_14 = fadd i32 %sum_14, i32 %sum_45" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2731 'fadd' 'sum2_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2732 [3/4] (6.43ns)   --->   "%sum2_15 = fadd i32 %sum_15, i32 %sum_44" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2732 'fadd' 'sum2_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2733 [3/4] (6.43ns)   --->   "%sum2_16 = fadd i32 %sum_16, i32 %sum_43" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2733 'fadd' 'sum2_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2734 [3/4] (6.43ns)   --->   "%sum2_17 = fadd i32 %sum_17, i32 %sum_42" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2734 'fadd' 'sum2_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2735 [3/4] (6.43ns)   --->   "%sum2_18 = fadd i32 %sum_18, i32 %sum_41" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2735 'fadd' 'sum2_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2736 [3/4] (6.43ns)   --->   "%sum2_19 = fadd i32 %sum_19, i32 %sum_40" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2736 'fadd' 'sum2_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2737 [3/4] (6.43ns)   --->   "%sum2_20 = fadd i32 %sum_20, i32 %sum_39" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2737 'fadd' 'sum2_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2738 [3/4] (6.43ns)   --->   "%sum2_21 = fadd i32 %sum_21, i32 %sum_38" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2738 'fadd' 'sum2_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2739 [3/4] (6.43ns)   --->   "%sum2_22 = fadd i32 %sum_22, i32 %sum_37" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2739 'fadd' 'sum2_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2740 [3/4] (6.43ns)   --->   "%sum2_23 = fadd i32 %sum_23, i32 %sum_36" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2740 'fadd' 'sum2_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2741 [3/4] (6.43ns)   --->   "%sum2_24 = fadd i32 %sum_24, i32 %sum_35" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2741 'fadd' 'sum2_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2742 [3/4] (6.43ns)   --->   "%sum2_25 = fadd i32 %sum_25, i32 %sum_34" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2742 'fadd' 'sum2_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2743 [3/4] (6.43ns)   --->   "%sum2_26 = fadd i32 %sum_26, i32 %sum_33" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2743 'fadd' 'sum2_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2744 [3/4] (6.43ns)   --->   "%sum2_27 = fadd i32 %sum_27, i32 %sum_32" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2744 'fadd' 'sum2_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2745 [3/4] (6.43ns)   --->   "%sum2_28 = fadd i32 %sum_28, i32 %sum_31" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2745 'fadd' 'sum2_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2746 [3/4] (6.43ns)   --->   "%sum2_29 = fadd i32 %sum_29, i32 %sum_30" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2746 'fadd' 'sum2_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2747 [3/4] (6.43ns)   --->   "%sum2_30 = fadd i32 %sum_60, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2747 'fadd' 'sum2_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2748 [3/4] (6.43ns)   --->   "%sum2_31 = fadd i32 %sum_61, i32 %sum_120" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2748 'fadd' 'sum2_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2749 [3/4] (6.43ns)   --->   "%sum2_32 = fadd i32 %sum_62, i32 %sum_119" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2749 'fadd' 'sum2_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2750 [3/4] (6.43ns)   --->   "%sum2_33 = fadd i32 %sum_63, i32 %sum_118" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2750 'fadd' 'sum2_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2751 [3/4] (6.43ns)   --->   "%sum2_34 = fadd i32 %sum_64, i32 %sum_117" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2751 'fadd' 'sum2_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2752 [3/4] (6.43ns)   --->   "%sum2_35 = fadd i32 %sum_65, i32 %sum_116" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2752 'fadd' 'sum2_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2753 [3/4] (6.43ns)   --->   "%sum2_36 = fadd i32 %sum_66, i32 %sum_115" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2753 'fadd' 'sum2_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2754 [3/4] (6.43ns)   --->   "%sum2_37 = fadd i32 %sum_67, i32 %sum_114" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2754 'fadd' 'sum2_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2755 [3/4] (6.43ns)   --->   "%sum2_38 = fadd i32 %sum_68, i32 %sum_113" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2755 'fadd' 'sum2_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2756 [3/4] (6.43ns)   --->   "%sum2_39 = fadd i32 %sum_69, i32 %sum_112" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2756 'fadd' 'sum2_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2757 [3/4] (6.43ns)   --->   "%sum2_40 = fadd i32 %sum_70, i32 %sum_111" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2757 'fadd' 'sum2_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2758 [3/4] (6.43ns)   --->   "%sum2_41 = fadd i32 %sum_71, i32 %sum_110" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2758 'fadd' 'sum2_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2759 [3/4] (6.43ns)   --->   "%sum2_42 = fadd i32 %sum_72, i32 %sum_109" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2759 'fadd' 'sum2_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2760 [3/4] (6.43ns)   --->   "%sum2_43 = fadd i32 %sum_73, i32 %sum_108" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2760 'fadd' 'sum2_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2761 [3/4] (6.43ns)   --->   "%sum2_44 = fadd i32 %sum_74, i32 %sum_107" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2761 'fadd' 'sum2_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2762 [3/4] (6.43ns)   --->   "%sum2_45 = fadd i32 %sum_75, i32 %sum_106" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2762 'fadd' 'sum2_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2763 [3/4] (6.43ns)   --->   "%sum2_46 = fadd i32 %sum_76, i32 %sum_105" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2763 'fadd' 'sum2_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2764 [3/4] (6.43ns)   --->   "%sum2_47 = fadd i32 %sum_77, i32 %sum_104" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2764 'fadd' 'sum2_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2765 [3/4] (6.43ns)   --->   "%sum2_48 = fadd i32 %sum_78, i32 %sum_103" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2765 'fadd' 'sum2_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2766 [3/4] (6.43ns)   --->   "%sum2_49 = fadd i32 %sum_79, i32 %sum_102" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2766 'fadd' 'sum2_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2767 [3/4] (6.43ns)   --->   "%sum2_50 = fadd i32 %sum_80, i32 %sum_101" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2767 'fadd' 'sum2_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2768 [3/4] (6.43ns)   --->   "%sum2_51 = fadd i32 %sum_81, i32 %sum_100" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2768 'fadd' 'sum2_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2769 [3/4] (6.43ns)   --->   "%sum2_52 = fadd i32 %sum_82, i32 %sum_99" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2769 'fadd' 'sum2_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2770 [3/4] (6.43ns)   --->   "%sum2_53 = fadd i32 %sum_83, i32 %sum_98" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2770 'fadd' 'sum2_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2771 [3/4] (6.43ns)   --->   "%sum2_54 = fadd i32 %sum_84, i32 %sum_97" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2771 'fadd' 'sum2_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2772 [3/4] (6.43ns)   --->   "%sum2_55 = fadd i32 %sum_85, i32 %sum_96" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2772 'fadd' 'sum2_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2773 [3/4] (6.43ns)   --->   "%sum2_56 = fadd i32 %sum_86, i32 %sum_95" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2773 'fadd' 'sum2_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2774 [3/4] (6.43ns)   --->   "%sum2_57 = fadd i32 %sum_87, i32 %sum_94" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2774 'fadd' 'sum2_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2775 [3/4] (6.43ns)   --->   "%sum2_58 = fadd i32 %sum_88, i32 %sum_93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2775 'fadd' 'sum2_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2776 [3/4] (6.43ns)   --->   "%sum2_59 = fadd i32 %sum_89, i32 %sum_92" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2776 'fadd' 'sum2_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2777 [3/4] (6.43ns)   --->   "%sum2_60 = fadd i32 %sum_90, i32 %sum_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2777 'fadd' 'sum2_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2778 [3/4] (6.43ns)   --->   "%sum2_61 = fadd i32 %sum_121, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2778 'fadd' 'sum2_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2779 [3/4] (6.43ns)   --->   "%sum2_62 = fadd i32 %sum_122, i32 %sum_181" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2779 'fadd' 'sum2_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2780 [3/4] (6.43ns)   --->   "%sum2_63 = fadd i32 %sum_123, i32 %sum_180" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2780 'fadd' 'sum2_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2781 [3/4] (6.43ns)   --->   "%sum2_64 = fadd i32 %sum_124, i32 %sum_179" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2781 'fadd' 'sum2_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2782 [3/4] (6.43ns)   --->   "%sum2_65 = fadd i32 %sum_125, i32 %sum_178" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2782 'fadd' 'sum2_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2783 [3/4] (6.43ns)   --->   "%sum2_66 = fadd i32 %sum_126, i32 %sum_177" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2783 'fadd' 'sum2_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2784 [3/4] (6.43ns)   --->   "%sum2_67 = fadd i32 %sum_127, i32 %sum_176" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2784 'fadd' 'sum2_67' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2785 [3/4] (6.43ns)   --->   "%sum2_68 = fadd i32 %sum_128, i32 %sum_175" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2785 'fadd' 'sum2_68' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2786 [3/4] (6.43ns)   --->   "%sum2_69 = fadd i32 %sum_129, i32 %sum_174" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2786 'fadd' 'sum2_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2787 [3/4] (6.43ns)   --->   "%sum2_70 = fadd i32 %sum_130, i32 %sum_173" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2787 'fadd' 'sum2_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2788 [3/4] (6.43ns)   --->   "%sum2_71 = fadd i32 %sum_131, i32 %sum_172" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2788 'fadd' 'sum2_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2789 [3/4] (6.43ns)   --->   "%sum2_72 = fadd i32 %sum_132, i32 %sum_171" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2789 'fadd' 'sum2_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2790 [3/4] (6.43ns)   --->   "%sum2_73 = fadd i32 %sum_133, i32 %sum_170" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2790 'fadd' 'sum2_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2791 [3/4] (6.43ns)   --->   "%sum2_74 = fadd i32 %sum_134, i32 %sum_169" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2791 'fadd' 'sum2_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2792 [3/4] (6.43ns)   --->   "%sum2_75 = fadd i32 %sum_135, i32 %sum_168" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2792 'fadd' 'sum2_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2793 [3/4] (6.43ns)   --->   "%sum2_76 = fadd i32 %sum_136, i32 %sum_167" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2793 'fadd' 'sum2_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2794 [3/4] (6.43ns)   --->   "%sum2_77 = fadd i32 %sum_137, i32 %sum_166" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2794 'fadd' 'sum2_77' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2795 [3/4] (6.43ns)   --->   "%sum2_78 = fadd i32 %sum_138, i32 %sum_165" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2795 'fadd' 'sum2_78' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2796 [3/4] (6.43ns)   --->   "%sum2_79 = fadd i32 %sum_139, i32 %sum_164" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2796 'fadd' 'sum2_79' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2797 [3/4] (6.43ns)   --->   "%sum2_80 = fadd i32 %sum_140, i32 %sum_163" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2797 'fadd' 'sum2_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2798 [3/4] (6.43ns)   --->   "%sum2_81 = fadd i32 %sum_141, i32 %sum_162" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2798 'fadd' 'sum2_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2799 [3/4] (6.43ns)   --->   "%sum2_82 = fadd i32 %sum_142, i32 %sum_161" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2799 'fadd' 'sum2_82' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2800 [3/4] (6.43ns)   --->   "%sum2_83 = fadd i32 %sum_143, i32 %sum_160" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2800 'fadd' 'sum2_83' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2801 [3/4] (6.43ns)   --->   "%sum2_84 = fadd i32 %sum_144, i32 %sum_159" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2801 'fadd' 'sum2_84' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2802 [3/4] (6.43ns)   --->   "%sum2_85 = fadd i32 %sum_145, i32 %sum_158" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2802 'fadd' 'sum2_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2803 [3/4] (6.43ns)   --->   "%sum2_86 = fadd i32 %sum_146, i32 %sum_157" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2803 'fadd' 'sum2_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2804 [3/4] (6.43ns)   --->   "%sum2_87 = fadd i32 %sum_147, i32 %sum_156" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2804 'fadd' 'sum2_87' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2805 [3/4] (6.43ns)   --->   "%sum2_88 = fadd i32 %sum_148, i32 %sum_155" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2805 'fadd' 'sum2_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2806 [3/4] (6.43ns)   --->   "%sum2_89 = fadd i32 %sum_149, i32 %sum_154" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2806 'fadd' 'sum2_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2807 [3/4] (6.43ns)   --->   "%sum2_90 = fadd i32 %sum_150, i32 %sum_153" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2807 'fadd' 'sum2_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2808 [3/4] (6.43ns)   --->   "%sum2_91 = fadd i32 %sum_151, i32 %sum_152" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2808 'fadd' 'sum2_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 2809 [2/4] (6.43ns)   --->   "%sum2 = fadd i32 %sum, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2809 'fadd' 'sum2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2810 [2/4] (6.43ns)   --->   "%sum2_1 = fadd i32 %sum_1, i32 %sum_59" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2810 'fadd' 'sum2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2811 [2/4] (6.43ns)   --->   "%sum2_2 = fadd i32 %sum_2, i32 %sum_58" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2811 'fadd' 'sum2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2812 [2/4] (6.43ns)   --->   "%sum2_3 = fadd i32 %sum_3, i32 %sum_57" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2812 'fadd' 'sum2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2813 [2/4] (6.43ns)   --->   "%sum2_4 = fadd i32 %sum_4, i32 %sum_56" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2813 'fadd' 'sum2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2814 [2/4] (6.43ns)   --->   "%sum2_5 = fadd i32 %sum_5, i32 %sum_55" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2814 'fadd' 'sum2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2815 [2/4] (6.43ns)   --->   "%sum2_6 = fadd i32 %sum_6, i32 %sum_54" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2815 'fadd' 'sum2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2816 [2/4] (6.43ns)   --->   "%sum2_7 = fadd i32 %sum_7, i32 %sum_53" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2816 'fadd' 'sum2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2817 [2/4] (6.43ns)   --->   "%sum2_8 = fadd i32 %sum_8, i32 %sum_52" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2817 'fadd' 'sum2_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2818 [2/4] (6.43ns)   --->   "%sum2_9 = fadd i32 %sum_9, i32 %sum_51" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2818 'fadd' 'sum2_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2819 [2/4] (6.43ns)   --->   "%sum2_s = fadd i32 %sum_s, i32 %sum_50" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2819 'fadd' 'sum2_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2820 [2/4] (6.43ns)   --->   "%sum2_10 = fadd i32 %sum_10, i32 %sum_49" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2820 'fadd' 'sum2_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2821 [2/4] (6.43ns)   --->   "%sum2_11 = fadd i32 %sum_11, i32 %sum_48" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2821 'fadd' 'sum2_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2822 [2/4] (6.43ns)   --->   "%sum2_12 = fadd i32 %sum_12, i32 %sum_47" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2822 'fadd' 'sum2_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2823 [2/4] (6.43ns)   --->   "%sum2_13 = fadd i32 %sum_13, i32 %sum_46" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2823 'fadd' 'sum2_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2824 [2/4] (6.43ns)   --->   "%sum2_14 = fadd i32 %sum_14, i32 %sum_45" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2824 'fadd' 'sum2_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2825 [2/4] (6.43ns)   --->   "%sum2_15 = fadd i32 %sum_15, i32 %sum_44" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2825 'fadd' 'sum2_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2826 [2/4] (6.43ns)   --->   "%sum2_16 = fadd i32 %sum_16, i32 %sum_43" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2826 'fadd' 'sum2_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2827 [2/4] (6.43ns)   --->   "%sum2_17 = fadd i32 %sum_17, i32 %sum_42" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2827 'fadd' 'sum2_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2828 [2/4] (6.43ns)   --->   "%sum2_18 = fadd i32 %sum_18, i32 %sum_41" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2828 'fadd' 'sum2_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2829 [2/4] (6.43ns)   --->   "%sum2_19 = fadd i32 %sum_19, i32 %sum_40" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2829 'fadd' 'sum2_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2830 [2/4] (6.43ns)   --->   "%sum2_20 = fadd i32 %sum_20, i32 %sum_39" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2830 'fadd' 'sum2_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2831 [2/4] (6.43ns)   --->   "%sum2_21 = fadd i32 %sum_21, i32 %sum_38" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2831 'fadd' 'sum2_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2832 [2/4] (6.43ns)   --->   "%sum2_22 = fadd i32 %sum_22, i32 %sum_37" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2832 'fadd' 'sum2_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2833 [2/4] (6.43ns)   --->   "%sum2_23 = fadd i32 %sum_23, i32 %sum_36" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2833 'fadd' 'sum2_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2834 [2/4] (6.43ns)   --->   "%sum2_24 = fadd i32 %sum_24, i32 %sum_35" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2834 'fadd' 'sum2_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2835 [2/4] (6.43ns)   --->   "%sum2_25 = fadd i32 %sum_25, i32 %sum_34" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2835 'fadd' 'sum2_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2836 [2/4] (6.43ns)   --->   "%sum2_26 = fadd i32 %sum_26, i32 %sum_33" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2836 'fadd' 'sum2_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2837 [2/4] (6.43ns)   --->   "%sum2_27 = fadd i32 %sum_27, i32 %sum_32" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2837 'fadd' 'sum2_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2838 [2/4] (6.43ns)   --->   "%sum2_28 = fadd i32 %sum_28, i32 %sum_31" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2838 'fadd' 'sum2_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2839 [2/4] (6.43ns)   --->   "%sum2_29 = fadd i32 %sum_29, i32 %sum_30" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2839 'fadd' 'sum2_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2840 [2/4] (6.43ns)   --->   "%sum2_30 = fadd i32 %sum_60, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2840 'fadd' 'sum2_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2841 [2/4] (6.43ns)   --->   "%sum2_31 = fadd i32 %sum_61, i32 %sum_120" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2841 'fadd' 'sum2_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2842 [2/4] (6.43ns)   --->   "%sum2_32 = fadd i32 %sum_62, i32 %sum_119" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2842 'fadd' 'sum2_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2843 [2/4] (6.43ns)   --->   "%sum2_33 = fadd i32 %sum_63, i32 %sum_118" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2843 'fadd' 'sum2_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2844 [2/4] (6.43ns)   --->   "%sum2_34 = fadd i32 %sum_64, i32 %sum_117" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2844 'fadd' 'sum2_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2845 [2/4] (6.43ns)   --->   "%sum2_35 = fadd i32 %sum_65, i32 %sum_116" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2845 'fadd' 'sum2_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2846 [2/4] (6.43ns)   --->   "%sum2_36 = fadd i32 %sum_66, i32 %sum_115" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2846 'fadd' 'sum2_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2847 [2/4] (6.43ns)   --->   "%sum2_37 = fadd i32 %sum_67, i32 %sum_114" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2847 'fadd' 'sum2_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2848 [2/4] (6.43ns)   --->   "%sum2_38 = fadd i32 %sum_68, i32 %sum_113" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2848 'fadd' 'sum2_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2849 [2/4] (6.43ns)   --->   "%sum2_39 = fadd i32 %sum_69, i32 %sum_112" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2849 'fadd' 'sum2_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2850 [2/4] (6.43ns)   --->   "%sum2_40 = fadd i32 %sum_70, i32 %sum_111" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2850 'fadd' 'sum2_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2851 [2/4] (6.43ns)   --->   "%sum2_41 = fadd i32 %sum_71, i32 %sum_110" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2851 'fadd' 'sum2_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2852 [2/4] (6.43ns)   --->   "%sum2_42 = fadd i32 %sum_72, i32 %sum_109" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2852 'fadd' 'sum2_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2853 [2/4] (6.43ns)   --->   "%sum2_43 = fadd i32 %sum_73, i32 %sum_108" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2853 'fadd' 'sum2_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2854 [2/4] (6.43ns)   --->   "%sum2_44 = fadd i32 %sum_74, i32 %sum_107" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2854 'fadd' 'sum2_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2855 [2/4] (6.43ns)   --->   "%sum2_45 = fadd i32 %sum_75, i32 %sum_106" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2855 'fadd' 'sum2_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2856 [2/4] (6.43ns)   --->   "%sum2_46 = fadd i32 %sum_76, i32 %sum_105" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2856 'fadd' 'sum2_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2857 [2/4] (6.43ns)   --->   "%sum2_47 = fadd i32 %sum_77, i32 %sum_104" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2857 'fadd' 'sum2_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2858 [2/4] (6.43ns)   --->   "%sum2_48 = fadd i32 %sum_78, i32 %sum_103" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2858 'fadd' 'sum2_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2859 [2/4] (6.43ns)   --->   "%sum2_49 = fadd i32 %sum_79, i32 %sum_102" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2859 'fadd' 'sum2_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2860 [2/4] (6.43ns)   --->   "%sum2_50 = fadd i32 %sum_80, i32 %sum_101" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2860 'fadd' 'sum2_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2861 [2/4] (6.43ns)   --->   "%sum2_51 = fadd i32 %sum_81, i32 %sum_100" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2861 'fadd' 'sum2_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2862 [2/4] (6.43ns)   --->   "%sum2_52 = fadd i32 %sum_82, i32 %sum_99" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2862 'fadd' 'sum2_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2863 [2/4] (6.43ns)   --->   "%sum2_53 = fadd i32 %sum_83, i32 %sum_98" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2863 'fadd' 'sum2_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2864 [2/4] (6.43ns)   --->   "%sum2_54 = fadd i32 %sum_84, i32 %sum_97" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2864 'fadd' 'sum2_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2865 [2/4] (6.43ns)   --->   "%sum2_55 = fadd i32 %sum_85, i32 %sum_96" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2865 'fadd' 'sum2_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2866 [2/4] (6.43ns)   --->   "%sum2_56 = fadd i32 %sum_86, i32 %sum_95" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2866 'fadd' 'sum2_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2867 [2/4] (6.43ns)   --->   "%sum2_57 = fadd i32 %sum_87, i32 %sum_94" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2867 'fadd' 'sum2_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2868 [2/4] (6.43ns)   --->   "%sum2_58 = fadd i32 %sum_88, i32 %sum_93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2868 'fadd' 'sum2_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2869 [2/4] (6.43ns)   --->   "%sum2_59 = fadd i32 %sum_89, i32 %sum_92" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2869 'fadd' 'sum2_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2870 [2/4] (6.43ns)   --->   "%sum2_60 = fadd i32 %sum_90, i32 %sum_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2870 'fadd' 'sum2_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2871 [2/4] (6.43ns)   --->   "%sum2_61 = fadd i32 %sum_121, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2871 'fadd' 'sum2_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2872 [2/4] (6.43ns)   --->   "%sum2_62 = fadd i32 %sum_122, i32 %sum_181" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2872 'fadd' 'sum2_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2873 [2/4] (6.43ns)   --->   "%sum2_63 = fadd i32 %sum_123, i32 %sum_180" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2873 'fadd' 'sum2_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2874 [2/4] (6.43ns)   --->   "%sum2_64 = fadd i32 %sum_124, i32 %sum_179" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2874 'fadd' 'sum2_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2875 [2/4] (6.43ns)   --->   "%sum2_65 = fadd i32 %sum_125, i32 %sum_178" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2875 'fadd' 'sum2_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2876 [2/4] (6.43ns)   --->   "%sum2_66 = fadd i32 %sum_126, i32 %sum_177" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2876 'fadd' 'sum2_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2877 [2/4] (6.43ns)   --->   "%sum2_67 = fadd i32 %sum_127, i32 %sum_176" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2877 'fadd' 'sum2_67' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2878 [2/4] (6.43ns)   --->   "%sum2_68 = fadd i32 %sum_128, i32 %sum_175" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2878 'fadd' 'sum2_68' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2879 [2/4] (6.43ns)   --->   "%sum2_69 = fadd i32 %sum_129, i32 %sum_174" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2879 'fadd' 'sum2_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2880 [2/4] (6.43ns)   --->   "%sum2_70 = fadd i32 %sum_130, i32 %sum_173" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2880 'fadd' 'sum2_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2881 [2/4] (6.43ns)   --->   "%sum2_71 = fadd i32 %sum_131, i32 %sum_172" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2881 'fadd' 'sum2_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2882 [2/4] (6.43ns)   --->   "%sum2_72 = fadd i32 %sum_132, i32 %sum_171" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2882 'fadd' 'sum2_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2883 [2/4] (6.43ns)   --->   "%sum2_73 = fadd i32 %sum_133, i32 %sum_170" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2883 'fadd' 'sum2_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2884 [2/4] (6.43ns)   --->   "%sum2_74 = fadd i32 %sum_134, i32 %sum_169" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2884 'fadd' 'sum2_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2885 [2/4] (6.43ns)   --->   "%sum2_75 = fadd i32 %sum_135, i32 %sum_168" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2885 'fadd' 'sum2_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2886 [2/4] (6.43ns)   --->   "%sum2_76 = fadd i32 %sum_136, i32 %sum_167" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2886 'fadd' 'sum2_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2887 [2/4] (6.43ns)   --->   "%sum2_77 = fadd i32 %sum_137, i32 %sum_166" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2887 'fadd' 'sum2_77' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2888 [2/4] (6.43ns)   --->   "%sum2_78 = fadd i32 %sum_138, i32 %sum_165" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2888 'fadd' 'sum2_78' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2889 [2/4] (6.43ns)   --->   "%sum2_79 = fadd i32 %sum_139, i32 %sum_164" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2889 'fadd' 'sum2_79' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2890 [2/4] (6.43ns)   --->   "%sum2_80 = fadd i32 %sum_140, i32 %sum_163" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2890 'fadd' 'sum2_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2891 [2/4] (6.43ns)   --->   "%sum2_81 = fadd i32 %sum_141, i32 %sum_162" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2891 'fadd' 'sum2_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2892 [2/4] (6.43ns)   --->   "%sum2_82 = fadd i32 %sum_142, i32 %sum_161" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2892 'fadd' 'sum2_82' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2893 [2/4] (6.43ns)   --->   "%sum2_83 = fadd i32 %sum_143, i32 %sum_160" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2893 'fadd' 'sum2_83' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2894 [2/4] (6.43ns)   --->   "%sum2_84 = fadd i32 %sum_144, i32 %sum_159" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2894 'fadd' 'sum2_84' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2895 [2/4] (6.43ns)   --->   "%sum2_85 = fadd i32 %sum_145, i32 %sum_158" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2895 'fadd' 'sum2_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2896 [2/4] (6.43ns)   --->   "%sum2_86 = fadd i32 %sum_146, i32 %sum_157" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2896 'fadd' 'sum2_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2897 [2/4] (6.43ns)   --->   "%sum2_87 = fadd i32 %sum_147, i32 %sum_156" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2897 'fadd' 'sum2_87' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2898 [2/4] (6.43ns)   --->   "%sum2_88 = fadd i32 %sum_148, i32 %sum_155" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2898 'fadd' 'sum2_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2899 [2/4] (6.43ns)   --->   "%sum2_89 = fadd i32 %sum_149, i32 %sum_154" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2899 'fadd' 'sum2_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2900 [2/4] (6.43ns)   --->   "%sum2_90 = fadd i32 %sum_150, i32 %sum_153" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2900 'fadd' 'sum2_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2901 [2/4] (6.43ns)   --->   "%sum2_91 = fadd i32 %sum_151, i32 %sum_152" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2901 'fadd' 'sum2_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 2902 [1/4] (6.43ns)   --->   "%sum2 = fadd i32 %sum, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2902 'fadd' 'sum2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2903 [1/4] (6.43ns)   --->   "%sum2_1 = fadd i32 %sum_1, i32 %sum_59" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2903 'fadd' 'sum2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2904 [1/4] (6.43ns)   --->   "%sum2_2 = fadd i32 %sum_2, i32 %sum_58" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2904 'fadd' 'sum2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2905 [1/4] (6.43ns)   --->   "%sum2_3 = fadd i32 %sum_3, i32 %sum_57" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2905 'fadd' 'sum2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2906 [1/4] (6.43ns)   --->   "%sum2_4 = fadd i32 %sum_4, i32 %sum_56" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2906 'fadd' 'sum2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2907 [1/4] (6.43ns)   --->   "%sum2_5 = fadd i32 %sum_5, i32 %sum_55" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2907 'fadd' 'sum2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2908 [1/4] (6.43ns)   --->   "%sum2_6 = fadd i32 %sum_6, i32 %sum_54" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2908 'fadd' 'sum2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2909 [1/4] (6.43ns)   --->   "%sum2_7 = fadd i32 %sum_7, i32 %sum_53" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2909 'fadd' 'sum2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2910 [1/4] (6.43ns)   --->   "%sum2_8 = fadd i32 %sum_8, i32 %sum_52" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2910 'fadd' 'sum2_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2911 [1/4] (6.43ns)   --->   "%sum2_9 = fadd i32 %sum_9, i32 %sum_51" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2911 'fadd' 'sum2_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2912 [1/4] (6.43ns)   --->   "%sum2_s = fadd i32 %sum_s, i32 %sum_50" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2912 'fadd' 'sum2_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2913 [1/4] (6.43ns)   --->   "%sum2_10 = fadd i32 %sum_10, i32 %sum_49" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2913 'fadd' 'sum2_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2914 [1/4] (6.43ns)   --->   "%sum2_11 = fadd i32 %sum_11, i32 %sum_48" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2914 'fadd' 'sum2_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2915 [1/4] (6.43ns)   --->   "%sum2_12 = fadd i32 %sum_12, i32 %sum_47" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2915 'fadd' 'sum2_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2916 [1/4] (6.43ns)   --->   "%sum2_13 = fadd i32 %sum_13, i32 %sum_46" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2916 'fadd' 'sum2_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2917 [1/4] (6.43ns)   --->   "%sum2_14 = fadd i32 %sum_14, i32 %sum_45" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2917 'fadd' 'sum2_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2918 [1/4] (6.43ns)   --->   "%sum2_15 = fadd i32 %sum_15, i32 %sum_44" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2918 'fadd' 'sum2_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2919 [1/4] (6.43ns)   --->   "%sum2_16 = fadd i32 %sum_16, i32 %sum_43" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2919 'fadd' 'sum2_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2920 [1/4] (6.43ns)   --->   "%sum2_17 = fadd i32 %sum_17, i32 %sum_42" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2920 'fadd' 'sum2_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2921 [1/4] (6.43ns)   --->   "%sum2_18 = fadd i32 %sum_18, i32 %sum_41" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2921 'fadd' 'sum2_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2922 [1/4] (6.43ns)   --->   "%sum2_19 = fadd i32 %sum_19, i32 %sum_40" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2922 'fadd' 'sum2_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2923 [1/4] (6.43ns)   --->   "%sum2_20 = fadd i32 %sum_20, i32 %sum_39" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2923 'fadd' 'sum2_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2924 [1/4] (6.43ns)   --->   "%sum2_21 = fadd i32 %sum_21, i32 %sum_38" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2924 'fadd' 'sum2_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2925 [1/4] (6.43ns)   --->   "%sum2_22 = fadd i32 %sum_22, i32 %sum_37" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2925 'fadd' 'sum2_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2926 [1/4] (6.43ns)   --->   "%sum2_23 = fadd i32 %sum_23, i32 %sum_36" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2926 'fadd' 'sum2_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2927 [1/4] (6.43ns)   --->   "%sum2_24 = fadd i32 %sum_24, i32 %sum_35" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2927 'fadd' 'sum2_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2928 [1/4] (6.43ns)   --->   "%sum2_25 = fadd i32 %sum_25, i32 %sum_34" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2928 'fadd' 'sum2_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2929 [1/4] (6.43ns)   --->   "%sum2_26 = fadd i32 %sum_26, i32 %sum_33" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2929 'fadd' 'sum2_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2930 [1/4] (6.43ns)   --->   "%sum2_27 = fadd i32 %sum_27, i32 %sum_32" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2930 'fadd' 'sum2_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2931 [1/4] (6.43ns)   --->   "%sum2_28 = fadd i32 %sum_28, i32 %sum_31" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2931 'fadd' 'sum2_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2932 [1/4] (6.43ns)   --->   "%sum2_29 = fadd i32 %sum_29, i32 %sum_30" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2932 'fadd' 'sum2_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2933 [1/4] (6.43ns)   --->   "%sum2_30 = fadd i32 %sum_60, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2933 'fadd' 'sum2_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2934 [1/4] (6.43ns)   --->   "%sum2_31 = fadd i32 %sum_61, i32 %sum_120" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2934 'fadd' 'sum2_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2935 [1/4] (6.43ns)   --->   "%sum2_32 = fadd i32 %sum_62, i32 %sum_119" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2935 'fadd' 'sum2_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2936 [1/4] (6.43ns)   --->   "%sum2_33 = fadd i32 %sum_63, i32 %sum_118" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2936 'fadd' 'sum2_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2937 [1/4] (6.43ns)   --->   "%sum2_34 = fadd i32 %sum_64, i32 %sum_117" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2937 'fadd' 'sum2_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2938 [1/4] (6.43ns)   --->   "%sum2_35 = fadd i32 %sum_65, i32 %sum_116" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2938 'fadd' 'sum2_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2939 [1/4] (6.43ns)   --->   "%sum2_36 = fadd i32 %sum_66, i32 %sum_115" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2939 'fadd' 'sum2_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2940 [1/4] (6.43ns)   --->   "%sum2_37 = fadd i32 %sum_67, i32 %sum_114" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2940 'fadd' 'sum2_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2941 [1/4] (6.43ns)   --->   "%sum2_38 = fadd i32 %sum_68, i32 %sum_113" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2941 'fadd' 'sum2_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2942 [1/4] (6.43ns)   --->   "%sum2_39 = fadd i32 %sum_69, i32 %sum_112" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2942 'fadd' 'sum2_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2943 [1/4] (6.43ns)   --->   "%sum2_40 = fadd i32 %sum_70, i32 %sum_111" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2943 'fadd' 'sum2_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2944 [1/4] (6.43ns)   --->   "%sum2_41 = fadd i32 %sum_71, i32 %sum_110" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2944 'fadd' 'sum2_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2945 [1/4] (6.43ns)   --->   "%sum2_42 = fadd i32 %sum_72, i32 %sum_109" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2945 'fadd' 'sum2_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2946 [1/4] (6.43ns)   --->   "%sum2_43 = fadd i32 %sum_73, i32 %sum_108" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2946 'fadd' 'sum2_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2947 [1/4] (6.43ns)   --->   "%sum2_44 = fadd i32 %sum_74, i32 %sum_107" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2947 'fadd' 'sum2_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2948 [1/4] (6.43ns)   --->   "%sum2_45 = fadd i32 %sum_75, i32 %sum_106" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2948 'fadd' 'sum2_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2949 [1/4] (6.43ns)   --->   "%sum2_46 = fadd i32 %sum_76, i32 %sum_105" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2949 'fadd' 'sum2_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2950 [1/4] (6.43ns)   --->   "%sum2_47 = fadd i32 %sum_77, i32 %sum_104" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2950 'fadd' 'sum2_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2951 [1/4] (6.43ns)   --->   "%sum2_48 = fadd i32 %sum_78, i32 %sum_103" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2951 'fadd' 'sum2_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2952 [1/4] (6.43ns)   --->   "%sum2_49 = fadd i32 %sum_79, i32 %sum_102" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2952 'fadd' 'sum2_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2953 [1/4] (6.43ns)   --->   "%sum2_50 = fadd i32 %sum_80, i32 %sum_101" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2953 'fadd' 'sum2_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2954 [1/4] (6.43ns)   --->   "%sum2_51 = fadd i32 %sum_81, i32 %sum_100" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2954 'fadd' 'sum2_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2955 [1/4] (6.43ns)   --->   "%sum2_52 = fadd i32 %sum_82, i32 %sum_99" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2955 'fadd' 'sum2_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2956 [1/4] (6.43ns)   --->   "%sum2_53 = fadd i32 %sum_83, i32 %sum_98" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2956 'fadd' 'sum2_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2957 [1/4] (6.43ns)   --->   "%sum2_54 = fadd i32 %sum_84, i32 %sum_97" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2957 'fadd' 'sum2_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2958 [1/4] (6.43ns)   --->   "%sum2_55 = fadd i32 %sum_85, i32 %sum_96" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2958 'fadd' 'sum2_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2959 [1/4] (6.43ns)   --->   "%sum2_56 = fadd i32 %sum_86, i32 %sum_95" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2959 'fadd' 'sum2_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2960 [1/4] (6.43ns)   --->   "%sum2_57 = fadd i32 %sum_87, i32 %sum_94" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2960 'fadd' 'sum2_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2961 [1/4] (6.43ns)   --->   "%sum2_58 = fadd i32 %sum_88, i32 %sum_93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2961 'fadd' 'sum2_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2962 [1/4] (6.43ns)   --->   "%sum2_59 = fadd i32 %sum_89, i32 %sum_92" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2962 'fadd' 'sum2_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2963 [1/4] (6.43ns)   --->   "%sum2_60 = fadd i32 %sum_90, i32 %sum_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2963 'fadd' 'sum2_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2964 [1/4] (6.43ns)   --->   "%sum2_61 = fadd i32 %sum_121, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2964 'fadd' 'sum2_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2965 [1/4] (6.43ns)   --->   "%sum2_62 = fadd i32 %sum_122, i32 %sum_181" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2965 'fadd' 'sum2_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2966 [1/4] (6.43ns)   --->   "%sum2_63 = fadd i32 %sum_123, i32 %sum_180" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2966 'fadd' 'sum2_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2967 [1/4] (6.43ns)   --->   "%sum2_64 = fadd i32 %sum_124, i32 %sum_179" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2967 'fadd' 'sum2_64' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2968 [1/4] (6.43ns)   --->   "%sum2_65 = fadd i32 %sum_125, i32 %sum_178" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2968 'fadd' 'sum2_65' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2969 [1/4] (6.43ns)   --->   "%sum2_66 = fadd i32 %sum_126, i32 %sum_177" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2969 'fadd' 'sum2_66' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2970 [1/4] (6.43ns)   --->   "%sum2_67 = fadd i32 %sum_127, i32 %sum_176" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2970 'fadd' 'sum2_67' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2971 [1/4] (6.43ns)   --->   "%sum2_68 = fadd i32 %sum_128, i32 %sum_175" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2971 'fadd' 'sum2_68' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2972 [1/4] (6.43ns)   --->   "%sum2_69 = fadd i32 %sum_129, i32 %sum_174" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2972 'fadd' 'sum2_69' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2973 [1/4] (6.43ns)   --->   "%sum2_70 = fadd i32 %sum_130, i32 %sum_173" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2973 'fadd' 'sum2_70' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2974 [1/4] (6.43ns)   --->   "%sum2_71 = fadd i32 %sum_131, i32 %sum_172" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2974 'fadd' 'sum2_71' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2975 [1/4] (6.43ns)   --->   "%sum2_72 = fadd i32 %sum_132, i32 %sum_171" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2975 'fadd' 'sum2_72' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2976 [1/4] (6.43ns)   --->   "%sum2_73 = fadd i32 %sum_133, i32 %sum_170" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2976 'fadd' 'sum2_73' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2977 [1/4] (6.43ns)   --->   "%sum2_74 = fadd i32 %sum_134, i32 %sum_169" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2977 'fadd' 'sum2_74' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2978 [1/4] (6.43ns)   --->   "%sum2_75 = fadd i32 %sum_135, i32 %sum_168" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2978 'fadd' 'sum2_75' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2979 [1/4] (6.43ns)   --->   "%sum2_76 = fadd i32 %sum_136, i32 %sum_167" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2979 'fadd' 'sum2_76' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2980 [1/4] (6.43ns)   --->   "%sum2_77 = fadd i32 %sum_137, i32 %sum_166" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2980 'fadd' 'sum2_77' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2981 [1/4] (6.43ns)   --->   "%sum2_78 = fadd i32 %sum_138, i32 %sum_165" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2981 'fadd' 'sum2_78' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2982 [1/4] (6.43ns)   --->   "%sum2_79 = fadd i32 %sum_139, i32 %sum_164" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2982 'fadd' 'sum2_79' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2983 [1/4] (6.43ns)   --->   "%sum2_80 = fadd i32 %sum_140, i32 %sum_163" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2983 'fadd' 'sum2_80' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2984 [1/4] (6.43ns)   --->   "%sum2_81 = fadd i32 %sum_141, i32 %sum_162" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2984 'fadd' 'sum2_81' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2985 [1/4] (6.43ns)   --->   "%sum2_82 = fadd i32 %sum_142, i32 %sum_161" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2985 'fadd' 'sum2_82' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2986 [1/4] (6.43ns)   --->   "%sum2_83 = fadd i32 %sum_143, i32 %sum_160" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2986 'fadd' 'sum2_83' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2987 [1/4] (6.43ns)   --->   "%sum2_84 = fadd i32 %sum_144, i32 %sum_159" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2987 'fadd' 'sum2_84' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2988 [1/4] (6.43ns)   --->   "%sum2_85 = fadd i32 %sum_145, i32 %sum_158" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2988 'fadd' 'sum2_85' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2989 [1/4] (6.43ns)   --->   "%sum2_86 = fadd i32 %sum_146, i32 %sum_157" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2989 'fadd' 'sum2_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2990 [1/4] (6.43ns)   --->   "%sum2_87 = fadd i32 %sum_147, i32 %sum_156" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2990 'fadd' 'sum2_87' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2991 [1/4] (6.43ns)   --->   "%sum2_88 = fadd i32 %sum_148, i32 %sum_155" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2991 'fadd' 'sum2_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2992 [1/4] (6.43ns)   --->   "%sum2_89 = fadd i32 %sum_149, i32 %sum_154" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2992 'fadd' 'sum2_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2993 [1/4] (6.43ns)   --->   "%sum2_90 = fadd i32 %sum_150, i32 %sum_153" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2993 'fadd' 'sum2_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2994 [1/4] (6.43ns)   --->   "%sum2_91 = fadd i32 %sum_151, i32 %sum_152" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236]   --->   Operation 2994 'fadd' 'sum2_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 2995 [4/4] (6.43ns)   --->   "%add = fadd i32 %sum2, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 2995 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2996 [4/4] (6.43ns)   --->   "%add408_s = fadd i32 %sum2_1, i32 %sum2_29" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 2996 'fadd' 'add408_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2997 [4/4] (6.43ns)   --->   "%add408_16 = fadd i32 %sum2_2, i32 %sum2_28" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 2997 'fadd' 'add408_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2998 [4/4] (6.43ns)   --->   "%add408_3 = fadd i32 %sum2_3, i32 %sum2_27" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 2998 'fadd' 'add408_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2999 [4/4] (6.43ns)   --->   "%add408_4 = fadd i32 %sum2_4, i32 %sum2_26" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 2999 'fadd' 'add408_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3000 [4/4] (6.43ns)   --->   "%add408_5 = fadd i32 %sum2_5, i32 %sum2_25" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3000 'fadd' 'add408_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3001 [4/4] (6.43ns)   --->   "%add408_6 = fadd i32 %sum2_6, i32 %sum2_24" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3001 'fadd' 'add408_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3002 [4/4] (6.43ns)   --->   "%add408_7 = fadd i32 %sum2_7, i32 %sum2_23" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3002 'fadd' 'add408_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3003 [4/4] (6.43ns)   --->   "%add408_8 = fadd i32 %sum2_8, i32 %sum2_22" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3003 'fadd' 'add408_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3004 [4/4] (6.43ns)   --->   "%add408_9 = fadd i32 %sum2_9, i32 %sum2_21" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3004 'fadd' 'add408_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3005 [4/4] (6.43ns)   --->   "%add408_10 = fadd i32 %sum2_s, i32 %sum2_20" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3005 'fadd' 'add408_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3006 [4/4] (6.43ns)   --->   "%add408_11 = fadd i32 %sum2_10, i32 %sum2_19" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3006 'fadd' 'add408_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3007 [4/4] (6.43ns)   --->   "%add408_12 = fadd i32 %sum2_11, i32 %sum2_18" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3007 'fadd' 'add408_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3008 [4/4] (6.43ns)   --->   "%add408_13 = fadd i32 %sum2_12, i32 %sum2_17" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3008 'fadd' 'add408_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3009 [4/4] (6.43ns)   --->   "%add408_14 = fadd i32 %sum2_13, i32 %sum2_16" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3009 'fadd' 'add408_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3010 [4/4] (6.43ns)   --->   "%add408_15 = fadd i32 %sum2_14, i32 %sum2_15" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3010 'fadd' 'add408_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3011 [4/4] (6.43ns)   --->   "%add408_1 = fadd i32 %sum2_30, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3011 'fadd' 'add408_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3012 [4/4] (6.43ns)   --->   "%add408_1_1 = fadd i32 %sum2_31, i32 %sum2_60" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3012 'fadd' 'add408_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3013 [4/4] (6.43ns)   --->   "%add408_1_2 = fadd i32 %sum2_32, i32 %sum2_59" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3013 'fadd' 'add408_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3014 [4/4] (6.43ns)   --->   "%add408_1_3 = fadd i32 %sum2_33, i32 %sum2_58" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3014 'fadd' 'add408_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3015 [4/4] (6.43ns)   --->   "%add408_1_4 = fadd i32 %sum2_34, i32 %sum2_57" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3015 'fadd' 'add408_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3016 [4/4] (6.43ns)   --->   "%add408_1_5 = fadd i32 %sum2_35, i32 %sum2_56" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3016 'fadd' 'add408_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3017 [4/4] (6.43ns)   --->   "%add408_1_6 = fadd i32 %sum2_36, i32 %sum2_55" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3017 'fadd' 'add408_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3018 [4/4] (6.43ns)   --->   "%add408_1_7 = fadd i32 %sum2_37, i32 %sum2_54" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3018 'fadd' 'add408_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3019 [4/4] (6.43ns)   --->   "%add408_1_8 = fadd i32 %sum2_38, i32 %sum2_53" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3019 'fadd' 'add408_1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3020 [4/4] (6.43ns)   --->   "%add408_1_9 = fadd i32 %sum2_39, i32 %sum2_52" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3020 'fadd' 'add408_1_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3021 [4/4] (6.43ns)   --->   "%add408_1_s = fadd i32 %sum2_40, i32 %sum2_51" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3021 'fadd' 'add408_1_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3022 [4/4] (6.43ns)   --->   "%add408_1_10 = fadd i32 %sum2_41, i32 %sum2_50" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3022 'fadd' 'add408_1_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3023 [4/4] (6.43ns)   --->   "%add408_1_11 = fadd i32 %sum2_42, i32 %sum2_49" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3023 'fadd' 'add408_1_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3024 [4/4] (6.43ns)   --->   "%add408_1_12 = fadd i32 %sum2_43, i32 %sum2_48" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3024 'fadd' 'add408_1_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3025 [4/4] (6.43ns)   --->   "%add408_1_13 = fadd i32 %sum2_44, i32 %sum2_47" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3025 'fadd' 'add408_1_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3026 [4/4] (6.43ns)   --->   "%add408_1_14 = fadd i32 %sum2_45, i32 %sum2_46" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3026 'fadd' 'add408_1_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3027 [4/4] (6.43ns)   --->   "%add408_2 = fadd i32 %sum2_61, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3027 'fadd' 'add408_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3028 [4/4] (6.43ns)   --->   "%add408_2_1 = fadd i32 %sum2_62, i32 %sum2_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3028 'fadd' 'add408_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3029 [4/4] (6.43ns)   --->   "%add408_2_2 = fadd i32 %sum2_63, i32 %sum2_90" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3029 'fadd' 'add408_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3030 [4/4] (6.43ns)   --->   "%add408_2_3 = fadd i32 %sum2_64, i32 %sum2_89" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3030 'fadd' 'add408_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3031 [4/4] (6.43ns)   --->   "%add408_2_4 = fadd i32 %sum2_65, i32 %sum2_88" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3031 'fadd' 'add408_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3032 [4/4] (6.43ns)   --->   "%add408_2_5 = fadd i32 %sum2_66, i32 %sum2_87" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3032 'fadd' 'add408_2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3033 [4/4] (6.43ns)   --->   "%add408_2_6 = fadd i32 %sum2_67, i32 %sum2_86" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3033 'fadd' 'add408_2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3034 [4/4] (6.43ns)   --->   "%add408_2_7 = fadd i32 %sum2_68, i32 %sum2_85" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3034 'fadd' 'add408_2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3035 [4/4] (6.43ns)   --->   "%add408_2_8 = fadd i32 %sum2_69, i32 %sum2_84" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3035 'fadd' 'add408_2_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3036 [4/4] (6.43ns)   --->   "%add408_2_9 = fadd i32 %sum2_70, i32 %sum2_83" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3036 'fadd' 'add408_2_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3037 [4/4] (6.43ns)   --->   "%add408_2_s = fadd i32 %sum2_71, i32 %sum2_82" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3037 'fadd' 'add408_2_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3038 [4/4] (6.43ns)   --->   "%add408_2_10 = fadd i32 %sum2_72, i32 %sum2_81" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3038 'fadd' 'add408_2_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3039 [4/4] (6.43ns)   --->   "%add408_2_11 = fadd i32 %sum2_73, i32 %sum2_80" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3039 'fadd' 'add408_2_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3040 [4/4] (6.43ns)   --->   "%add408_2_12 = fadd i32 %sum2_74, i32 %sum2_79" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3040 'fadd' 'add408_2_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3041 [4/4] (6.43ns)   --->   "%add408_2_13 = fadd i32 %sum2_75, i32 %sum2_78" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3041 'fadd' 'add408_2_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 3042 [4/4] (6.43ns)   --->   "%add408_2_14 = fadd i32 %sum2_76, i32 %sum2_77" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3042 'fadd' 'add408_2_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 3043 [3/4] (6.43ns)   --->   "%add = fadd i32 %sum2, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3043 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3044 [3/4] (6.43ns)   --->   "%add408_s = fadd i32 %sum2_1, i32 %sum2_29" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3044 'fadd' 'add408_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3045 [3/4] (6.43ns)   --->   "%add408_16 = fadd i32 %sum2_2, i32 %sum2_28" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3045 'fadd' 'add408_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3046 [3/4] (6.43ns)   --->   "%add408_3 = fadd i32 %sum2_3, i32 %sum2_27" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3046 'fadd' 'add408_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3047 [3/4] (6.43ns)   --->   "%add408_4 = fadd i32 %sum2_4, i32 %sum2_26" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3047 'fadd' 'add408_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3048 [3/4] (6.43ns)   --->   "%add408_5 = fadd i32 %sum2_5, i32 %sum2_25" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3048 'fadd' 'add408_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3049 [3/4] (6.43ns)   --->   "%add408_6 = fadd i32 %sum2_6, i32 %sum2_24" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3049 'fadd' 'add408_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3050 [3/4] (6.43ns)   --->   "%add408_7 = fadd i32 %sum2_7, i32 %sum2_23" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3050 'fadd' 'add408_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3051 [3/4] (6.43ns)   --->   "%add408_8 = fadd i32 %sum2_8, i32 %sum2_22" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3051 'fadd' 'add408_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3052 [3/4] (6.43ns)   --->   "%add408_9 = fadd i32 %sum2_9, i32 %sum2_21" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3052 'fadd' 'add408_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3053 [3/4] (6.43ns)   --->   "%add408_10 = fadd i32 %sum2_s, i32 %sum2_20" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3053 'fadd' 'add408_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3054 [3/4] (6.43ns)   --->   "%add408_11 = fadd i32 %sum2_10, i32 %sum2_19" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3054 'fadd' 'add408_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3055 [3/4] (6.43ns)   --->   "%add408_12 = fadd i32 %sum2_11, i32 %sum2_18" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3055 'fadd' 'add408_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3056 [3/4] (6.43ns)   --->   "%add408_13 = fadd i32 %sum2_12, i32 %sum2_17" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3056 'fadd' 'add408_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3057 [3/4] (6.43ns)   --->   "%add408_14 = fadd i32 %sum2_13, i32 %sum2_16" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3057 'fadd' 'add408_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3058 [3/4] (6.43ns)   --->   "%add408_15 = fadd i32 %sum2_14, i32 %sum2_15" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3058 'fadd' 'add408_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3059 [3/4] (6.43ns)   --->   "%add408_1 = fadd i32 %sum2_30, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3059 'fadd' 'add408_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3060 [3/4] (6.43ns)   --->   "%add408_1_1 = fadd i32 %sum2_31, i32 %sum2_60" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3060 'fadd' 'add408_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3061 [3/4] (6.43ns)   --->   "%add408_1_2 = fadd i32 %sum2_32, i32 %sum2_59" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3061 'fadd' 'add408_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3062 [3/4] (6.43ns)   --->   "%add408_1_3 = fadd i32 %sum2_33, i32 %sum2_58" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3062 'fadd' 'add408_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3063 [3/4] (6.43ns)   --->   "%add408_1_4 = fadd i32 %sum2_34, i32 %sum2_57" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3063 'fadd' 'add408_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3064 [3/4] (6.43ns)   --->   "%add408_1_5 = fadd i32 %sum2_35, i32 %sum2_56" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3064 'fadd' 'add408_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3065 [3/4] (6.43ns)   --->   "%add408_1_6 = fadd i32 %sum2_36, i32 %sum2_55" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3065 'fadd' 'add408_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3066 [3/4] (6.43ns)   --->   "%add408_1_7 = fadd i32 %sum2_37, i32 %sum2_54" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3066 'fadd' 'add408_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3067 [3/4] (6.43ns)   --->   "%add408_1_8 = fadd i32 %sum2_38, i32 %sum2_53" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3067 'fadd' 'add408_1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3068 [3/4] (6.43ns)   --->   "%add408_1_9 = fadd i32 %sum2_39, i32 %sum2_52" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3068 'fadd' 'add408_1_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3069 [3/4] (6.43ns)   --->   "%add408_1_s = fadd i32 %sum2_40, i32 %sum2_51" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3069 'fadd' 'add408_1_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3070 [3/4] (6.43ns)   --->   "%add408_1_10 = fadd i32 %sum2_41, i32 %sum2_50" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3070 'fadd' 'add408_1_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3071 [3/4] (6.43ns)   --->   "%add408_1_11 = fadd i32 %sum2_42, i32 %sum2_49" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3071 'fadd' 'add408_1_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3072 [3/4] (6.43ns)   --->   "%add408_1_12 = fadd i32 %sum2_43, i32 %sum2_48" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3072 'fadd' 'add408_1_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3073 [3/4] (6.43ns)   --->   "%add408_1_13 = fadd i32 %sum2_44, i32 %sum2_47" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3073 'fadd' 'add408_1_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3074 [3/4] (6.43ns)   --->   "%add408_1_14 = fadd i32 %sum2_45, i32 %sum2_46" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3074 'fadd' 'add408_1_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3075 [3/4] (6.43ns)   --->   "%add408_2 = fadd i32 %sum2_61, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3075 'fadd' 'add408_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3076 [3/4] (6.43ns)   --->   "%add408_2_1 = fadd i32 %sum2_62, i32 %sum2_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3076 'fadd' 'add408_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3077 [3/4] (6.43ns)   --->   "%add408_2_2 = fadd i32 %sum2_63, i32 %sum2_90" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3077 'fadd' 'add408_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3078 [3/4] (6.43ns)   --->   "%add408_2_3 = fadd i32 %sum2_64, i32 %sum2_89" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3078 'fadd' 'add408_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3079 [3/4] (6.43ns)   --->   "%add408_2_4 = fadd i32 %sum2_65, i32 %sum2_88" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3079 'fadd' 'add408_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3080 [3/4] (6.43ns)   --->   "%add408_2_5 = fadd i32 %sum2_66, i32 %sum2_87" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3080 'fadd' 'add408_2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3081 [3/4] (6.43ns)   --->   "%add408_2_6 = fadd i32 %sum2_67, i32 %sum2_86" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3081 'fadd' 'add408_2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3082 [3/4] (6.43ns)   --->   "%add408_2_7 = fadd i32 %sum2_68, i32 %sum2_85" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3082 'fadd' 'add408_2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3083 [3/4] (6.43ns)   --->   "%add408_2_8 = fadd i32 %sum2_69, i32 %sum2_84" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3083 'fadd' 'add408_2_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3084 [3/4] (6.43ns)   --->   "%add408_2_9 = fadd i32 %sum2_70, i32 %sum2_83" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3084 'fadd' 'add408_2_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3085 [3/4] (6.43ns)   --->   "%add408_2_s = fadd i32 %sum2_71, i32 %sum2_82" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3085 'fadd' 'add408_2_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3086 [3/4] (6.43ns)   --->   "%add408_2_10 = fadd i32 %sum2_72, i32 %sum2_81" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3086 'fadd' 'add408_2_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3087 [3/4] (6.43ns)   --->   "%add408_2_11 = fadd i32 %sum2_73, i32 %sum2_80" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3087 'fadd' 'add408_2_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3088 [3/4] (6.43ns)   --->   "%add408_2_12 = fadd i32 %sum2_74, i32 %sum2_79" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3088 'fadd' 'add408_2_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3089 [3/4] (6.43ns)   --->   "%add408_2_13 = fadd i32 %sum2_75, i32 %sum2_78" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3089 'fadd' 'add408_2_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3090 [3/4] (6.43ns)   --->   "%add408_2_14 = fadd i32 %sum2_76, i32 %sum2_77" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3090 'fadd' 'add408_2_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 3091 [2/4] (6.43ns)   --->   "%add = fadd i32 %sum2, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3091 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3092 [2/4] (6.43ns)   --->   "%add408_s = fadd i32 %sum2_1, i32 %sum2_29" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3092 'fadd' 'add408_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3093 [2/4] (6.43ns)   --->   "%add408_16 = fadd i32 %sum2_2, i32 %sum2_28" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3093 'fadd' 'add408_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3094 [2/4] (6.43ns)   --->   "%add408_3 = fadd i32 %sum2_3, i32 %sum2_27" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3094 'fadd' 'add408_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3095 [2/4] (6.43ns)   --->   "%add408_4 = fadd i32 %sum2_4, i32 %sum2_26" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3095 'fadd' 'add408_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3096 [2/4] (6.43ns)   --->   "%add408_5 = fadd i32 %sum2_5, i32 %sum2_25" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3096 'fadd' 'add408_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3097 [2/4] (6.43ns)   --->   "%add408_6 = fadd i32 %sum2_6, i32 %sum2_24" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3097 'fadd' 'add408_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3098 [2/4] (6.43ns)   --->   "%add408_7 = fadd i32 %sum2_7, i32 %sum2_23" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3098 'fadd' 'add408_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3099 [2/4] (6.43ns)   --->   "%add408_8 = fadd i32 %sum2_8, i32 %sum2_22" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3099 'fadd' 'add408_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3100 [2/4] (6.43ns)   --->   "%add408_9 = fadd i32 %sum2_9, i32 %sum2_21" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3100 'fadd' 'add408_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3101 [2/4] (6.43ns)   --->   "%add408_10 = fadd i32 %sum2_s, i32 %sum2_20" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3101 'fadd' 'add408_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3102 [2/4] (6.43ns)   --->   "%add408_11 = fadd i32 %sum2_10, i32 %sum2_19" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3102 'fadd' 'add408_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3103 [2/4] (6.43ns)   --->   "%add408_12 = fadd i32 %sum2_11, i32 %sum2_18" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3103 'fadd' 'add408_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3104 [2/4] (6.43ns)   --->   "%add408_13 = fadd i32 %sum2_12, i32 %sum2_17" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3104 'fadd' 'add408_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3105 [2/4] (6.43ns)   --->   "%add408_14 = fadd i32 %sum2_13, i32 %sum2_16" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3105 'fadd' 'add408_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3106 [2/4] (6.43ns)   --->   "%add408_15 = fadd i32 %sum2_14, i32 %sum2_15" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3106 'fadd' 'add408_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3107 [2/4] (6.43ns)   --->   "%add408_1 = fadd i32 %sum2_30, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3107 'fadd' 'add408_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3108 [2/4] (6.43ns)   --->   "%add408_1_1 = fadd i32 %sum2_31, i32 %sum2_60" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3108 'fadd' 'add408_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3109 [2/4] (6.43ns)   --->   "%add408_1_2 = fadd i32 %sum2_32, i32 %sum2_59" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3109 'fadd' 'add408_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3110 [2/4] (6.43ns)   --->   "%add408_1_3 = fadd i32 %sum2_33, i32 %sum2_58" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3110 'fadd' 'add408_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3111 [2/4] (6.43ns)   --->   "%add408_1_4 = fadd i32 %sum2_34, i32 %sum2_57" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3111 'fadd' 'add408_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3112 [2/4] (6.43ns)   --->   "%add408_1_5 = fadd i32 %sum2_35, i32 %sum2_56" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3112 'fadd' 'add408_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3113 [2/4] (6.43ns)   --->   "%add408_1_6 = fadd i32 %sum2_36, i32 %sum2_55" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3113 'fadd' 'add408_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3114 [2/4] (6.43ns)   --->   "%add408_1_7 = fadd i32 %sum2_37, i32 %sum2_54" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3114 'fadd' 'add408_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3115 [2/4] (6.43ns)   --->   "%add408_1_8 = fadd i32 %sum2_38, i32 %sum2_53" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3115 'fadd' 'add408_1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3116 [2/4] (6.43ns)   --->   "%add408_1_9 = fadd i32 %sum2_39, i32 %sum2_52" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3116 'fadd' 'add408_1_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3117 [2/4] (6.43ns)   --->   "%add408_1_s = fadd i32 %sum2_40, i32 %sum2_51" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3117 'fadd' 'add408_1_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3118 [2/4] (6.43ns)   --->   "%add408_1_10 = fadd i32 %sum2_41, i32 %sum2_50" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3118 'fadd' 'add408_1_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3119 [2/4] (6.43ns)   --->   "%add408_1_11 = fadd i32 %sum2_42, i32 %sum2_49" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3119 'fadd' 'add408_1_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3120 [2/4] (6.43ns)   --->   "%add408_1_12 = fadd i32 %sum2_43, i32 %sum2_48" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3120 'fadd' 'add408_1_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3121 [2/4] (6.43ns)   --->   "%add408_1_13 = fadd i32 %sum2_44, i32 %sum2_47" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3121 'fadd' 'add408_1_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3122 [2/4] (6.43ns)   --->   "%add408_1_14 = fadd i32 %sum2_45, i32 %sum2_46" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3122 'fadd' 'add408_1_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3123 [2/4] (6.43ns)   --->   "%add408_2 = fadd i32 %sum2_61, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3123 'fadd' 'add408_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3124 [2/4] (6.43ns)   --->   "%add408_2_1 = fadd i32 %sum2_62, i32 %sum2_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3124 'fadd' 'add408_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3125 [2/4] (6.43ns)   --->   "%add408_2_2 = fadd i32 %sum2_63, i32 %sum2_90" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3125 'fadd' 'add408_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3126 [2/4] (6.43ns)   --->   "%add408_2_3 = fadd i32 %sum2_64, i32 %sum2_89" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3126 'fadd' 'add408_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3127 [2/4] (6.43ns)   --->   "%add408_2_4 = fadd i32 %sum2_65, i32 %sum2_88" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3127 'fadd' 'add408_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3128 [2/4] (6.43ns)   --->   "%add408_2_5 = fadd i32 %sum2_66, i32 %sum2_87" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3128 'fadd' 'add408_2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3129 [2/4] (6.43ns)   --->   "%add408_2_6 = fadd i32 %sum2_67, i32 %sum2_86" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3129 'fadd' 'add408_2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3130 [2/4] (6.43ns)   --->   "%add408_2_7 = fadd i32 %sum2_68, i32 %sum2_85" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3130 'fadd' 'add408_2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3131 [2/4] (6.43ns)   --->   "%add408_2_8 = fadd i32 %sum2_69, i32 %sum2_84" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3131 'fadd' 'add408_2_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3132 [2/4] (6.43ns)   --->   "%add408_2_9 = fadd i32 %sum2_70, i32 %sum2_83" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3132 'fadd' 'add408_2_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3133 [2/4] (6.43ns)   --->   "%add408_2_s = fadd i32 %sum2_71, i32 %sum2_82" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3133 'fadd' 'add408_2_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3134 [2/4] (6.43ns)   --->   "%add408_2_10 = fadd i32 %sum2_72, i32 %sum2_81" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3134 'fadd' 'add408_2_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3135 [2/4] (6.43ns)   --->   "%add408_2_11 = fadd i32 %sum2_73, i32 %sum2_80" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3135 'fadd' 'add408_2_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3136 [2/4] (6.43ns)   --->   "%add408_2_12 = fadd i32 %sum2_74, i32 %sum2_79" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3136 'fadd' 'add408_2_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3137 [2/4] (6.43ns)   --->   "%add408_2_13 = fadd i32 %sum2_75, i32 %sum2_78" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3137 'fadd' 'add408_2_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 3138 [2/4] (6.43ns)   --->   "%add408_2_14 = fadd i32 %sum2_76, i32 %sum2_77" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3138 'fadd' 'add408_2_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 3139 [1/4] (6.43ns)   --->   "%add = fadd i32 %sum2, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3139 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3140 [1/4] (6.43ns)   --->   "%add408_s = fadd i32 %sum2_1, i32 %sum2_29" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3140 'fadd' 'add408_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3141 [1/4] (6.43ns)   --->   "%add408_16 = fadd i32 %sum2_2, i32 %sum2_28" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3141 'fadd' 'add408_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3142 [1/4] (6.43ns)   --->   "%add408_3 = fadd i32 %sum2_3, i32 %sum2_27" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3142 'fadd' 'add408_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3143 [1/4] (6.43ns)   --->   "%add408_4 = fadd i32 %sum2_4, i32 %sum2_26" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3143 'fadd' 'add408_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3144 [1/4] (6.43ns)   --->   "%add408_5 = fadd i32 %sum2_5, i32 %sum2_25" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3144 'fadd' 'add408_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3145 [1/4] (6.43ns)   --->   "%add408_6 = fadd i32 %sum2_6, i32 %sum2_24" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3145 'fadd' 'add408_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3146 [1/4] (6.43ns)   --->   "%add408_7 = fadd i32 %sum2_7, i32 %sum2_23" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3146 'fadd' 'add408_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3147 [1/4] (6.43ns)   --->   "%add408_8 = fadd i32 %sum2_8, i32 %sum2_22" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3147 'fadd' 'add408_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3148 [1/4] (6.43ns)   --->   "%add408_9 = fadd i32 %sum2_9, i32 %sum2_21" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3148 'fadd' 'add408_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3149 [1/4] (6.43ns)   --->   "%add408_10 = fadd i32 %sum2_s, i32 %sum2_20" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3149 'fadd' 'add408_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3150 [1/4] (6.43ns)   --->   "%add408_11 = fadd i32 %sum2_10, i32 %sum2_19" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3150 'fadd' 'add408_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3151 [1/4] (6.43ns)   --->   "%add408_12 = fadd i32 %sum2_11, i32 %sum2_18" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3151 'fadd' 'add408_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3152 [1/4] (6.43ns)   --->   "%add408_13 = fadd i32 %sum2_12, i32 %sum2_17" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3152 'fadd' 'add408_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3153 [1/4] (6.43ns)   --->   "%add408_14 = fadd i32 %sum2_13, i32 %sum2_16" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3153 'fadd' 'add408_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3154 [1/4] (6.43ns)   --->   "%add408_15 = fadd i32 %sum2_14, i32 %sum2_15" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3154 'fadd' 'add408_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3155 [1/4] (6.43ns)   --->   "%add408_1 = fadd i32 %sum2_30, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3155 'fadd' 'add408_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3156 [1/4] (6.43ns)   --->   "%add408_1_1 = fadd i32 %sum2_31, i32 %sum2_60" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3156 'fadd' 'add408_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3157 [1/4] (6.43ns)   --->   "%add408_1_2 = fadd i32 %sum2_32, i32 %sum2_59" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3157 'fadd' 'add408_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3158 [1/4] (6.43ns)   --->   "%add408_1_3 = fadd i32 %sum2_33, i32 %sum2_58" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3158 'fadd' 'add408_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3159 [1/4] (6.43ns)   --->   "%add408_1_4 = fadd i32 %sum2_34, i32 %sum2_57" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3159 'fadd' 'add408_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3160 [1/4] (6.43ns)   --->   "%add408_1_5 = fadd i32 %sum2_35, i32 %sum2_56" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3160 'fadd' 'add408_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3161 [1/4] (6.43ns)   --->   "%add408_1_6 = fadd i32 %sum2_36, i32 %sum2_55" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3161 'fadd' 'add408_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3162 [1/4] (6.43ns)   --->   "%add408_1_7 = fadd i32 %sum2_37, i32 %sum2_54" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3162 'fadd' 'add408_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3163 [1/4] (6.43ns)   --->   "%add408_1_8 = fadd i32 %sum2_38, i32 %sum2_53" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3163 'fadd' 'add408_1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3164 [1/4] (6.43ns)   --->   "%add408_1_9 = fadd i32 %sum2_39, i32 %sum2_52" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3164 'fadd' 'add408_1_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3165 [1/4] (6.43ns)   --->   "%add408_1_s = fadd i32 %sum2_40, i32 %sum2_51" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3165 'fadd' 'add408_1_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3166 [1/4] (6.43ns)   --->   "%add408_1_10 = fadd i32 %sum2_41, i32 %sum2_50" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3166 'fadd' 'add408_1_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3167 [1/4] (6.43ns)   --->   "%add408_1_11 = fadd i32 %sum2_42, i32 %sum2_49" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3167 'fadd' 'add408_1_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3168 [1/4] (6.43ns)   --->   "%add408_1_12 = fadd i32 %sum2_43, i32 %sum2_48" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3168 'fadd' 'add408_1_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3169 [1/4] (6.43ns)   --->   "%add408_1_13 = fadd i32 %sum2_44, i32 %sum2_47" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3169 'fadd' 'add408_1_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3170 [1/4] (6.43ns)   --->   "%add408_1_14 = fadd i32 %sum2_45, i32 %sum2_46" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3170 'fadd' 'add408_1_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3171 [1/4] (6.43ns)   --->   "%add408_2 = fadd i32 %sum2_61, i32 <undef>" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3171 'fadd' 'add408_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3172 [1/4] (6.43ns)   --->   "%add408_2_1 = fadd i32 %sum2_62, i32 %sum2_91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3172 'fadd' 'add408_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3173 [1/4] (6.43ns)   --->   "%add408_2_2 = fadd i32 %sum2_63, i32 %sum2_90" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3173 'fadd' 'add408_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3174 [1/4] (6.43ns)   --->   "%add408_2_3 = fadd i32 %sum2_64, i32 %sum2_89" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3174 'fadd' 'add408_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3175 [1/4] (6.43ns)   --->   "%add408_2_4 = fadd i32 %sum2_65, i32 %sum2_88" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3175 'fadd' 'add408_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3176 [1/4] (6.43ns)   --->   "%add408_2_5 = fadd i32 %sum2_66, i32 %sum2_87" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3176 'fadd' 'add408_2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3177 [1/4] (6.43ns)   --->   "%add408_2_6 = fadd i32 %sum2_67, i32 %sum2_86" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3177 'fadd' 'add408_2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3178 [1/4] (6.43ns)   --->   "%add408_2_7 = fadd i32 %sum2_68, i32 %sum2_85" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3178 'fadd' 'add408_2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3179 [1/4] (6.43ns)   --->   "%add408_2_8 = fadd i32 %sum2_69, i32 %sum2_84" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3179 'fadd' 'add408_2_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3180 [1/4] (6.43ns)   --->   "%add408_2_9 = fadd i32 %sum2_70, i32 %sum2_83" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3180 'fadd' 'add408_2_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3181 [1/4] (6.43ns)   --->   "%add408_2_s = fadd i32 %sum2_71, i32 %sum2_82" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3181 'fadd' 'add408_2_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3182 [1/4] (6.43ns)   --->   "%add408_2_10 = fadd i32 %sum2_72, i32 %sum2_81" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3182 'fadd' 'add408_2_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3183 [1/4] (6.43ns)   --->   "%add408_2_11 = fadd i32 %sum2_73, i32 %sum2_80" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3183 'fadd' 'add408_2_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3184 [1/4] (6.43ns)   --->   "%add408_2_12 = fadd i32 %sum2_74, i32 %sum2_79" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3184 'fadd' 'add408_2_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3185 [1/4] (6.43ns)   --->   "%add408_2_13 = fadd i32 %sum2_75, i32 %sum2_78" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3185 'fadd' 'add408_2_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 3186 [1/4] (6.43ns)   --->   "%add408_2_14 = fadd i32 %sum2_76, i32 %sum2_77" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241]   --->   Operation 3186 'fadd' 'add408_2_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 3187 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %add, i32 %add408_15" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3187 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3188 [4/4] (6.43ns)   --->   "%add430_s = fadd i32 %add408_s, i32 %add408_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3188 'fadd' 'add430_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3189 [4/4] (6.43ns)   --->   "%add430_8 = fadd i32 %add408_16, i32 %add408_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3189 'fadd' 'add430_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3190 [4/4] (6.43ns)   --->   "%add430_3 = fadd i32 %add408_3, i32 %add408_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3190 'fadd' 'add430_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3191 [4/4] (6.43ns)   --->   "%add430_4 = fadd i32 %add408_4, i32 %add408_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3191 'fadd' 'add430_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3192 [4/4] (6.43ns)   --->   "%add430_5 = fadd i32 %add408_5, i32 %add408_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3192 'fadd' 'add430_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3193 [4/4] (6.43ns)   --->   "%add430_6 = fadd i32 %add408_6, i32 %add408_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3193 'fadd' 'add430_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3194 [4/4] (6.43ns)   --->   "%add430_7 = fadd i32 %add408_7, i32 %add408_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3194 'fadd' 'add430_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3195 [4/4] (6.43ns)   --->   "%add430_1 = fadd i32 %add408_1, i32 %add408_1_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3195 'fadd' 'add430_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3196 [4/4] (6.43ns)   --->   "%add430_1_1 = fadd i32 %add408_1_1, i32 %add408_1_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3196 'fadd' 'add430_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3197 [4/4] (6.43ns)   --->   "%add430_1_2 = fadd i32 %add408_1_2, i32 %add408_1_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3197 'fadd' 'add430_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3198 [4/4] (6.43ns)   --->   "%add430_1_3 = fadd i32 %add408_1_3, i32 %add408_1_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3198 'fadd' 'add430_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3199 [4/4] (6.43ns)   --->   "%add430_1_4 = fadd i32 %add408_1_4, i32 %add408_1_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3199 'fadd' 'add430_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3200 [4/4] (6.43ns)   --->   "%add430_1_5 = fadd i32 %add408_1_5, i32 %add408_1_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3200 'fadd' 'add430_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3201 [4/4] (6.43ns)   --->   "%add430_1_6 = fadd i32 %add408_1_6, i32 %add408_1_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3201 'fadd' 'add430_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3202 [4/4] (6.43ns)   --->   "%add430_1_7 = fadd i32 %add408_1_7, i32 %add408_1_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3202 'fadd' 'add430_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3203 [4/4] (6.43ns)   --->   "%add430_2 = fadd i32 %add408_2, i32 %add408_2_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3203 'fadd' 'add430_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3204 [4/4] (6.43ns)   --->   "%add430_2_1 = fadd i32 %add408_2_1, i32 %add408_2_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3204 'fadd' 'add430_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3205 [4/4] (6.43ns)   --->   "%add430_2_2 = fadd i32 %add408_2_2, i32 %add408_2_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3205 'fadd' 'add430_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3206 [4/4] (6.43ns)   --->   "%add430_2_3 = fadd i32 %add408_2_3, i32 %add408_2_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3206 'fadd' 'add430_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3207 [4/4] (6.43ns)   --->   "%add430_2_4 = fadd i32 %add408_2_4, i32 %add408_2_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3207 'fadd' 'add430_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3208 [4/4] (6.43ns)   --->   "%add430_2_5 = fadd i32 %add408_2_5, i32 %add408_2_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3208 'fadd' 'add430_2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3209 [4/4] (6.43ns)   --->   "%add430_2_6 = fadd i32 %add408_2_6, i32 %add408_2_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3209 'fadd' 'add430_2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 3210 [4/4] (6.43ns)   --->   "%add430_2_7 = fadd i32 %add408_2_7, i32 %add408_2_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3210 'fadd' 'add430_2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 3211 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %add, i32 %add408_15" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3211 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3212 [3/4] (6.43ns)   --->   "%add430_s = fadd i32 %add408_s, i32 %add408_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3212 'fadd' 'add430_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3213 [3/4] (6.43ns)   --->   "%add430_8 = fadd i32 %add408_16, i32 %add408_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3213 'fadd' 'add430_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3214 [3/4] (6.43ns)   --->   "%add430_3 = fadd i32 %add408_3, i32 %add408_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3214 'fadd' 'add430_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3215 [3/4] (6.43ns)   --->   "%add430_4 = fadd i32 %add408_4, i32 %add408_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3215 'fadd' 'add430_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3216 [3/4] (6.43ns)   --->   "%add430_5 = fadd i32 %add408_5, i32 %add408_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3216 'fadd' 'add430_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3217 [3/4] (6.43ns)   --->   "%add430_6 = fadd i32 %add408_6, i32 %add408_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3217 'fadd' 'add430_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3218 [3/4] (6.43ns)   --->   "%add430_7 = fadd i32 %add408_7, i32 %add408_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3218 'fadd' 'add430_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3219 [3/4] (6.43ns)   --->   "%add430_1 = fadd i32 %add408_1, i32 %add408_1_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3219 'fadd' 'add430_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3220 [3/4] (6.43ns)   --->   "%add430_1_1 = fadd i32 %add408_1_1, i32 %add408_1_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3220 'fadd' 'add430_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3221 [3/4] (6.43ns)   --->   "%add430_1_2 = fadd i32 %add408_1_2, i32 %add408_1_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3221 'fadd' 'add430_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3222 [3/4] (6.43ns)   --->   "%add430_1_3 = fadd i32 %add408_1_3, i32 %add408_1_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3222 'fadd' 'add430_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3223 [3/4] (6.43ns)   --->   "%add430_1_4 = fadd i32 %add408_1_4, i32 %add408_1_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3223 'fadd' 'add430_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3224 [3/4] (6.43ns)   --->   "%add430_1_5 = fadd i32 %add408_1_5, i32 %add408_1_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3224 'fadd' 'add430_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3225 [3/4] (6.43ns)   --->   "%add430_1_6 = fadd i32 %add408_1_6, i32 %add408_1_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3225 'fadd' 'add430_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3226 [3/4] (6.43ns)   --->   "%add430_1_7 = fadd i32 %add408_1_7, i32 %add408_1_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3226 'fadd' 'add430_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3227 [3/4] (6.43ns)   --->   "%add430_2 = fadd i32 %add408_2, i32 %add408_2_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3227 'fadd' 'add430_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3228 [3/4] (6.43ns)   --->   "%add430_2_1 = fadd i32 %add408_2_1, i32 %add408_2_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3228 'fadd' 'add430_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3229 [3/4] (6.43ns)   --->   "%add430_2_2 = fadd i32 %add408_2_2, i32 %add408_2_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3229 'fadd' 'add430_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3230 [3/4] (6.43ns)   --->   "%add430_2_3 = fadd i32 %add408_2_3, i32 %add408_2_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3230 'fadd' 'add430_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3231 [3/4] (6.43ns)   --->   "%add430_2_4 = fadd i32 %add408_2_4, i32 %add408_2_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3231 'fadd' 'add430_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3232 [3/4] (6.43ns)   --->   "%add430_2_5 = fadd i32 %add408_2_5, i32 %add408_2_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3232 'fadd' 'add430_2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3233 [3/4] (6.43ns)   --->   "%add430_2_6 = fadd i32 %add408_2_6, i32 %add408_2_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3233 'fadd' 'add430_2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3234 [3/4] (6.43ns)   --->   "%add430_2_7 = fadd i32 %add408_2_7, i32 %add408_2_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3234 'fadd' 'add430_2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 3235 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %add, i32 %add408_15" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3235 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3236 [2/4] (6.43ns)   --->   "%add430_s = fadd i32 %add408_s, i32 %add408_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3236 'fadd' 'add430_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3237 [2/4] (6.43ns)   --->   "%add430_8 = fadd i32 %add408_16, i32 %add408_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3237 'fadd' 'add430_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3238 [2/4] (6.43ns)   --->   "%add430_3 = fadd i32 %add408_3, i32 %add408_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3238 'fadd' 'add430_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3239 [2/4] (6.43ns)   --->   "%add430_4 = fadd i32 %add408_4, i32 %add408_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3239 'fadd' 'add430_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3240 [2/4] (6.43ns)   --->   "%add430_5 = fadd i32 %add408_5, i32 %add408_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3240 'fadd' 'add430_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3241 [2/4] (6.43ns)   --->   "%add430_6 = fadd i32 %add408_6, i32 %add408_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3241 'fadd' 'add430_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3242 [2/4] (6.43ns)   --->   "%add430_7 = fadd i32 %add408_7, i32 %add408_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3242 'fadd' 'add430_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3243 [2/4] (6.43ns)   --->   "%add430_1 = fadd i32 %add408_1, i32 %add408_1_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3243 'fadd' 'add430_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3244 [2/4] (6.43ns)   --->   "%add430_1_1 = fadd i32 %add408_1_1, i32 %add408_1_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3244 'fadd' 'add430_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3245 [2/4] (6.43ns)   --->   "%add430_1_2 = fadd i32 %add408_1_2, i32 %add408_1_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3245 'fadd' 'add430_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3246 [2/4] (6.43ns)   --->   "%add430_1_3 = fadd i32 %add408_1_3, i32 %add408_1_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3246 'fadd' 'add430_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3247 [2/4] (6.43ns)   --->   "%add430_1_4 = fadd i32 %add408_1_4, i32 %add408_1_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3247 'fadd' 'add430_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3248 [2/4] (6.43ns)   --->   "%add430_1_5 = fadd i32 %add408_1_5, i32 %add408_1_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3248 'fadd' 'add430_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3249 [2/4] (6.43ns)   --->   "%add430_1_6 = fadd i32 %add408_1_6, i32 %add408_1_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3249 'fadd' 'add430_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3250 [2/4] (6.43ns)   --->   "%add430_1_7 = fadd i32 %add408_1_7, i32 %add408_1_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3250 'fadd' 'add430_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3251 [2/4] (6.43ns)   --->   "%add430_2 = fadd i32 %add408_2, i32 %add408_2_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3251 'fadd' 'add430_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3252 [2/4] (6.43ns)   --->   "%add430_2_1 = fadd i32 %add408_2_1, i32 %add408_2_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3252 'fadd' 'add430_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3253 [2/4] (6.43ns)   --->   "%add430_2_2 = fadd i32 %add408_2_2, i32 %add408_2_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3253 'fadd' 'add430_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3254 [2/4] (6.43ns)   --->   "%add430_2_3 = fadd i32 %add408_2_3, i32 %add408_2_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3254 'fadd' 'add430_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3255 [2/4] (6.43ns)   --->   "%add430_2_4 = fadd i32 %add408_2_4, i32 %add408_2_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3255 'fadd' 'add430_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3256 [2/4] (6.43ns)   --->   "%add430_2_5 = fadd i32 %add408_2_5, i32 %add408_2_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3256 'fadd' 'add430_2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3257 [2/4] (6.43ns)   --->   "%add430_2_6 = fadd i32 %add408_2_6, i32 %add408_2_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3257 'fadd' 'add430_2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3258 [2/4] (6.43ns)   --->   "%add430_2_7 = fadd i32 %add408_2_7, i32 %add408_2_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3258 'fadd' 'add430_2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 3259 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %add, i32 %add408_15" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3259 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3260 [1/4] (6.43ns)   --->   "%add430_s = fadd i32 %add408_s, i32 %add408_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3260 'fadd' 'add430_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3261 [1/4] (6.43ns)   --->   "%add430_8 = fadd i32 %add408_16, i32 %add408_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3261 'fadd' 'add430_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3262 [1/4] (6.43ns)   --->   "%add430_3 = fadd i32 %add408_3, i32 %add408_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3262 'fadd' 'add430_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3263 [1/4] (6.43ns)   --->   "%add430_4 = fadd i32 %add408_4, i32 %add408_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3263 'fadd' 'add430_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3264 [1/4] (6.43ns)   --->   "%add430_5 = fadd i32 %add408_5, i32 %add408_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3264 'fadd' 'add430_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3265 [1/4] (6.43ns)   --->   "%add430_6 = fadd i32 %add408_6, i32 %add408_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3265 'fadd' 'add430_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3266 [1/4] (6.43ns)   --->   "%add430_7 = fadd i32 %add408_7, i32 %add408_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3266 'fadd' 'add430_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3267 [1/4] (6.43ns)   --->   "%add430_1 = fadd i32 %add408_1, i32 %add408_1_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3267 'fadd' 'add430_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3268 [1/4] (6.43ns)   --->   "%add430_1_1 = fadd i32 %add408_1_1, i32 %add408_1_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3268 'fadd' 'add430_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3269 [1/4] (6.43ns)   --->   "%add430_1_2 = fadd i32 %add408_1_2, i32 %add408_1_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3269 'fadd' 'add430_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3270 [1/4] (6.43ns)   --->   "%add430_1_3 = fadd i32 %add408_1_3, i32 %add408_1_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3270 'fadd' 'add430_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3271 [1/4] (6.43ns)   --->   "%add430_1_4 = fadd i32 %add408_1_4, i32 %add408_1_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3271 'fadd' 'add430_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3272 [1/4] (6.43ns)   --->   "%add430_1_5 = fadd i32 %add408_1_5, i32 %add408_1_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3272 'fadd' 'add430_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3273 [1/4] (6.43ns)   --->   "%add430_1_6 = fadd i32 %add408_1_6, i32 %add408_1_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3273 'fadd' 'add430_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3274 [1/4] (6.43ns)   --->   "%add430_1_7 = fadd i32 %add408_1_7, i32 %add408_1_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3274 'fadd' 'add430_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3275 [1/4] (6.43ns)   --->   "%add430_2 = fadd i32 %add408_2, i32 %add408_2_14" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3275 'fadd' 'add430_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3276 [1/4] (6.43ns)   --->   "%add430_2_1 = fadd i32 %add408_2_1, i32 %add408_2_13" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3276 'fadd' 'add430_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3277 [1/4] (6.43ns)   --->   "%add430_2_2 = fadd i32 %add408_2_2, i32 %add408_2_12" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3277 'fadd' 'add430_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3278 [1/4] (6.43ns)   --->   "%add430_2_3 = fadd i32 %add408_2_3, i32 %add408_2_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3278 'fadd' 'add430_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3279 [1/4] (6.43ns)   --->   "%add430_2_4 = fadd i32 %add408_2_4, i32 %add408_2_10" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3279 'fadd' 'add430_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3280 [1/4] (6.43ns)   --->   "%add430_2_5 = fadd i32 %add408_2_5, i32 %add408_2_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3280 'fadd' 'add430_2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3281 [1/4] (6.43ns)   --->   "%add430_2_6 = fadd i32 %add408_2_6, i32 %add408_2_9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3281 'fadd' 'add430_2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3282 [1/4] (6.43ns)   --->   "%add430_2_7 = fadd i32 %add408_2_7, i32 %add408_2_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247]   --->   Operation 3282 'fadd' 'add430_2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 3283 [4/4] (6.43ns)   --->   "%add2 = fadd i32 %add1, i32 %add430_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3283 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3284 [4/4] (6.43ns)   --->   "%add452_s = fadd i32 %add430_s, i32 %add430_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3284 'fadd' 'add452_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3285 [4/4] (6.43ns)   --->   "%add452_4 = fadd i32 %add430_8, i32 %add430_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3285 'fadd' 'add452_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3286 [4/4] (6.43ns)   --->   "%add452_3 = fadd i32 %add430_3, i32 %add430_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3286 'fadd' 'add452_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3287 [4/4] (6.43ns)   --->   "%add452_1 = fadd i32 %add430_1, i32 %add430_1_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3287 'fadd' 'add452_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3288 [4/4] (6.43ns)   --->   "%add452_1_1 = fadd i32 %add430_1_1, i32 %add430_1_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3288 'fadd' 'add452_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3289 [4/4] (6.43ns)   --->   "%add452_1_2 = fadd i32 %add430_1_2, i32 %add430_1_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3289 'fadd' 'add452_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3290 [4/4] (6.43ns)   --->   "%add452_1_3 = fadd i32 %add430_1_3, i32 %add430_1_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3290 'fadd' 'add452_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3291 [4/4] (6.43ns)   --->   "%add452_2 = fadd i32 %add430_2, i32 %add430_2_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3291 'fadd' 'add452_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3292 [4/4] (6.43ns)   --->   "%add452_2_1 = fadd i32 %add430_2_1, i32 %add430_2_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3292 'fadd' 'add452_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3293 [4/4] (6.43ns)   --->   "%add452_2_2 = fadd i32 %add430_2_2, i32 %add430_2_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3293 'fadd' 'add452_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3294 [4/4] (6.43ns)   --->   "%add452_2_3 = fadd i32 %add430_2_3, i32 %add430_2_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3294 'fadd' 'add452_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 3295 [3/4] (6.43ns)   --->   "%add2 = fadd i32 %add1, i32 %add430_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3295 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3296 [3/4] (6.43ns)   --->   "%add452_s = fadd i32 %add430_s, i32 %add430_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3296 'fadd' 'add452_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3297 [3/4] (6.43ns)   --->   "%add452_4 = fadd i32 %add430_8, i32 %add430_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3297 'fadd' 'add452_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3298 [3/4] (6.43ns)   --->   "%add452_3 = fadd i32 %add430_3, i32 %add430_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3298 'fadd' 'add452_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3299 [3/4] (6.43ns)   --->   "%add452_1 = fadd i32 %add430_1, i32 %add430_1_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3299 'fadd' 'add452_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3300 [3/4] (6.43ns)   --->   "%add452_1_1 = fadd i32 %add430_1_1, i32 %add430_1_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3300 'fadd' 'add452_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3301 [3/4] (6.43ns)   --->   "%add452_1_2 = fadd i32 %add430_1_2, i32 %add430_1_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3301 'fadd' 'add452_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3302 [3/4] (6.43ns)   --->   "%add452_1_3 = fadd i32 %add430_1_3, i32 %add430_1_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3302 'fadd' 'add452_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3303 [3/4] (6.43ns)   --->   "%add452_2 = fadd i32 %add430_2, i32 %add430_2_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3303 'fadd' 'add452_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3304 [3/4] (6.43ns)   --->   "%add452_2_1 = fadd i32 %add430_2_1, i32 %add430_2_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3304 'fadd' 'add452_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3305 [3/4] (6.43ns)   --->   "%add452_2_2 = fadd i32 %add430_2_2, i32 %add430_2_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3305 'fadd' 'add452_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3306 [3/4] (6.43ns)   --->   "%add452_2_3 = fadd i32 %add430_2_3, i32 %add430_2_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3306 'fadd' 'add452_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 3307 [2/4] (6.43ns)   --->   "%add2 = fadd i32 %add1, i32 %add430_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3307 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3308 [2/4] (6.43ns)   --->   "%add452_s = fadd i32 %add430_s, i32 %add430_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3308 'fadd' 'add452_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3309 [2/4] (6.43ns)   --->   "%add452_4 = fadd i32 %add430_8, i32 %add430_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3309 'fadd' 'add452_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3310 [2/4] (6.43ns)   --->   "%add452_3 = fadd i32 %add430_3, i32 %add430_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3310 'fadd' 'add452_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3311 [2/4] (6.43ns)   --->   "%add452_1 = fadd i32 %add430_1, i32 %add430_1_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3311 'fadd' 'add452_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3312 [2/4] (6.43ns)   --->   "%add452_1_1 = fadd i32 %add430_1_1, i32 %add430_1_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3312 'fadd' 'add452_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3313 [2/4] (6.43ns)   --->   "%add452_1_2 = fadd i32 %add430_1_2, i32 %add430_1_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3313 'fadd' 'add452_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3314 [2/4] (6.43ns)   --->   "%add452_1_3 = fadd i32 %add430_1_3, i32 %add430_1_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3314 'fadd' 'add452_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3315 [2/4] (6.43ns)   --->   "%add452_2 = fadd i32 %add430_2, i32 %add430_2_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3315 'fadd' 'add452_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3316 [2/4] (6.43ns)   --->   "%add452_2_1 = fadd i32 %add430_2_1, i32 %add430_2_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3316 'fadd' 'add452_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3317 [2/4] (6.43ns)   --->   "%add452_2_2 = fadd i32 %add430_2_2, i32 %add430_2_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3317 'fadd' 'add452_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3318 [2/4] (6.43ns)   --->   "%add452_2_3 = fadd i32 %add430_2_3, i32 %add430_2_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3318 'fadd' 'add452_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 3319 [1/4] (6.43ns)   --->   "%add2 = fadd i32 %add1, i32 %add430_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3319 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3320 [1/4] (6.43ns)   --->   "%add452_s = fadd i32 %add430_s, i32 %add430_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3320 'fadd' 'add452_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3321 [1/4] (6.43ns)   --->   "%add452_4 = fadd i32 %add430_8, i32 %add430_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3321 'fadd' 'add452_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3322 [1/4] (6.43ns)   --->   "%add452_3 = fadd i32 %add430_3, i32 %add430_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3322 'fadd' 'add452_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3323 [1/4] (6.43ns)   --->   "%add452_1 = fadd i32 %add430_1, i32 %add430_1_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3323 'fadd' 'add452_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3324 [1/4] (6.43ns)   --->   "%add452_1_1 = fadd i32 %add430_1_1, i32 %add430_1_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3324 'fadd' 'add452_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3325 [1/4] (6.43ns)   --->   "%add452_1_2 = fadd i32 %add430_1_2, i32 %add430_1_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3325 'fadd' 'add452_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3326 [1/4] (6.43ns)   --->   "%add452_1_3 = fadd i32 %add430_1_3, i32 %add430_1_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3326 'fadd' 'add452_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3327 [1/4] (6.43ns)   --->   "%add452_2 = fadd i32 %add430_2, i32 %add430_2_7" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3327 'fadd' 'add452_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3328 [1/4] (6.43ns)   --->   "%add452_2_1 = fadd i32 %add430_2_1, i32 %add430_2_6" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3328 'fadd' 'add452_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3329 [1/4] (6.43ns)   --->   "%add452_2_2 = fadd i32 %add430_2_2, i32 %add430_2_5" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3329 'fadd' 'add452_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3330 [1/4] (6.43ns)   --->   "%add452_2_3 = fadd i32 %add430_2_3, i32 %add430_2_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253]   --->   Operation 3330 'fadd' 'add452_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 3331 [4/4] (6.43ns)   --->   "%add3 = fadd i32 %add2, i32 %add452_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3331 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3332 [4/4] (6.43ns)   --->   "%add474_s = fadd i32 %add452_s, i32 %add452_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3332 'fadd' 'add474_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3333 [4/4] (6.43ns)   --->   "%add474_1 = fadd i32 %add452_1, i32 %add452_1_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3333 'fadd' 'add474_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3334 [4/4] (6.43ns)   --->   "%add474_1_1 = fadd i32 %add452_1_1, i32 %add452_1_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3334 'fadd' 'add474_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3335 [4/4] (6.43ns)   --->   "%add474_2 = fadd i32 %add452_2, i32 %add452_2_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3335 'fadd' 'add474_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3336 [4/4] (6.43ns)   --->   "%add474_2_1 = fadd i32 %add452_2_1, i32 %add452_2_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3336 'fadd' 'add474_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 3337 [3/4] (6.43ns)   --->   "%add3 = fadd i32 %add2, i32 %add452_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3337 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3338 [3/4] (6.43ns)   --->   "%add474_s = fadd i32 %add452_s, i32 %add452_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3338 'fadd' 'add474_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3339 [3/4] (6.43ns)   --->   "%add474_1 = fadd i32 %add452_1, i32 %add452_1_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3339 'fadd' 'add474_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3340 [3/4] (6.43ns)   --->   "%add474_1_1 = fadd i32 %add452_1_1, i32 %add452_1_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3340 'fadd' 'add474_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3341 [3/4] (6.43ns)   --->   "%add474_2 = fadd i32 %add452_2, i32 %add452_2_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3341 'fadd' 'add474_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3342 [3/4] (6.43ns)   --->   "%add474_2_1 = fadd i32 %add452_2_1, i32 %add452_2_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3342 'fadd' 'add474_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 3343 [2/4] (6.43ns)   --->   "%add3 = fadd i32 %add2, i32 %add452_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3343 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3344 [2/4] (6.43ns)   --->   "%add474_s = fadd i32 %add452_s, i32 %add452_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3344 'fadd' 'add474_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3345 [2/4] (6.43ns)   --->   "%add474_1 = fadd i32 %add452_1, i32 %add452_1_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3345 'fadd' 'add474_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3346 [2/4] (6.43ns)   --->   "%add474_1_1 = fadd i32 %add452_1_1, i32 %add452_1_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3346 'fadd' 'add474_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3347 [2/4] (6.43ns)   --->   "%add474_2 = fadd i32 %add452_2, i32 %add452_2_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3347 'fadd' 'add474_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3348 [2/4] (6.43ns)   --->   "%add474_2_1 = fadd i32 %add452_2_1, i32 %add452_2_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3348 'fadd' 'add474_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 3349 [1/4] (6.43ns)   --->   "%add3 = fadd i32 %add2, i32 %add452_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3349 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3350 [1/4] (6.43ns)   --->   "%add474_s = fadd i32 %add452_s, i32 %add452_4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3350 'fadd' 'add474_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3351 [1/4] (6.43ns)   --->   "%add474_1 = fadd i32 %add452_1, i32 %add452_1_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3351 'fadd' 'add474_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3352 [1/4] (6.43ns)   --->   "%add474_1_1 = fadd i32 %add452_1_1, i32 %add452_1_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3352 'fadd' 'add474_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3353 [1/4] (6.43ns)   --->   "%add474_2 = fadd i32 %add452_2, i32 %add452_2_3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3353 'fadd' 'add474_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3354 [1/4] (6.43ns)   --->   "%add474_2_1 = fadd i32 %add452_2_1, i32 %add452_2_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259]   --->   Operation 3354 'fadd' 'add474_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 3355 [4/4] (6.43ns)   --->   "%sum7 = fadd i32 %add3, i32 %add474_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261]   --->   Operation 3355 'fadd' 'sum7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3356 [4/4] (6.43ns)   --->   "%sum7_1 = fadd i32 %add474_1, i32 %add474_1_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261]   --->   Operation 3356 'fadd' 'sum7_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3357 [4/4] (6.43ns)   --->   "%sum7_2 = fadd i32 %add474_2, i32 %add474_2_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261]   --->   Operation 3357 'fadd' 'sum7_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 3358 [3/4] (6.43ns)   --->   "%sum7 = fadd i32 %add3, i32 %add474_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261]   --->   Operation 3358 'fadd' 'sum7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3359 [3/4] (6.43ns)   --->   "%sum7_1 = fadd i32 %add474_1, i32 %add474_1_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261]   --->   Operation 3359 'fadd' 'sum7_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3360 [3/4] (6.43ns)   --->   "%sum7_2 = fadd i32 %add474_2, i32 %add474_2_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261]   --->   Operation 3360 'fadd' 'sum7_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 3361 [2/4] (6.43ns)   --->   "%sum7 = fadd i32 %add3, i32 %add474_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261]   --->   Operation 3361 'fadd' 'sum7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3362 [2/4] (6.43ns)   --->   "%sum7_1 = fadd i32 %add474_1, i32 %add474_1_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261]   --->   Operation 3362 'fadd' 'sum7_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3363 [2/4] (6.43ns)   --->   "%sum7_2 = fadd i32 %add474_2, i32 %add474_2_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261]   --->   Operation 3363 'fadd' 'sum7_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 3364 [1/4] (6.43ns)   --->   "%sum7 = fadd i32 %add3, i32 %add474_s" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261]   --->   Operation 3364 'fadd' 'sum7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3365 [1/4] (6.43ns)   --->   "%sum7_1 = fadd i32 %add474_1, i32 %add474_1_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261]   --->   Operation 3365 'fadd' 'sum7_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3366 [1/4] (6.43ns)   --->   "%sum7_2 = fadd i32 %add474_2, i32 %add474_2_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261]   --->   Operation 3366 'fadd' 'sum7_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 3367 [4/4] (6.43ns)   --->   "%add5 = fadd i32 %sum7, i32 0" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262]   --->   Operation 3367 'fadd' 'add5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 3368 [3/4] (6.43ns)   --->   "%add5 = fadd i32 %sum7, i32 0" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262]   --->   Operation 3368 'fadd' 'add5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 3369 [2/4] (6.43ns)   --->   "%add5 = fadd i32 %sum7, i32 0" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262]   --->   Operation 3369 'fadd' 'add5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 3370 [1/4] (6.43ns)   --->   "%add5 = fadd i32 %sum7, i32 0" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262]   --->   Operation 3370 'fadd' 'add5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 3371 [4/4] (6.43ns)   --->   "%add495_1 = fadd i32 %add5, i32 %sum7_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262]   --->   Operation 3371 'fadd' 'add495_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 3372 [3/4] (6.43ns)   --->   "%add495_1 = fadd i32 %add5, i32 %sum7_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262]   --->   Operation 3372 'fadd' 'add495_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 3373 [2/4] (6.43ns)   --->   "%add495_1 = fadd i32 %add5, i32 %sum7_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262]   --->   Operation 3373 'fadd' 'add495_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 3374 [1/4] (6.43ns)   --->   "%add495_1 = fadd i32 %add5, i32 %sum7_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262]   --->   Operation 3374 'fadd' 'add495_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 3375 [4/4] (6.43ns)   --->   "%filter_out = fadd i32 %add495_1, i32 %sum7_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262]   --->   Operation 3375 'fadd' 'filter_out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 3376 [3/4] (6.43ns)   --->   "%filter_out = fadd i32 %add495_1, i32 %sum7_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262]   --->   Operation 3376 'fadd' 'filter_out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 3377 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i7 %batch_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212]   --->   Operation 3377 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3378 [2/4] (6.43ns)   --->   "%filter_out = fadd i32 %add495_1, i32 %sum7_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262]   --->   Operation 3378 'fadd' 'filter_out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3379 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr i32 %bias, i64 0, i64 %zext_ln212" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267]   --->   Operation 3379 'getelementptr' 'bias_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3380 [2/2] (1.23ns)   --->   "%bias_load = load i7 %bias_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267]   --->   Operation 3380 'load' 'bias_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 3381 [1/4] (6.43ns)   --->   "%filter_out = fadd i32 %add495_1, i32 %sum7_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262]   --->   Operation 3381 'fadd' 'filter_out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3382 [1/2] ( I:1.23ns O:1.23ns )   --->   "%bias_load = load i7 %bias_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267]   --->   Operation 3382 'load' 'bias_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 3383 [4/4] (6.43ns)   --->   "%out = fadd i32 %filter_out, i32 %bias_load" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267]   --->   Operation 3383 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 3384 [3/4] (6.43ns)   --->   "%out = fadd i32 %filter_out, i32 %bias_load" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267]   --->   Operation 3384 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 3385 [2/4] (6.43ns)   --->   "%out = fadd i32 %filter_out, i32 %bias_load" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267]   --->   Operation 3385 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 3386 [1/4] (6.43ns)   --->   "%out = fadd i32 %filter_out, i32 %bias_load" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267]   --->   Operation 3386 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.78>
ST_49 : Operation 3387 [1/1] (0.00ns)   --->   "%phi_mul33_load = load i19 %phi_mul33" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3387 'load' 'phi_mul33_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3388 [2/2] (2.78ns)   --->   "%tmp_363 = fcmp_ogt  i32 %out, i32 0" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270]   --->   Operation 3388 'fcmp' 'tmp_363' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3389 [1/1] (0.88ns)   --->   "%add_ln274_3 = add i19 %phi_mul33_load, i19 3025" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3389 'add' 'add_ln274_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln274_2 = add i19 %p_cast26_cast, i19 %phi_mul33_load" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3390 'add' 'add_ln274_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3391 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln274 = add i19 %add_ln274_2, i19 %zext_ln58_cast" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3391 'add' 'add_ln274' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 3392 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i19.i2, i19 %add_ln274, i2 0" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3392 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3393 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i21 %shl_ln3" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3393 'zext' 'zext_ln274' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3394 [1/1] (1.08ns)   --->   "%add_ln274_1 = add i64 %zext_ln274, i64 %out_img_read" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3394 'add' 'add_ln274_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3395 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln274_1, i32 2, i32 63" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3395 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3396 [1/1] (0.00ns)   --->   "%p_cast28_cast = sext i62 %p_cast1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3396 'sext' 'p_cast28_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3397 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast28_cast" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3397 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 3398 [1/1] (0.42ns)   --->   "%store_ln274 = store i19 %add_ln274_3, i19 %phi_mul33" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3398 'store' 'store_ln274' <Predicate = true> <Delay = 0.42>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 3399 [1/1] (0.00ns)   --->   "%bitcast_ln270 = bitcast i32 %out" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270]   --->   Operation 3399 'bitcast' 'bitcast_ln270' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3400 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln270, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270]   --->   Operation 3400 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3401 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i32 %bitcast_ln270" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270]   --->   Operation 3401 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 3402 [1/1] (0.76ns)   --->   "%icmp_ln270 = icmp_ne  i8 %tmp, i8 255" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270]   --->   Operation 3402 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3403 [1/1] (0.92ns)   --->   "%icmp_ln270_1 = icmp_eq  i23 %trunc_ln270, i23 0" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270]   --->   Operation 3403 'icmp' 'icmp_ln270_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%or_ln270 = or i1 %icmp_ln270_1, i1 %icmp_ln270" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270]   --->   Operation 3404 'or' 'or_ln270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3405 [1/2] (2.78ns)   --->   "%tmp_363 = fcmp_ogt  i32 %out, i32 0" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270]   --->   Operation 3405 'fcmp' 'tmp_363' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln270 = and i1 %or_ln270, i1 %tmp_363" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270]   --->   Operation 3406 'and' 'and_ln270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3407 [1/1] (0.44ns) (out node of the LUT)   --->   "%empty = select i1 %and_ln270, i32 %bitcast_ln270, i32 0" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270]   --->   Operation 3407 'select' 'empty' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 3408 [1/1] (7.30ns)   --->   "%gmem_addr_17_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3408 'writereq' 'gmem_addr_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 3409 [1/1] (7.30ns)   --->   "%write_ln274 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %empty, i4 15" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3409 'write' 'write_ln274' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 3410 [5/5] (7.30ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3410 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 3411 [4/5] (7.30ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3411 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 3412 [3/5] (7.30ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3412 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 3413 [2/5] (7.30ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3413 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 3419 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 3419 'ret' 'ret_ln0' <Predicate = (icmp_ln212)> <Delay = 0.42>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 3414 [1/1] (0.00ns)   --->   "%specpipeline_ln214 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:214]   --->   Operation 3414 'specpipeline' 'specpipeline_ln214' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 3415 [1/1] (0.00ns)   --->   "%speclooptripcount_ln212 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 96, i64 96, i64 96" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212]   --->   Operation 3415 'speclooptripcount' 'speclooptripcount_ln212' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 3416 [1/1] (0.00ns)   --->   "%specloopname_ln212 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212]   --->   Operation 3416 'specloopname' 'specloopname_ln212' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 3417 [1/5] (7.30ns)   --->   "%gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274]   --->   Operation 3417 'writeresp' 'gmem_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 3418 [1/1] (0.00ns)   --->   "%br_ln212 = br void %VITIS_LOOP_216_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212]   --->   Operation 3418 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.627ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln212', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212) of constant 0 on local variable 'batch', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212 [740]  (0.427 ns)
	'load' operation 7 bit ('batch', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212) on local variable 'batch', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212 [744]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln212', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212) [746]  (0.773 ns)
	'store' operation 0 bit ('store_ln212', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212) of variable 'add_ln212', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212 on local variable 'batch', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212 [1877]  (0.427 ns)

 <State 2>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('lm', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223) [756]  (7.016 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('lm', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223) [756]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('lm', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223) [756]  (7.016 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230) [997]  (6.437 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230) [997]  (6.437 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230) [997]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:230) [997]  (6.437 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum2', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236) [1058]  (6.437 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum2', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236) [1058]  (6.437 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum2', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236) [1058]  (6.437 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum2', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:236) [1058]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241) [1089]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241) [1089]  (6.437 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241) [1089]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:241) [1089]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247) [1105]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247) [1105]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247) [1105]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:247) [1105]  (6.437 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253) [1113]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253) [1113]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253) [1113]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add2', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:253) [1113]  (6.437 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259) [1117]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259) [1117]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259) [1117]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add3', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:259) [1117]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum7', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261) [1119]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum7', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261) [1119]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum7', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261) [1119]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum7', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:261) [1119]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262) [1120]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262) [1120]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262) [1120]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262) [1120]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add495_1', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262) [1486]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add495_1', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262) [1486]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add495_1', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262) [1486]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add495_1', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262) [1486]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('filter_out', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262) [1852]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('filter_out', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262) [1852]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('filter_out', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262) [1852]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('filter_out', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:262) [1852]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267) [1855]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267) [1855]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267) [1855]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:267) [1855]  (6.437 ns)

 <State 49>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_363', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:270) [1862]  (2.782 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_17_req', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) [1874]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln274', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) [1875]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_17_resp', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) [1876]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_17_resp', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) [1876]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_17_resp', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) [1876]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_17_resp', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) [1876]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_17_resp', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:274) [1876]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
