#include "platform_conf.h"

#define _2801_BTON_DESIGN_
#define _8821_LPS_ENABLE_SCAN_INTR_
#define _8821A_BTON_DESIGN_
#define _8821A_NEW_UART_DESIGN_
#define _ADD_HCI_MPCIE_USB
#define _ADD_RX_BACKUP_STATUS_INSIDE_BLE_RX_PKT_
#define _BEE_LE_CONFIG_LOWER_STACK_RESOURCE_
#define _BEE_NEW_BLE_HW_DESIGN_
#define _BLUEWIZ_IS_EARLY_TX_TOGGLE
#define _BOOT_32K_SWITCH_40M_
#define _BT_ONLY_
#define _BT4_2_DATA_EXTENSION_FEATURE_SUPPORT_
#define _BT4_2_DATA_EXTENSION_FEATURE_SUPPORT_INFO_
#define _BZ_PARTIAL_ON_RELEASE_RSTN_
#define _CCH_2801_RCP_
#define _CCH_8703B_RCP_
#define _CCH_8723_RCP_
#define _CCH_8821_RCP_
#define _CCH_8821B_TC_RCP_
#define _CCH_8821B_TEST_LE_CONN_LPS
#define _CCH_ADC20M_IONLY_
#define _CCH_IOT_RALINK_
#define _CCH_LPS_
#define _CCH_LPS_USING_STATE_
#define _CCH_LPS_USING_STATE_FAST_
#define _CCH_NO_PAUSE_SCO_
#define _CCH_REMOVE_THERMAL_METER_
#define _CCH_RETENTION_FLOW_FOR_DLPS_
#define _CCH_RETENTION_FLOW_FOR_DLPS_LE_
#define _CCH_RTL8723A_B_CUT
#define _CCH_SNIFF_NEG_TIMEOUT_
#define _CCH_TEST_DISABLE_EIR_BY_VENDOR_CMD
#define _CCH_TPOLL_SCO_PRI_
#define _CHECK_LE_CAM_ACCESS_
#define _CHECK_MINT_SW_TIMER_
#define _CSB_RECEIVER_FOR_BEE
#define _CSB_RECEIVER_GEN_PULSE
#define _CSB_RECEIVER_GEN_PULSE_DBG_LOG
#define _CSB_RX_DBG_LOG
#define _CSB_RX_SKIP_ENABLE
#define _DAPE_8723_RCP_
#define _DAPE_ACL_PRI_HIGHER_THAN_INQ_WHEN_BR
#define _DAPE_AFH_NO_SET_SCORE_LOW_WHEN_NO_RX
#define _DAPE_CLEAR_ACL_RXFIFO_WHEN_EIR_LENGTH_WRONG
#define _DAPE_CORRECT_LE_CONNECTION_CNT
#define _DAPE_DBG_EIR
#define _DAPE_DONT_SUPPORT_EVENT_FILTER
#define _DAPE_EN_8821_MP_LE_SCAN_INTR
#define _DAPE_EN_8821_MP_MODIFY_SLV_SNIFF_TIMEOUT
#define _DAPE_ENABLE_FPGA_GPIO_TRIGGER
#define _DAPE_ENABLE_HW_FIXED_BUGS
#define _DAPE_ENABLE_TX_CMD_EVERY_AN_PROCESS
#define _DAPE_FIX_LE_CONN_UPDATE
#define _DAPE_GET_LE_SLV_ADDR_FROM_HW_WHEN_INIT
#define _DAPE_GET_LE_SLV_ADDR_TYPE_FROM_FW
#define _DAPE_KEEP_SLOT_OFST_SAME_WHEN_CONN_UPDT
#define _DAPE_LE_CE_ENTRY_REPORT_IN_RX_TH_AFTER_2801
#define _DAPE_LE_MULTI_SLAVE_METHOD_2
#define _DAPE_LE_NO_2ND_CONN_UPDT_WHEN_PARA_SAME
#define _DAPE_LOG_ADD_INDEX
#define _DAPE_LONGER_UPDATE_INSTANT_WHEN_SLAVE_LATENCY
#define _DAPE_LOW_DUTY_ADV
#define _DAPE_MOVE_LE_SLAVE_PARAMETER_TO_CAM
#define _DAPE_NEW_HW_AFTER_8821MP
#define _DAPE_NO_BLOCK_LE_BEFORE_SCO
#define _DAPE_NO_BLOCK_LEGACY_WEHN_SLV_EXIT_SNIFF
#define _DAPE_PRINT_MORE_LOG_INFO
#define _DAPE_RST_AFH_MAP_AFTER_DETACH
#define _DAPE_SET_ESCO_RETRY_PRIORITY_HIGHER_WHILE_NO_FULL_BW
#define _DAPE_SKIP_HW_LE_FAKE_UPDT_INTR
#define _DAPE_SUPPORT_CHG_AA_IN_LE_TEST_MODE
#define _DAPE_SUPPORT_LE_NEW_FEATURE
#define _DAPE_SUPPORT_LE_TEST_MODE_TX_RANDOM
#define _DAPE_SUPPORT_LE_TX_PKT_MODE
#define _DAPE_TEST_ALWAYZ_NAK_ESCO_BY_VENDOR_CMD
#define _DAPE_TEST_BOOT_0379_SETTLING_TIME
#define _DAPE_TEST_CHG_LE_UPDT_WIN_OFST_FOR_CSR
#define _DAPE_TEST_DISABLE_AFH_POWER_CTRL_FOR_PING_TEST_BY_VENDOR_CMD
#define _DAPE_TEST_DISABLE_DM1_FOR_CCPT_BY_VENDOR_CMD
#define _DAPE_TEST_DISABLE_EDR_BY_VENDOR_CMD_FOR_BR_PKT
#define _DAPE_TEST_DONT_SEND_ERR_EVENT_TO_HOST
#define _DAPE_TEST_FIX_DMA_HANG
#define _DAPE_TEST_FIX_NO_PAGE_SCAN
#define _DAPE_TEST_LE_CE_EARLY420US
#define _DAPE_TEST_NEW_HW
#define _DAPE_TEST_NEW_HW_BLOCK_ACL_FOR_LE
#define _DAPE_TEST_NEW_HW_INQ_PRIORITY_HIGHER_THAN_ACL
#define _DAPE_TEST_NEW_HW_INQ_RESP_PRIORITY_LOWER_THAN_SCO
#define _DAPE_TEST_NEW_HW_INSTRUCTION
#define _DAPE_TEST_NEW_HW_LE_CONN_STATE_HIGHER_THAN_LEGACY_ACL
#define _DAPE_TEST_NEW_HW_LE_UNCONN_STATE_HIGHER_THAN_LEGACY_UNCONN
#define _DAPE_TEST_NEW_HW_PAGE_RESP_PRIORITY_HIGHER_THAN_SCO
#define _DAPE_TEST_NEW_HW_READ_RSSI_STACK
#define _DAPE_TEST_NEW_HW_SCO_SLV_PRIORITY_HIGHER_THAN_PAGE
#define _DAPE_TEST_NEW_HW_UPDATE_SLAVE_TIMEING_AFTER_HEC
#define _DAPE_TEST_SEND_CONN_UPT_COMPLETE_EVT_WHEN_HOST_REQ
#define _DAPE_TEST_SEND_PTT_REQ_BY_VENDOR_CMD
#define _DAPE_TEST_SEND_ZERO_LEN_PKT_BY_VENDOR_CMD
#define _DAPE_TEST_SET_INVALID_PKT_WHEN_PAGE
#define _DAPE_TEST_SHUTDN_RF_WHEN_RESET
#define _DAPE_TEST_SLOT_OFFSET_FOR_LE
#define _DISABLE_MEM_PREFETCH_
#define _DONT_CARE_SYNC_TRAIN_LENGTH_FOR_BRCM
#define _DONT_INIT_ALLOCATED_MEMORY_FROM_POOL
#define _DONT_RESERVE_ACL_PACKET_FOR_EIR_PKT_
#define _DONT_SUPPORT_OS_SHUTDOWN_
#define _ENABLE_32K_CLK_WAKE_UP_ISR_
#define _ENABLE_BLE_LL_FLOW_CONTROL_
#define _ENABLE_BTON_POWER_SAVING_
#define _ENABLE_LOWER_STACK_
#define _ENABLE_USB_DMA_
#define _ENHANCED_CPU_SLEEP_WITH_GATED_40MHZ_CLK_
#define _FIX_CROSSBAR_ERROR_
#define _FIX_CROSSBAR_ERROR_DEBUG_
#define _FIX_ESCO_RETRANSMIT_PAYLOAD_CONTENT_
#define _FIX_ESCO_RETRANSMIT_PAYLOAD_CONTENT_
#define _FPGA_WITH_RLE0379_RFE_
#define _FRAGMENT_BLE_ACLU_RX_DATA_PACKET_
#define _GPIO_POWER_SEQUENCE_ENABLE
#define _INFINITE_LOOP_PROTECT_
#define _INQ_PAGE_RESP_PRIORITY_HIGHER_THAN_SCO
#define _LE_AVOID_SEND_REDUNDANT_LLC_CTRL_SIG_
#define _LE_NO_TRX_THRESHOLD_INT_FOR_MULTI_CE_OPTION_
#define _LE_SET_SYNC_MF_TH 21
#define _LE_SPEED_UP_HCI_ACL_TX_PKT_HANDLE_
#define _LE_SUPPORT_CSA3_LE_ERRATA_
#define _LPS_BY_NATIVE_CLK_
#define _LPS_FOR_8821_
#define _LPS_MODIFY_XTOL
#define _LPS_STOP_REG_TIMER_
#define _MANUFACTURER_ID_ 0x5d
#define _MODI_LPS_AFTER_RTL8703B_
#define _MODI_LPS_AFTER_RTL8821B_TC_
#define _MODI_SLOT_OFFSET_AFTER_RTL8821B_TC_
#define _MODIFY_LOOPBACK_CODE_
#define _MODIFY_OLD_LOOPBACK_COMMAND_
#define _MOVE_SOME_FW_SRAM_SIGNATURES_TO_BTON_REG_
#define _NEW_8812B_CPU_PLATFORM_
#define _NEW_8821A_RX_AGC_API_
#define _NEW_BTON_DESIGN_AFTER_RTL8703B_TC_
#define _NEW_BTON_DESIGN_AFTER_RTL8821B_TC_
#define _NEW_BZDMA_FROM_V7_
#define _NEW_BZDMA_FROM_V8_
#define _NEW_MODEM_AAGC_SET4_
#define _NEW_MODEM_DESIGN_
#define _NEW_MODEM_DESIGN_AFTER_RTL8703B_
#define _NEW_MODEM_DESIGN_AFTER_RTL8821B_TC_
#define _NEW_MODEM_DESIGN_PHY_SETTING_
#define _NEW_MODEM_PI_ACCESS_
#define _NEW_MODEM_PI_ACCESS_BY_VENDOR_REG_
#define _NEW_MODEM_PSD_SCAN_
#define _NEW_PLATFORM_XB_INTR_EN
#define _OTP_ADD_SYS_INIT_PARAM_
#define _OTP_BTON_GPIO_DEF_
#define _PAUSE_SCO_FOR_LE_CONN
#define _PAUSE_SCO_FOR_LE_SLV
#define _REDUCE_OS_STACK_SIZE_
#define _REMOVE_HCI_PCIE_
#define _REMOVE_UNUSED_FUNCTIONS_
#define _RF_CONFIG_PROTECTION_
#define _ROM_CODE_PATCHED_
#define _ROM_VER_ 1
#define _RTK_8723A_B_CUT_NEW_HCI_VENDOR_CMD_
#define _RTK8723_INTERFACE_INFO_
#define _RTK8723_UART_INIT_
#define _RTSOC_BEE_SPECIFIC_
#define _SCHEDULE_BLE_MISC_PACKET_
#define _SEPARATE_ON_OFF_MEM_FOR_DLPS_
#define _SIMPLIFY_HCI_DATA_RECV_Q_
#define _SUPPORT_CSB_RECEIVER_
#define _SUPPORT_CSB_RECEIVER_ENABLE_EIR_EVENT_MASK
#define _SUPPORT_CSB_RECEIVER_SEND_AN
#define _SUPPORT_EXT_FEATURES_PAGE_2_
#define _SUPPORT_FW_READ_SIE_ONE_BYTE_ADDR
#define _SUPPORT_LENGTH_EXT
#define _SUPPORT_POWERON_ENABLE_LOG_MUX_
#define _SUPPORT_VENDER_READ_PAGE0_
#define _SUPPORT_VENDER_READ_SIE_
#define _TIMER_LPS_MODE_EN_
//#define _TMP_CSB_TEST_RX_BEACON_AFTER_RX_SYNC_TRAIN
#define _UART_BAUD_ESTIMATE_
#define _UART_H5
//#define _UART_H5_FPGA_EFUSE_FORCE
#define _UART_RX_ENABLE_
#define _USE_BTON_WATCHDOG_TIMER_
#define _USE_BTON_WATCHDOG_TIMER_
#define _USE_WATCHDOG_TIMER_
#define _VENDOR_RESET_BB_
#define _YL_IGNORE_UNNECESSARY_ENTERING_PDN_SUS_
#define _YL_LPS
#define _YL_LPS_COMBO_PLATFORM
#define _YL_LPS_ENABLE_DSM_DIFF_CHECK
#define _YL_LPS_NEW_PRG_DSM
#define _YL_LPS_POW_CTRL_INTR_GPIO13_WAKEUP_PROCESS_
#define _YL_MODEM_RSSI_MAPPING
#define _YL_NEW_MODEM_PGA_SETTLINGTIME_
#define _YL_NEW_MODEM_SRAM_DEBUG
#define _YL_RTL8723A_B_CUT
#define _YL_USB_DYNAMIC_LPS_XTAL_EN_
#define BEE_BTON_DESIGN
#define BEE_LPS_FUNCTION
#define BEE_LPS_SOC_FUNCTION
#define BZ_2_1_2
#define BZDMA_DONT_WAIT_RXCMD_COMPLETE
#define COMPILE_AFH_HOP_KERNEL
#define COMPILE_INQ_RES_EVENT_WITH_RSSI
#define COMPILE_RSSI_REPORTING
#define COMPILE_RSSI_REPORTING
#define ENABLE_LOGGER
#define EXCEPTION_REPORT_SUPPORT
#define FIX_LE_HW_NO_BD_ADDR_CHECK
#define LE_AA_SYNC_THRESHOLD 0
#define LE_ACC_CHK2_EN
#define LE_ACC_CHK2_TH32 0xFEFFFFF5
#define LE_ISSUE_INSTR_IN_ORDER_ON_COMPLT
#define LE_MODE_EN
#define LE_SET_AA_OPT_EN
#define LE_SET_AA_OPT_VALUE 0
#define LPS_LOP_SETTING
#define LPS_MODIFY_POW_CTRL_W1C
#define LPS_NEW_CAL_MODE
#define LPS_NEW_CAL_XTOL
#define LPS_NO_WAKEUP_WHEN_NO_SCAN
#define LPS_PROTECT_DSM_BB_ACCESS
#define MINT_BOARD
#define MINT_OS
#define MINT_OS_ARG_CHK_EN 1
#define POWER_SAVE_FEATURE
#define RT_VENDOR_CMDS
#define SUPPORT_BLUETOOTH_SPEC 40
#define TIMER_TICK_10_MSEC
#define USE_DMEM
#define VER_1_2
#define VER_2_0
#define VER_2_1
#define VER_3_0
#define VHCI_DBG_EN
#define _NEW_BZDMA_FROM_V8_PROGRAMMABLE_CONFIG_SETTING_
#define _NEW_BZDMA_BLECMD_PUSH_FLOW_
#define _SPEED_UP_BEE_EFUSE_PARSER_
#define _BEE_LOWER_STACK_REUSE_SW_TIMER_
#define _DAPE_SUPPORT_BT41
#define _DAPE_ADD_TIMER_FOR_LL_PING_PROCEDURE
#define _BT4_2_UPDATE_LL_VERSION_TO_4_2
#define _USE_NEW_LE_HCI_ACL_PACKET_STRUCTURE_
#define _USE_HCIDMA_HCI_BREDR_ACL_TXBUFF_FOR_BLE_
#define _NEW_BZDMA_FROM_V8_CE_MISSING_PROCESS_
#define _MOVE_LL_ADV_REPORT_UNIT_BE_LOCAL_VARIABLE_
#define _REDUCE_OS_SIGNAL_STRUCTURE_
#define _ADD_LLC_HANDLE_START_ENC_RES_ACK_RECD_
#define _EN_NEW_BZDMA_V8_LOG_
//#define _WORKAROUND_BZDMA_HWFW_RPTR_MISMATCH_

#ifdef CONFIG_FPGA

#define _DLPS_FAKE_32K_
#define _UART_H5_FPGA_EFUSE_FORCE
#define LA_DEBUG_PORT_EN

#else /* asic used */

#ifdef CONFIG_DD_SIMULATION_MODE
#define FOR_SIMULATION
#define _DLPS_SIMU_TEST_
#endif

#define _IS_ASIC_
#define _USE_RLE0380_NEW_PHY_FORMAT_
#define _RLE0380_MP_CHIP_
#define _RTL8821A_RF_RXAGC_FORMAT_
#define _USE_RLE0546_RF
#define CONFIG_BEE_B_CUT_MODEM_PARAMETER

#endif /* end of CONFIG_FPGA */
