#ifndef _ALTERA_HPS_SOC_SYSTEM_H_
#define _ALTERA_HPS_SOC_SYSTEM_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'soc_system' in
 * file '../SoC/soc_system.sopcinfo'.
 */

/*
 * This file contains macros for module 'hps_0' and devices
 * connected to the following masters:
 *   h2f_axi_master
 *   h2f_lw_axi_master
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'ILC', class 'interrupt_latency_counter'
 * The macros are prefixed with 'ILC_'.
 * The prefix is the slave descriptor.
 */
#define ILC_COMPONENT_TYPE interrupt_latency_counter
#define ILC_COMPONENT_NAME ILC
#define ILC_BASE 0x0
#define ILC_SPAN 256
#define ILC_END 0xff

/*
 * Macros for device 'fifo_sink_CH_A_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_A_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_A_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_A_IN_CSR_COMPONENT_NAME fifo_sink_CH_A
#define FIFO_SINK_CH_A_IN_CSR_BASE 0x100
#define FIFO_SINK_CH_A_IN_CSR_SPAN 32
#define FIFO_SINK_CH_A_IN_CSR_END 0x11f
#define FIFO_SINK_CH_A_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_A_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_A_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_A_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_A_IN_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_A_IN_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_A_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_A_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_A_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_A_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_A_IN_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_A_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_A_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_A_IN_CSR_USE_IRQ 0
#define FIFO_SINK_CH_A_IN_CSR_USE_PACKET 0
#define FIFO_SINK_CH_A_IN_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_A_IN_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_A_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_A_out_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_A_OUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_A_OUT_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_A_OUT_CSR_COMPONENT_NAME fifo_sink_CH_A
#define FIFO_SINK_CH_A_OUT_CSR_BASE 0x120
#define FIFO_SINK_CH_A_OUT_CSR_SPAN 32
#define FIFO_SINK_CH_A_OUT_CSR_END 0x13f
#define FIFO_SINK_CH_A_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_A_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_A_OUT_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_A_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_A_OUT_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_A_OUT_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_A_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_A_OUT_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_A_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_A_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_A_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_A_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_A_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_A_OUT_CSR_USE_IRQ 0
#define FIFO_SINK_CH_A_OUT_CSR_USE_PACKET 0
#define FIFO_SINK_CH_A_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_A_OUT_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_A_OUT_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'ad9276_spi', class 'altera_avalon_spi'
 * The macros are prefixed with 'AD9276_SPI_'.
 * The prefix is the slave descriptor.
 */
#define AD9276_SPI_COMPONENT_TYPE altera_avalon_spi
#define AD9276_SPI_COMPONENT_NAME ad9276_spi
#define AD9276_SPI_BASE 0x140
#define AD9276_SPI_SPAN 32
#define AD9276_SPI_END 0x15f
#define AD9276_SPI_IRQ 0
#define AD9276_SPI_CLOCKMULT 1
#define AD9276_SPI_CLOCKPHASE 0
#define AD9276_SPI_CLOCKPOLARITY 0
#define AD9276_SPI_CLOCKUNITS "Hz"
#define AD9276_SPI_DATABITS 24
#define AD9276_SPI_DATAWIDTH 32
#define AD9276_SPI_DELAYMULT "1.0E-9"
#define AD9276_SPI_DELAYUNITS "ns"
#define AD9276_SPI_EXTRADELAY 0
#define AD9276_SPI_INSERT_SYNC 0
#define AD9276_SPI_ISMASTER 1
#define AD9276_SPI_LSBFIRST 0
#define AD9276_SPI_NUMSLAVES 1
#define AD9276_SPI_PREFIX "spi_"
#define AD9276_SPI_SYNC_REG_DEPTH 2
#define AD9276_SPI_TARGETCLOCK 4200000
#define AD9276_SPI_TARGETSSDELAY "2000.0"

/*
 * Macros for device 'fifo_sink_CH_H_out_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_H_OUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_H_OUT_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_H_OUT_CSR_COMPONENT_NAME fifo_sink_CH_H
#define FIFO_SINK_CH_H_OUT_CSR_BASE 0x160
#define FIFO_SINK_CH_H_OUT_CSR_SPAN 32
#define FIFO_SINK_CH_H_OUT_CSR_END 0x17f
#define FIFO_SINK_CH_H_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_H_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_H_OUT_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_H_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_H_OUT_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_H_OUT_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_H_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_H_OUT_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_H_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_H_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_H_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_H_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_H_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_H_OUT_CSR_USE_IRQ 0
#define FIFO_SINK_CH_H_OUT_CSR_USE_PACKET 0
#define FIFO_SINK_CH_H_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_H_OUT_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_H_OUT_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_G_out_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_G_OUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_G_OUT_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_G_OUT_CSR_COMPONENT_NAME fifo_sink_CH_G
#define FIFO_SINK_CH_G_OUT_CSR_BASE 0x180
#define FIFO_SINK_CH_G_OUT_CSR_SPAN 32
#define FIFO_SINK_CH_G_OUT_CSR_END 0x19f
#define FIFO_SINK_CH_G_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_G_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_G_OUT_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_G_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_G_OUT_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_G_OUT_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_G_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_G_OUT_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_G_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_G_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_G_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_G_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_G_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_G_OUT_CSR_USE_IRQ 0
#define FIFO_SINK_CH_G_OUT_CSR_USE_PACKET 0
#define FIFO_SINK_CH_G_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_G_OUT_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_G_OUT_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'ADC_START_pulselength', class 'altera_avalon_pio'
 * The macros are prefixed with 'ADC_START_PULSELENGTH_'.
 * The prefix is the slave descriptor.
 */
#define ADC_START_PULSELENGTH_COMPONENT_TYPE altera_avalon_pio
#define ADC_START_PULSELENGTH_COMPONENT_NAME ADC_START_pulselength
#define ADC_START_PULSELENGTH_BASE 0x1a0
#define ADC_START_PULSELENGTH_SPAN 16
#define ADC_START_PULSELENGTH_END 0x1af
#define ADC_START_PULSELENGTH_BIT_CLEARING_EDGE_REGISTER 0
#define ADC_START_PULSELENGTH_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ADC_START_PULSELENGTH_CAPTURE 0
#define ADC_START_PULSELENGTH_DATA_WIDTH 32
#define ADC_START_PULSELENGTH_DO_TEST_BENCH_WIRING 0
#define ADC_START_PULSELENGTH_DRIVEN_SIM_VALUE 0
#define ADC_START_PULSELENGTH_EDGE_TYPE NONE
#define ADC_START_PULSELENGTH_FREQ 50000000
#define ADC_START_PULSELENGTH_HAS_IN 0
#define ADC_START_PULSELENGTH_HAS_OUT 1
#define ADC_START_PULSELENGTH_HAS_TRI 0
#define ADC_START_PULSELENGTH_IRQ_TYPE NONE
#define ADC_START_PULSELENGTH_RESET_VALUE 0

/*
 * Macros for device 'ADC_SAMPLES_PER_ECHO', class 'altera_avalon_pio'
 * The macros are prefixed with 'ADC_SAMPLES_PER_ECHO_'.
 * The prefix is the slave descriptor.
 */
#define ADC_SAMPLES_PER_ECHO_COMPONENT_TYPE altera_avalon_pio
#define ADC_SAMPLES_PER_ECHO_COMPONENT_NAME ADC_SAMPLES_PER_ECHO
#define ADC_SAMPLES_PER_ECHO_BASE 0x1b0
#define ADC_SAMPLES_PER_ECHO_SPAN 16
#define ADC_SAMPLES_PER_ECHO_END 0x1bf
#define ADC_SAMPLES_PER_ECHO_BIT_CLEARING_EDGE_REGISTER 0
#define ADC_SAMPLES_PER_ECHO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ADC_SAMPLES_PER_ECHO_CAPTURE 0
#define ADC_SAMPLES_PER_ECHO_DATA_WIDTH 32
#define ADC_SAMPLES_PER_ECHO_DO_TEST_BENCH_WIRING 0
#define ADC_SAMPLES_PER_ECHO_DRIVEN_SIM_VALUE 0
#define ADC_SAMPLES_PER_ECHO_EDGE_TYPE NONE
#define ADC_SAMPLES_PER_ECHO_FREQ 50000000
#define ADC_SAMPLES_PER_ECHO_HAS_IN 0
#define ADC_SAMPLES_PER_ECHO_HAS_OUT 1
#define ADC_SAMPLES_PER_ECHO_HAS_TRI 0
#define ADC_SAMPLES_PER_ECHO_IRQ_TYPE NONE
#define ADC_SAMPLES_PER_ECHO_RESET_VALUE 0

/*
 * Macros for device 'ADC_INIT_DELAY', class 'altera_avalon_pio'
 * The macros are prefixed with 'ADC_INIT_DELAY_'.
 * The prefix is the slave descriptor.
 */
#define ADC_INIT_DELAY_COMPONENT_TYPE altera_avalon_pio
#define ADC_INIT_DELAY_COMPONENT_NAME ADC_INIT_DELAY
#define ADC_INIT_DELAY_BASE 0x1c0
#define ADC_INIT_DELAY_SPAN 16
#define ADC_INIT_DELAY_END 0x1cf
#define ADC_INIT_DELAY_BIT_CLEARING_EDGE_REGISTER 0
#define ADC_INIT_DELAY_BIT_MODIFYING_OUTPUT_REGISTER 0
#define ADC_INIT_DELAY_CAPTURE 0
#define ADC_INIT_DELAY_DATA_WIDTH 32
#define ADC_INIT_DELAY_DO_TEST_BENCH_WIRING 0
#define ADC_INIT_DELAY_DRIVEN_SIM_VALUE 0
#define ADC_INIT_DELAY_EDGE_TYPE NONE
#define ADC_INIT_DELAY_FREQ 50000000
#define ADC_INIT_DELAY_HAS_IN 0
#define ADC_INIT_DELAY_HAS_OUT 1
#define ADC_INIT_DELAY_HAS_TRI 0
#define ADC_INIT_DELAY_IRQ_TYPE NONE
#define ADC_INIT_DELAY_RESET_VALUE 0

/*
 * Macros for device 'pulse_damp_len', class 'altera_avalon_pio'
 * The macros are prefixed with 'PULSE_DAMP_LEN_'.
 * The prefix is the slave descriptor.
 */
#define PULSE_DAMP_LEN_COMPONENT_TYPE altera_avalon_pio
#define PULSE_DAMP_LEN_COMPONENT_NAME pulse_damp_len
#define PULSE_DAMP_LEN_BASE 0x1d0
#define PULSE_DAMP_LEN_SPAN 16
#define PULSE_DAMP_LEN_END 0x1df
#define PULSE_DAMP_LEN_BIT_CLEARING_EDGE_REGISTER 0
#define PULSE_DAMP_LEN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PULSE_DAMP_LEN_CAPTURE 0
#define PULSE_DAMP_LEN_DATA_WIDTH 8
#define PULSE_DAMP_LEN_DO_TEST_BENCH_WIRING 0
#define PULSE_DAMP_LEN_DRIVEN_SIM_VALUE 0
#define PULSE_DAMP_LEN_EDGE_TYPE NONE
#define PULSE_DAMP_LEN_FREQ 50000000
#define PULSE_DAMP_LEN_HAS_IN 0
#define PULSE_DAMP_LEN_HAS_OUT 1
#define PULSE_DAMP_LEN_HAS_TRI 0
#define PULSE_DAMP_LEN_IRQ_TYPE NONE
#define PULSE_DAMP_LEN_RESET_VALUE 0

/*
 * Macros for device 'general_cnt_in', class 'altera_avalon_pio'
 * The macros are prefixed with 'GENERAL_CNT_IN_'.
 * The prefix is the slave descriptor.
 */
#define GENERAL_CNT_IN_COMPONENT_TYPE altera_avalon_pio
#define GENERAL_CNT_IN_COMPONENT_NAME general_cnt_in
#define GENERAL_CNT_IN_BASE 0x1e0
#define GENERAL_CNT_IN_SPAN 16
#define GENERAL_CNT_IN_END 0x1ef
#define GENERAL_CNT_IN_BIT_CLEARING_EDGE_REGISTER 0
#define GENERAL_CNT_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define GENERAL_CNT_IN_CAPTURE 0
#define GENERAL_CNT_IN_DATA_WIDTH 32
#define GENERAL_CNT_IN_DO_TEST_BENCH_WIRING 0
#define GENERAL_CNT_IN_DRIVEN_SIM_VALUE 0
#define GENERAL_CNT_IN_EDGE_TYPE NONE
#define GENERAL_CNT_IN_FREQ 50000000
#define GENERAL_CNT_IN_HAS_IN 1
#define GENERAL_CNT_IN_HAS_OUT 0
#define GENERAL_CNT_IN_HAS_TRI 0
#define GENERAL_CNT_IN_IRQ_TYPE NONE
#define GENERAL_CNT_IN_RESET_VALUE 0

/*
 * Macros for device 'general_cnt_out', class 'altera_avalon_pio'
 * The macros are prefixed with 'GENERAL_CNT_OUT_'.
 * The prefix is the slave descriptor.
 */
#define GENERAL_CNT_OUT_COMPONENT_TYPE altera_avalon_pio
#define GENERAL_CNT_OUT_COMPONENT_NAME general_cnt_out
#define GENERAL_CNT_OUT_BASE 0x1f0
#define GENERAL_CNT_OUT_SPAN 16
#define GENERAL_CNT_OUT_END 0x1ff
#define GENERAL_CNT_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define GENERAL_CNT_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define GENERAL_CNT_OUT_CAPTURE 0
#define GENERAL_CNT_OUT_DATA_WIDTH 32
#define GENERAL_CNT_OUT_DO_TEST_BENCH_WIRING 0
#define GENERAL_CNT_OUT_DRIVEN_SIM_VALUE 0
#define GENERAL_CNT_OUT_EDGE_TYPE NONE
#define GENERAL_CNT_OUT_FREQ 50000000
#define GENERAL_CNT_OUT_HAS_IN 0
#define GENERAL_CNT_OUT_HAS_OUT 1
#define GENERAL_CNT_OUT_HAS_TRI 0
#define GENERAL_CNT_OUT_IRQ_TYPE NONE
#define GENERAL_CNT_OUT_RESET_VALUE 0

/*
 * Macros for device 'fifo_sink_CH_F_out_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_F_OUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_F_OUT_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_F_OUT_CSR_COMPONENT_NAME fifo_sink_CH_F
#define FIFO_SINK_CH_F_OUT_CSR_BASE 0x200
#define FIFO_SINK_CH_F_OUT_CSR_SPAN 32
#define FIFO_SINK_CH_F_OUT_CSR_END 0x21f
#define FIFO_SINK_CH_F_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_F_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_F_OUT_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_F_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_F_OUT_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_F_OUT_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_F_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_F_OUT_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_F_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_F_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_F_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_F_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_F_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_F_OUT_CSR_USE_IRQ 0
#define FIFO_SINK_CH_F_OUT_CSR_USE_PACKET 0
#define FIFO_SINK_CH_F_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_F_OUT_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_F_OUT_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_E_out_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_E_OUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_E_OUT_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_E_OUT_CSR_COMPONENT_NAME fifo_sink_CH_E
#define FIFO_SINK_CH_E_OUT_CSR_BASE 0x220
#define FIFO_SINK_CH_E_OUT_CSR_SPAN 32
#define FIFO_SINK_CH_E_OUT_CSR_END 0x23f
#define FIFO_SINK_CH_E_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_E_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_E_OUT_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_E_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_E_OUT_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_E_OUT_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_E_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_E_OUT_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_E_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_E_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_E_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_E_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_E_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_E_OUT_CSR_USE_IRQ 0
#define FIFO_SINK_CH_E_OUT_CSR_USE_PACKET 0
#define FIFO_SINK_CH_E_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_E_OUT_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_E_OUT_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_D_out_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_D_OUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_D_OUT_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_D_OUT_CSR_COMPONENT_NAME fifo_sink_CH_D
#define FIFO_SINK_CH_D_OUT_CSR_BASE 0x240
#define FIFO_SINK_CH_D_OUT_CSR_SPAN 32
#define FIFO_SINK_CH_D_OUT_CSR_END 0x25f
#define FIFO_SINK_CH_D_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_D_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_D_OUT_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_D_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_D_OUT_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_D_OUT_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_D_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_D_OUT_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_D_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_D_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_D_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_D_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_D_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_D_OUT_CSR_USE_IRQ 0
#define FIFO_SINK_CH_D_OUT_CSR_USE_PACKET 0
#define FIFO_SINK_CH_D_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_D_OUT_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_D_OUT_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'led_pio', class 'altera_avalon_pio'
 * The macros are prefixed with 'LED_PIO_'.
 * The prefix is the slave descriptor.
 */
#define LED_PIO_COMPONENT_TYPE altera_avalon_pio
#define LED_PIO_COMPONENT_NAME led_pio
#define LED_PIO_BASE 0x260
#define LED_PIO_SPAN 16
#define LED_PIO_END 0x26f
#define LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define LED_PIO_CAPTURE 0
#define LED_PIO_DATA_WIDTH 10
#define LED_PIO_DO_TEST_BENCH_WIRING 0
#define LED_PIO_DRIVEN_SIM_VALUE 0
#define LED_PIO_EDGE_TYPE NONE
#define LED_PIO_FREQ 50000000
#define LED_PIO_HAS_IN 0
#define LED_PIO_HAS_OUT 1
#define LED_PIO_HAS_TRI 0
#define LED_PIO_IRQ_TYPE NONE
#define LED_PIO_RESET_VALUE 0

/*
 * Macros for device 'dipsw_pio', class 'altera_avalon_pio'
 * The macros are prefixed with 'DIPSW_PIO_'.
 * The prefix is the slave descriptor.
 */
#define DIPSW_PIO_COMPONENT_TYPE altera_avalon_pio
#define DIPSW_PIO_COMPONENT_NAME dipsw_pio
#define DIPSW_PIO_BASE 0x270
#define DIPSW_PIO_SPAN 16
#define DIPSW_PIO_END 0x27f
#define DIPSW_PIO_IRQ 0
#define DIPSW_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define DIPSW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DIPSW_PIO_CAPTURE 1
#define DIPSW_PIO_DATA_WIDTH 10
#define DIPSW_PIO_DO_TEST_BENCH_WIRING 0
#define DIPSW_PIO_DRIVEN_SIM_VALUE 0
#define DIPSW_PIO_EDGE_TYPE ANY
#define DIPSW_PIO_FREQ 50000000
#define DIPSW_PIO_HAS_IN 1
#define DIPSW_PIO_HAS_OUT 0
#define DIPSW_PIO_HAS_TRI 0
#define DIPSW_PIO_IRQ_TYPE EDGE
#define DIPSW_PIO_RESET_VALUE 0

/*
 * Macros for device 'button_pio', class 'altera_avalon_pio'
 * The macros are prefixed with 'BUTTON_PIO_'.
 * The prefix is the slave descriptor.
 */
#define BUTTON_PIO_COMPONENT_TYPE altera_avalon_pio
#define BUTTON_PIO_COMPONENT_NAME button_pio
#define BUTTON_PIO_BASE 0x280
#define BUTTON_PIO_SPAN 16
#define BUTTON_PIO_END 0x28f
#define BUTTON_PIO_IRQ 1
#define BUTTON_PIO_BIT_CLEARING_EDGE_REGISTER 1
#define BUTTON_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define BUTTON_PIO_CAPTURE 1
#define BUTTON_PIO_DATA_WIDTH 4
#define BUTTON_PIO_DO_TEST_BENCH_WIRING 0
#define BUTTON_PIO_DRIVEN_SIM_VALUE 0
#define BUTTON_PIO_EDGE_TYPE FALLING
#define BUTTON_PIO_FREQ 50000000
#define BUTTON_PIO_HAS_IN 1
#define BUTTON_PIO_HAS_OUT 0
#define BUTTON_PIO_HAS_TRI 0
#define BUTTON_PIO_IRQ_TYPE EDGE
#define BUTTON_PIO_RESET_VALUE 0

/*
 * Macros for device 'fifo_sink_CH_A_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_A_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_A_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_A_OUT_COMPONENT_NAME fifo_sink_CH_A
#define FIFO_SINK_CH_A_OUT_BASE 0x290
#define FIFO_SINK_CH_A_OUT_SPAN 8
#define FIFO_SINK_CH_A_OUT_END 0x297
#define FIFO_SINK_CH_A_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_A_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_A_OUT_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_A_OUT_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_A_OUT_ERROR_WIDTH 0
#define FIFO_SINK_CH_A_OUT_FIFO_DEPTH 4096
#define FIFO_SINK_CH_A_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_A_OUT_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_A_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_A_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_A_OUT_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_A_OUT_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_A_OUT_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_A_OUT_USE_IRQ 0
#define FIFO_SINK_CH_A_OUT_USE_PACKET 0
#define FIFO_SINK_CH_A_OUT_USE_READ_CONTROL 1
#define FIFO_SINK_CH_A_OUT_USE_REGISTER 0
#define FIFO_SINK_CH_A_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_H_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_H_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_H_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_H_OUT_COMPONENT_NAME fifo_sink_CH_H
#define FIFO_SINK_CH_H_OUT_BASE 0x298
#define FIFO_SINK_CH_H_OUT_SPAN 8
#define FIFO_SINK_CH_H_OUT_END 0x29f
#define FIFO_SINK_CH_H_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_H_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_H_OUT_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_H_OUT_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_H_OUT_ERROR_WIDTH 0
#define FIFO_SINK_CH_H_OUT_FIFO_DEPTH 4096
#define FIFO_SINK_CH_H_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_H_OUT_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_H_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_H_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_H_OUT_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_H_OUT_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_H_OUT_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_H_OUT_USE_IRQ 0
#define FIFO_SINK_CH_H_OUT_USE_PACKET 0
#define FIFO_SINK_CH_H_OUT_USE_READ_CONTROL 1
#define FIFO_SINK_CH_H_OUT_USE_REGISTER 0
#define FIFO_SINK_CH_H_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_C_out_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_C_OUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_C_OUT_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_C_OUT_CSR_COMPONENT_NAME fifo_sink_CH_C
#define FIFO_SINK_CH_C_OUT_CSR_BASE 0x2a0
#define FIFO_SINK_CH_C_OUT_CSR_SPAN 32
#define FIFO_SINK_CH_C_OUT_CSR_END 0x2bf
#define FIFO_SINK_CH_C_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_C_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_C_OUT_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_C_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_C_OUT_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_C_OUT_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_C_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_C_OUT_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_C_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_C_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_C_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_C_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_C_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_C_OUT_CSR_USE_IRQ 0
#define FIFO_SINK_CH_C_OUT_CSR_USE_PACKET 0
#define FIFO_SINK_CH_C_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_C_OUT_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_C_OUT_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_B_out_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_B_OUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_B_OUT_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_B_OUT_CSR_COMPONENT_NAME fifo_sink_CH_B
#define FIFO_SINK_CH_B_OUT_CSR_BASE 0x2c0
#define FIFO_SINK_CH_B_OUT_CSR_SPAN 32
#define FIFO_SINK_CH_B_OUT_CSR_END 0x2df
#define FIFO_SINK_CH_B_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_B_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_B_OUT_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_B_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_B_OUT_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_B_OUT_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_B_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_B_OUT_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_B_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_B_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_B_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_B_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_B_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_B_OUT_CSR_USE_IRQ 0
#define FIFO_SINK_CH_B_OUT_CSR_USE_PACKET 0
#define FIFO_SINK_CH_B_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_B_OUT_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_B_OUT_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_H_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_H_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_H_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_H_IN_CSR_COMPONENT_NAME fifo_sink_CH_H
#define FIFO_SINK_CH_H_IN_CSR_BASE 0x2e0
#define FIFO_SINK_CH_H_IN_CSR_SPAN 32
#define FIFO_SINK_CH_H_IN_CSR_END 0x2ff
#define FIFO_SINK_CH_H_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_H_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_H_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_H_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_H_IN_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_H_IN_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_H_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_H_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_H_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_H_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_H_IN_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_H_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_H_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_H_IN_CSR_USE_IRQ 0
#define FIFO_SINK_CH_H_IN_CSR_USE_PACKET 0
#define FIFO_SINK_CH_H_IN_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_H_IN_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_H_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'pulse_pll_reconfig', class 'altera_pll_reconfig'
 * The macros are prefixed with 'PULSE_PLL_RECONFIG_'.
 * The prefix is the slave descriptor.
 */
#define PULSE_PLL_RECONFIG_COMPONENT_TYPE altera_pll_reconfig
#define PULSE_PLL_RECONFIG_COMPONENT_NAME pulse_pll_reconfig
#define PULSE_PLL_RECONFIG_BASE 0x300
#define PULSE_PLL_RECONFIG_SPAN 256
#define PULSE_PLL_RECONFIG_END 0x3ff

/*
 * Macros for device 'fifo_sink_CH_G_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_G_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_G_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_G_IN_CSR_COMPONENT_NAME fifo_sink_CH_G
#define FIFO_SINK_CH_G_IN_CSR_BASE 0x400
#define FIFO_SINK_CH_G_IN_CSR_SPAN 32
#define FIFO_SINK_CH_G_IN_CSR_END 0x41f
#define FIFO_SINK_CH_G_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_G_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_G_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_G_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_G_IN_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_G_IN_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_G_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_G_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_G_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_G_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_G_IN_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_G_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_G_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_G_IN_CSR_USE_IRQ 0
#define FIFO_SINK_CH_G_IN_CSR_USE_PACKET 0
#define FIFO_SINK_CH_G_IN_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_G_IN_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_G_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_F_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_F_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_F_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_F_IN_CSR_COMPONENT_NAME fifo_sink_CH_F
#define FIFO_SINK_CH_F_IN_CSR_BASE 0x420
#define FIFO_SINK_CH_F_IN_CSR_SPAN 32
#define FIFO_SINK_CH_F_IN_CSR_END 0x43f
#define FIFO_SINK_CH_F_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_F_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_F_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_F_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_F_IN_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_F_IN_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_F_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_F_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_F_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_F_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_F_IN_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_F_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_F_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_F_IN_CSR_USE_IRQ 0
#define FIFO_SINK_CH_F_IN_CSR_USE_PACKET 0
#define FIFO_SINK_CH_F_IN_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_F_IN_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_F_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_E_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_E_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_E_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_E_IN_CSR_COMPONENT_NAME fifo_sink_CH_E
#define FIFO_SINK_CH_E_IN_CSR_BASE 0x440
#define FIFO_SINK_CH_E_IN_CSR_SPAN 32
#define FIFO_SINK_CH_E_IN_CSR_END 0x45f
#define FIFO_SINK_CH_E_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_E_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_E_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_E_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_E_IN_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_E_IN_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_E_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_E_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_E_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_E_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_E_IN_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_E_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_E_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_E_IN_CSR_USE_IRQ 0
#define FIFO_SINK_CH_E_IN_CSR_USE_PACKET 0
#define FIFO_SINK_CH_E_IN_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_E_IN_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_E_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_D_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_D_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_D_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_D_IN_CSR_COMPONENT_NAME fifo_sink_CH_D
#define FIFO_SINK_CH_D_IN_CSR_BASE 0x460
#define FIFO_SINK_CH_D_IN_CSR_SPAN 32
#define FIFO_SINK_CH_D_IN_CSR_END 0x47f
#define FIFO_SINK_CH_D_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_D_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_D_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_D_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_D_IN_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_D_IN_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_D_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_D_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_D_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_D_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_D_IN_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_D_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_D_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_D_IN_CSR_USE_IRQ 0
#define FIFO_SINK_CH_D_IN_CSR_USE_PACKET 0
#define FIFO_SINK_CH_D_IN_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_D_IN_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_D_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_C_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_C_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_C_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_C_IN_CSR_COMPONENT_NAME fifo_sink_CH_C
#define FIFO_SINK_CH_C_IN_CSR_BASE 0x480
#define FIFO_SINK_CH_C_IN_CSR_SPAN 32
#define FIFO_SINK_CH_C_IN_CSR_END 0x49f
#define FIFO_SINK_CH_C_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_C_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_C_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_C_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_C_IN_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_C_IN_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_C_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_C_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_C_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_C_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_C_IN_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_C_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_C_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_C_IN_CSR_USE_IRQ 0
#define FIFO_SINK_CH_C_IN_CSR_USE_PACKET 0
#define FIFO_SINK_CH_C_IN_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_C_IN_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_C_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_B_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_B_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_B_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_B_IN_CSR_COMPONENT_NAME fifo_sink_CH_B
#define FIFO_SINK_CH_B_IN_CSR_BASE 0x4a0
#define FIFO_SINK_CH_B_IN_CSR_SPAN 32
#define FIFO_SINK_CH_B_IN_CSR_END 0x4bf
#define FIFO_SINK_CH_B_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_B_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_B_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_B_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_B_IN_CSR_ERROR_WIDTH 0
#define FIFO_SINK_CH_B_IN_CSR_FIFO_DEPTH 4096
#define FIFO_SINK_CH_B_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_B_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_B_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_B_IN_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_B_IN_CSR_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_B_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_B_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_B_IN_CSR_USE_IRQ 0
#define FIFO_SINK_CH_B_IN_CSR_USE_PACKET 0
#define FIFO_SINK_CH_B_IN_CSR_USE_READ_CONTROL 1
#define FIFO_SINK_CH_B_IN_CSR_USE_REGISTER 0
#define FIFO_SINK_CH_B_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'pulse_tx_len', class 'altera_avalon_pio'
 * The macros are prefixed with 'PULSE_TX_LEN_'.
 * The prefix is the slave descriptor.
 */
#define PULSE_TX_LEN_COMPONENT_TYPE altera_avalon_pio
#define PULSE_TX_LEN_COMPONENT_NAME pulse_tx_len
#define PULSE_TX_LEN_BASE 0x4c0
#define PULSE_TX_LEN_SPAN 16
#define PULSE_TX_LEN_END 0x4cf
#define PULSE_TX_LEN_BIT_CLEARING_EDGE_REGISTER 0
#define PULSE_TX_LEN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PULSE_TX_LEN_CAPTURE 0
#define PULSE_TX_LEN_DATA_WIDTH 8
#define PULSE_TX_LEN_DO_TEST_BENCH_WIRING 0
#define PULSE_TX_LEN_DRIVEN_SIM_VALUE 0
#define PULSE_TX_LEN_EDGE_TYPE NONE
#define PULSE_TX_LEN_FREQ 50000000
#define PULSE_TX_LEN_HAS_IN 0
#define PULSE_TX_LEN_HAS_OUT 1
#define PULSE_TX_LEN_HAS_TRI 0
#define PULSE_TX_LEN_IRQ_TYPE NONE
#define PULSE_TX_LEN_RESET_VALUE 0

/*
 * Macros for device 'pulse_init_delay', class 'altera_avalon_pio'
 * The macros are prefixed with 'PULSE_INIT_DELAY_'.
 * The prefix is the slave descriptor.
 */
#define PULSE_INIT_DELAY_COMPONENT_TYPE altera_avalon_pio
#define PULSE_INIT_DELAY_COMPONENT_NAME pulse_init_delay
#define PULSE_INIT_DELAY_BASE 0x4d0
#define PULSE_INIT_DELAY_SPAN 16
#define PULSE_INIT_DELAY_END 0x4df
#define PULSE_INIT_DELAY_BIT_CLEARING_EDGE_REGISTER 0
#define PULSE_INIT_DELAY_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PULSE_INIT_DELAY_CAPTURE 0
#define PULSE_INIT_DELAY_DATA_WIDTH 8
#define PULSE_INIT_DELAY_DO_TEST_BENCH_WIRING 0
#define PULSE_INIT_DELAY_DRIVEN_SIM_VALUE 0
#define PULSE_INIT_DELAY_EDGE_TYPE NONE
#define PULSE_INIT_DELAY_FREQ 50000000
#define PULSE_INIT_DELAY_HAS_IN 0
#define PULSE_INIT_DELAY_HAS_OUT 1
#define PULSE_INIT_DELAY_HAS_TRI 0
#define PULSE_INIT_DELAY_IRQ_TYPE NONE
#define PULSE_INIT_DELAY_RESET_VALUE 0

/*
 * Macros for device 'fifo_sink_CH_G_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_G_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_G_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_G_OUT_COMPONENT_NAME fifo_sink_CH_G
#define FIFO_SINK_CH_G_OUT_BASE 0x4e0
#define FIFO_SINK_CH_G_OUT_SPAN 8
#define FIFO_SINK_CH_G_OUT_END 0x4e7
#define FIFO_SINK_CH_G_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_G_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_G_OUT_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_G_OUT_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_G_OUT_ERROR_WIDTH 0
#define FIFO_SINK_CH_G_OUT_FIFO_DEPTH 4096
#define FIFO_SINK_CH_G_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_G_OUT_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_G_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_G_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_G_OUT_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_G_OUT_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_G_OUT_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_G_OUT_USE_IRQ 0
#define FIFO_SINK_CH_G_OUT_USE_PACKET 0
#define FIFO_SINK_CH_G_OUT_USE_READ_CONTROL 1
#define FIFO_SINK_CH_G_OUT_USE_REGISTER 0
#define FIFO_SINK_CH_G_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_F_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_F_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_F_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_F_OUT_COMPONENT_NAME fifo_sink_CH_F
#define FIFO_SINK_CH_F_OUT_BASE 0x4e8
#define FIFO_SINK_CH_F_OUT_SPAN 8
#define FIFO_SINK_CH_F_OUT_END 0x4ef
#define FIFO_SINK_CH_F_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_F_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_F_OUT_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_F_OUT_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_F_OUT_ERROR_WIDTH 0
#define FIFO_SINK_CH_F_OUT_FIFO_DEPTH 4096
#define FIFO_SINK_CH_F_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_F_OUT_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_F_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_F_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_F_OUT_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_F_OUT_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_F_OUT_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_F_OUT_USE_IRQ 0
#define FIFO_SINK_CH_F_OUT_USE_PACKET 0
#define FIFO_SINK_CH_F_OUT_USE_READ_CONTROL 1
#define FIFO_SINK_CH_F_OUT_USE_REGISTER 0
#define FIFO_SINK_CH_F_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_E_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_E_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_E_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_E_OUT_COMPONENT_NAME fifo_sink_CH_E
#define FIFO_SINK_CH_E_OUT_BASE 0x4f0
#define FIFO_SINK_CH_E_OUT_SPAN 8
#define FIFO_SINK_CH_E_OUT_END 0x4f7
#define FIFO_SINK_CH_E_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_E_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_E_OUT_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_E_OUT_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_E_OUT_ERROR_WIDTH 0
#define FIFO_SINK_CH_E_OUT_FIFO_DEPTH 4096
#define FIFO_SINK_CH_E_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_E_OUT_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_E_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_E_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_E_OUT_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_E_OUT_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_E_OUT_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_E_OUT_USE_IRQ 0
#define FIFO_SINK_CH_E_OUT_USE_PACKET 0
#define FIFO_SINK_CH_E_OUT_USE_READ_CONTROL 1
#define FIFO_SINK_CH_E_OUT_USE_REGISTER 0
#define FIFO_SINK_CH_E_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_D_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_D_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_D_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_D_OUT_COMPONENT_NAME fifo_sink_CH_D
#define FIFO_SINK_CH_D_OUT_BASE 0x4f8
#define FIFO_SINK_CH_D_OUT_SPAN 8
#define FIFO_SINK_CH_D_OUT_END 0x4ff
#define FIFO_SINK_CH_D_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_D_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_D_OUT_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_D_OUT_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_D_OUT_ERROR_WIDTH 0
#define FIFO_SINK_CH_D_OUT_FIFO_DEPTH 4096
#define FIFO_SINK_CH_D_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_D_OUT_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_D_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_D_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_D_OUT_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_D_OUT_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_D_OUT_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_D_OUT_USE_IRQ 0
#define FIFO_SINK_CH_D_OUT_USE_PACKET 0
#define FIFO_SINK_CH_D_OUT_USE_READ_CONTROL 1
#define FIFO_SINK_CH_D_OUT_USE_REGISTER 0
#define FIFO_SINK_CH_D_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_C_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_C_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_C_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_C_OUT_COMPONENT_NAME fifo_sink_CH_C
#define FIFO_SINK_CH_C_OUT_BASE 0x500
#define FIFO_SINK_CH_C_OUT_SPAN 8
#define FIFO_SINK_CH_C_OUT_END 0x507
#define FIFO_SINK_CH_C_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_C_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_C_OUT_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_C_OUT_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_C_OUT_ERROR_WIDTH 0
#define FIFO_SINK_CH_C_OUT_FIFO_DEPTH 4096
#define FIFO_SINK_CH_C_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_C_OUT_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_C_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_C_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_C_OUT_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_C_OUT_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_C_OUT_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_C_OUT_USE_IRQ 0
#define FIFO_SINK_CH_C_OUT_USE_PACKET 0
#define FIFO_SINK_CH_C_OUT_USE_READ_CONTROL 1
#define FIFO_SINK_CH_C_OUT_USE_REGISTER 0
#define FIFO_SINK_CH_C_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_sink_CH_B_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_SINK_CH_B_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_SINK_CH_B_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_SINK_CH_B_OUT_COMPONENT_NAME fifo_sink_CH_B
#define FIFO_SINK_CH_B_OUT_BASE 0x508
#define FIFO_SINK_CH_B_OUT_SPAN 8
#define FIFO_SINK_CH_B_OUT_END 0x50f
#define FIFO_SINK_CH_B_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_SINK_CH_B_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_SINK_CH_B_OUT_BITS_PER_SYMBOL 16
#define FIFO_SINK_CH_B_OUT_CHANNEL_WIDTH 0
#define FIFO_SINK_CH_B_OUT_ERROR_WIDTH 0
#define FIFO_SINK_CH_B_OUT_FIFO_DEPTH 4096
#define FIFO_SINK_CH_B_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_SINK_CH_B_OUT_SYMBOLS_PER_BEAT 2
#define FIFO_SINK_CH_B_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_SINK_CH_B_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_SINK_CH_B_OUT_USE_AVALONST_SINK 1
#define FIFO_SINK_CH_B_OUT_USE_AVALONST_SOURCE 0
#define FIFO_SINK_CH_B_OUT_USE_BACKPRESSURE 1
#define FIFO_SINK_CH_B_OUT_USE_IRQ 0
#define FIFO_SINK_CH_B_OUT_USE_PACKET 0
#define FIFO_SINK_CH_B_OUT_USE_READ_CONTROL 1
#define FIFO_SINK_CH_B_OUT_USE_REGISTER 0
#define FIFO_SINK_CH_B_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'sysid_qsys', class 'altera_avalon_sysid_qsys'
 * The macros are prefixed with 'SYSID_QSYS_'.
 * The prefix is the slave descriptor.
 */
#define SYSID_QSYS_COMPONENT_TYPE altera_avalon_sysid_qsys
#define SYSID_QSYS_COMPONENT_NAME sysid_qsys
#define SYSID_QSYS_BASE 0x510
#define SYSID_QSYS_SPAN 8
#define SYSID_QSYS_END 0x517
#define SYSID_QSYS_ID 2899645186
#define SYSID_QSYS_TIMESTAMP 1573947529

/*
 * Macros for device 'mux_spi', class 'altera_avalon_spi'
 * The macros are prefixed with 'MUX_SPI_'.
 * The prefix is the slave descriptor.
 */
#define MUX_SPI_COMPONENT_TYPE altera_avalon_spi
#define MUX_SPI_COMPONENT_NAME mux_spi
#define MUX_SPI_BASE 0x520
#define MUX_SPI_SPAN 32
#define MUX_SPI_END 0x53f
#define MUX_SPI_IRQ 1
#define MUX_SPI_CLOCKMULT 1
#define MUX_SPI_CLOCKPHASE 0
#define MUX_SPI_CLOCKPOLARITY 0
#define MUX_SPI_CLOCKUNITS "Hz"
#define MUX_SPI_DATABITS 8
#define MUX_SPI_DATAWIDTH 16
#define MUX_SPI_DELAYMULT "1.0E-9"
#define MUX_SPI_DELAYUNITS "ns"
#define MUX_SPI_EXTRADELAY 0
#define MUX_SPI_INSERT_SYNC 0
#define MUX_SPI_ISMASTER 1
#define MUX_SPI_LSBFIRST 0
#define MUX_SPI_NUMSLAVES 1
#define MUX_SPI_PREFIX "spi_"
#define MUX_SPI_SYNC_REG_DEPTH 2
#define MUX_SPI_TARGETCLOCK 128000
#define MUX_SPI_TARGETSSDELAY "0.0"

/*
 * Macros for device 'jtag_uart', class 'altera_avalon_jtag_uart'
 * The macros are prefixed with 'JTAG_UART_'.
 * The prefix is the slave descriptor.
 */
#define JTAG_UART_COMPONENT_TYPE altera_avalon_jtag_uart
#define JTAG_UART_COMPONENT_NAME jtag_uart
#define JTAG_UART_BASE 0x20000
#define JTAG_UART_SPAN 8
#define JTAG_UART_END 0x20007
#define JTAG_UART_IRQ 2
#define JTAG_UART_READ_DEPTH 64
#define JTAG_UART_READ_THRESHOLD 8
#define JTAG_UART_WRITE_DEPTH 64
#define JTAG_UART_WRITE_THRESHOLD 8


#endif /* _ALTERA_HPS_SOC_SYSTEM_H_ */
