Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec  6 14:36:34 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           64          
TIMING-18  Warning   Missing input or output delay   22          
TIMING-20  Warning   Non-clocked latch               10          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (170)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (16)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (170)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[0]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[10]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[11]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[12]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[13]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[14]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[15]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[1]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[2]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[3]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[4]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[4]/q_reg_replica/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[5]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[6]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[7]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[8]/q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SW_sync[9]/q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -81.572    -5149.558                     64                  990        0.210        0.000                      0                  990        4.500        0.000                       0                   403  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100           -81.572    -5149.558                     64                  990        0.210        0.000                      0                  990        4.500        0.000                       0                   403  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_100                     
(none)                      clk_100       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           64  Failing Endpoints,  Worst Slack      -81.572ns,  Total Violation    -5149.558ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -81.572ns  (required time - arrival time)
  Source:                 SW_sync[13]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/phase_2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        91.597ns  (logic 54.420ns (59.413%)  route 37.177ns (40.587%))
  Logic Levels:           262  (CARRY4=222 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=30 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.557     5.065    SW_sync[13]/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  SW_sync[13]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  SW_sync[13]/q_reg/Q
                         net (fo=7, routed)           0.707     6.228    SW_sync[13]/q_reg_0[0]
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  SW_sync[13]/resolution_reg[8]_i_6/O
                         net (fo=3, routed)           0.833     7.185    SW_sync[0]/resolution_reg[8]_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  SW_sync[0]/resolution_reg[8]_i_2/O
                         net (fo=12, routed)          0.412     7.721    sine_wave/phase_1_reg[7]_i_23_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.845 r  sine_wave/phase_2[3]_i_15/O
                         net (fo=1, routed)           0.000     7.845    sine_wave/phase_2[3]_i_15_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.243 r  sine_wave/phase_2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.243    sine_wave/phase_2_reg[3]_i_14_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  sine_wave/phase_2_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.357    sine_wave/phase_2_reg[7]_i_28_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  sine_wave/phase_2_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.471    sine_wave/phase_2_reg[31]_i_63_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  sine_wave/phase_2_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.585    sine_wave/phase_2_reg[31]_i_52_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  sine_wave/phase_2_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.699    sine_wave/phase_2_reg[31]_i_39_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.033 f  sine_wave/phase_2_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.657     9.690    sine_wave_n_287
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.303     9.993 r  phase_2[15]_i_613/O
                         net (fo=1, routed)           0.000     9.993    phase_2[15]_i_613_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.525 r  phase_2_reg[15]_i_582/CO[3]
                         net (fo=1, routed)           0.000    10.525    phase_2_reg[15]_i_582_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  phase_2_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    10.639    phase_2_reg[15]_i_680_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.878 r  phase_2_reg[15]_i_749/O[2]
                         net (fo=2, routed)           0.579    11.457    phase_24[31]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.302    11.759 r  phase_2[15]_i_767/O
                         net (fo=1, routed)           0.000    11.759    phase_2[15]_i_767_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.291 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    12.291    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.405 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000    12.405    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.562 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900    13.462    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329    13.791 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000    13.791    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.341 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    14.341    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    14.455    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    15.872    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    15.996 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    15.996    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    16.555    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    16.669    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.940 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    17.426    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    17.799 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    17.799    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.332 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    18.332    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.449 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    18.449    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.566 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    18.566    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.723 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    19.458    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    19.790 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    19.790    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.340 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    20.340    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.454 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    20.454    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.568 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    20.568    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.796 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    21.480    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    21.793 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    21.793    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.326 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    22.326    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    22.443    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.560    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    23.904    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    24.028 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    24.028    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.561 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    24.561    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.678 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    24.678    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.795 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.795    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.912 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    24.912    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.166 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    25.975    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    26.342 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    26.342    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.892 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    26.892    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.006 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    27.006    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.120 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.120    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.234 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    27.234    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.391 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    28.276    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.605 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    28.605    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.155 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    29.155    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.269    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    29.383    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    29.497    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.725 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    30.602    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    30.915 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    30.915    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.465 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    31.465    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.579 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    31.579    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.693 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    31.693    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.807 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    31.807    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.921 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    33.116    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    33.240 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    33.240    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.773 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    33.773    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    33.890    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.007    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.124 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.124    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.241 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.241    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.495 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    35.481    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    35.848 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    35.848    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.398 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    36.398    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.512 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    36.512    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.626 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.626    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.740 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    36.740    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.854 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    36.854    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.011 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    37.994    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    38.323 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    38.323    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.873 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    38.873    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.987 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    38.987    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    39.101    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    39.215    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    39.329    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    40.556    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    40.869 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    40.869    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.419 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    41.419    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.533 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.533    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.647 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    41.647    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.761 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    41.770    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.884    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.998 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    43.006    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    43.130 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    43.130    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.680 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.680    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.794 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    43.794    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.908 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    43.908    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    44.022    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.136    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    44.250    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.521 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    45.595    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    45.968 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    45.968    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.518 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    46.518    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    46.641    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.755 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    46.755    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.869 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    46.869    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.983 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    46.983    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.097 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    47.097    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.254 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    48.193    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    48.522 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    48.522    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.055 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    49.055    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.172 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    49.181    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.298    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    49.415    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.532 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    49.532    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.649 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    49.649    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.878 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    50.688    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    50.998 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    50.998    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.531 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    51.540    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    51.657    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.774 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    51.774    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.891 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    51.891    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.008 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.008    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.125 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.125    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.242 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    53.536    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    53.660 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    53.660    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.210 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    54.210    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    54.333    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.447 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    54.447    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.561 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    54.561    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.675 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    54.675    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.789 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.789    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.903 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    54.903    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.174 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    56.072    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    56.445 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    56.445    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.995 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    56.995    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    57.109    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    57.223    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    57.337    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.451    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    57.565    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.679    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    58.912    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    59.241 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    59.241    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.791 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.791    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.905 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    59.905    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.019 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    60.019    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.133 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    60.142    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.256 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    60.256    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.370 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    60.370    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.484 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.484    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.712 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    61.796    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    62.109 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    62.109    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    62.659    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    62.773    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    62.887    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    63.001    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    63.115    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    63.229    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    63.352    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    64.789    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    64.913 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    64.913    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.446 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.446    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    65.563    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.680    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    65.797    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    65.923    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.040 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    66.040    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.157 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    66.157    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.274 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    66.274    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.528 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    67.318    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    67.685 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    67.685    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.218 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    68.218    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.335 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    68.335    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.452 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.452    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.569 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    68.569    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.686 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    68.686    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.803 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    68.803    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.920 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.920    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.037 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    69.037    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.194 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    70.472    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    70.804 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    70.804    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.354 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    71.354    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.468 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    71.468    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.582 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    71.582    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    71.696    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    71.819    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.933 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.933    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.047 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    72.047    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.161 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    72.161    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.318 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    73.383    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    73.712 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    73.712    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.262 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    74.262    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.376 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.376    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.490 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.490    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.604 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.604    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.718 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    74.727    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    74.841    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    74.955    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    75.069    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.226 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    76.393    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    76.722 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    76.722    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.272    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    77.386    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    77.500    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    77.623    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.737 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    77.737    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.851 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    77.851    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.965 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.965    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.079 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    78.079    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.236 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    79.348    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    79.677 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    79.677    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.227 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    80.227    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.341 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.341    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.455 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.455    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.569 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.569    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.683 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    80.692    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.806 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    80.806    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.920 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    80.920    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.034 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    81.034    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.191 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    82.360    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    82.689 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    82.689    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.222 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.222    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.339 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.339    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.456 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.456    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.573 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.573    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.690 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    83.690    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.807 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.807    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.924 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    83.924    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.041 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    84.050    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.207 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    85.320    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    85.652 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    85.652    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.202 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.202    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.316    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.430 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.430    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.544 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.544    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.658 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.658    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.772 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    86.772    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.886 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.886    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.000 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    87.009    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.166 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    88.041    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    88.370 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    88.370    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.903 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.903    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    89.029    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.146    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.263    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.380    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.497 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.497    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.614 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.614    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.731 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.731    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.888 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    91.176    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    91.508 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    91.508    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.041 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.041    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    92.364 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    92.929    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    93.235 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    93.897    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    94.021 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    94.866    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    94.990 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    95.330    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    95.454 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    95.454    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.987 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.987    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.104 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.104    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.221 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.221    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.338 r  sine_wave/phase_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.338    sine_wave/phase_2_reg[27]_i_1_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    96.661 r  sine_wave/phase_2_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    96.661    sine_wave/p_1_in[29]
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.430    14.759    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[29]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)        0.109    15.089    sine_wave/phase_2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -96.661    
  -------------------------------------------------------------------
                         slack                                -81.572    

Slack (VIOLATED) :        -81.564ns  (required time - arrival time)
  Source:                 SW_sync[13]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/phase_2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        91.589ns  (logic 54.412ns (59.409%)  route 37.177ns (40.591%))
  Logic Levels:           262  (CARRY4=222 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=30 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.557     5.065    SW_sync[13]/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  SW_sync[13]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  SW_sync[13]/q_reg/Q
                         net (fo=7, routed)           0.707     6.228    SW_sync[13]/q_reg_0[0]
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  SW_sync[13]/resolution_reg[8]_i_6/O
                         net (fo=3, routed)           0.833     7.185    SW_sync[0]/resolution_reg[8]_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  SW_sync[0]/resolution_reg[8]_i_2/O
                         net (fo=12, routed)          0.412     7.721    sine_wave/phase_1_reg[7]_i_23_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.845 r  sine_wave/phase_2[3]_i_15/O
                         net (fo=1, routed)           0.000     7.845    sine_wave/phase_2[3]_i_15_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.243 r  sine_wave/phase_2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.243    sine_wave/phase_2_reg[3]_i_14_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  sine_wave/phase_2_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.357    sine_wave/phase_2_reg[7]_i_28_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  sine_wave/phase_2_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.471    sine_wave/phase_2_reg[31]_i_63_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  sine_wave/phase_2_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.585    sine_wave/phase_2_reg[31]_i_52_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  sine_wave/phase_2_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.699    sine_wave/phase_2_reg[31]_i_39_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.033 f  sine_wave/phase_2_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.657     9.690    sine_wave_n_287
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.303     9.993 r  phase_2[15]_i_613/O
                         net (fo=1, routed)           0.000     9.993    phase_2[15]_i_613_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.525 r  phase_2_reg[15]_i_582/CO[3]
                         net (fo=1, routed)           0.000    10.525    phase_2_reg[15]_i_582_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  phase_2_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    10.639    phase_2_reg[15]_i_680_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.878 r  phase_2_reg[15]_i_749/O[2]
                         net (fo=2, routed)           0.579    11.457    phase_24[31]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.302    11.759 r  phase_2[15]_i_767/O
                         net (fo=1, routed)           0.000    11.759    phase_2[15]_i_767_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.291 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    12.291    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.405 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000    12.405    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.562 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900    13.462    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329    13.791 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000    13.791    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.341 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    14.341    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    14.455    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    15.872    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    15.996 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    15.996    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    16.555    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    16.669    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.940 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    17.426    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    17.799 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    17.799    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.332 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    18.332    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.449 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    18.449    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.566 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    18.566    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.723 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    19.458    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    19.790 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    19.790    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.340 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    20.340    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.454 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    20.454    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.568 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    20.568    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.796 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    21.480    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    21.793 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    21.793    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.326 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    22.326    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    22.443    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.560    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    23.904    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    24.028 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    24.028    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.561 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    24.561    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.678 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    24.678    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.795 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.795    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.912 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    24.912    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.166 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    25.975    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    26.342 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    26.342    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.892 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    26.892    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.006 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    27.006    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.120 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.120    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.234 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    27.234    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.391 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    28.276    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.605 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    28.605    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.155 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    29.155    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.269    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    29.383    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    29.497    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.725 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    30.602    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    30.915 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    30.915    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.465 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    31.465    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.579 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    31.579    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.693 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    31.693    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.807 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    31.807    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.921 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    33.116    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    33.240 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    33.240    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.773 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    33.773    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    33.890    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.007    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.124 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.124    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.241 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.241    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.495 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    35.481    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    35.848 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    35.848    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.398 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    36.398    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.512 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    36.512    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.626 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.626    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.740 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    36.740    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.854 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    36.854    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.011 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    37.994    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    38.323 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    38.323    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.873 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    38.873    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.987 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    38.987    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    39.101    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    39.215    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    39.329    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    40.556    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    40.869 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    40.869    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.419 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    41.419    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.533 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.533    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.647 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    41.647    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.761 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    41.770    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.884    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.998 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    43.006    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    43.130 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    43.130    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.680 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.680    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.794 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    43.794    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.908 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    43.908    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    44.022    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.136    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    44.250    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.521 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    45.595    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    45.968 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    45.968    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.518 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    46.518    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    46.641    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.755 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    46.755    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.869 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    46.869    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.983 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    46.983    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.097 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    47.097    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.254 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    48.193    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    48.522 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    48.522    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.055 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    49.055    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.172 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    49.181    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.298    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    49.415    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.532 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    49.532    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.649 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    49.649    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.878 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    50.688    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    50.998 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    50.998    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.531 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    51.540    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    51.657    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.774 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    51.774    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.891 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    51.891    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.008 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.008    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.125 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.125    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.242 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    53.536    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    53.660 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    53.660    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.210 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    54.210    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    54.333    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.447 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    54.447    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.561 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    54.561    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.675 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    54.675    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.789 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.789    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.903 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    54.903    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.174 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    56.072    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    56.445 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    56.445    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.995 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    56.995    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    57.109    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    57.223    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    57.337    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.451    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    57.565    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.679    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    58.912    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    59.241 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    59.241    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.791 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.791    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.905 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    59.905    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.019 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    60.019    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.133 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    60.142    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.256 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    60.256    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.370 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    60.370    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.484 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.484    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.712 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    61.796    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    62.109 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    62.109    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    62.659    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    62.773    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    62.887    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    63.001    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    63.115    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    63.229    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    63.352    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    64.789    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    64.913 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    64.913    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.446 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.446    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    65.563    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.680    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    65.797    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    65.923    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.040 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    66.040    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.157 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    66.157    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.274 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    66.274    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.528 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    67.318    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    67.685 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    67.685    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.218 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    68.218    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.335 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    68.335    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.452 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.452    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.569 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    68.569    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.686 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    68.686    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.803 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    68.803    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.920 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.920    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.037 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    69.037    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.194 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    70.472    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    70.804 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    70.804    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.354 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    71.354    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.468 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    71.468    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.582 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    71.582    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    71.696    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    71.819    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.933 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.933    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.047 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    72.047    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.161 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    72.161    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.318 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    73.383    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    73.712 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    73.712    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.262 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    74.262    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.376 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.376    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.490 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.490    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.604 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.604    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.718 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    74.727    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    74.841    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    74.955    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    75.069    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.226 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    76.393    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    76.722 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    76.722    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.272    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    77.386    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    77.500    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    77.623    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.737 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    77.737    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.851 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    77.851    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.965 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.965    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.079 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    78.079    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.236 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    79.348    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    79.677 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    79.677    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.227 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    80.227    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.341 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.341    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.455 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.455    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.569 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.569    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.683 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    80.692    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.806 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    80.806    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.920 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    80.920    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.034 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    81.034    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.191 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    82.360    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    82.689 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    82.689    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.222 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.222    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.339 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.339    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.456 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.456    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.573 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.573    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.690 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    83.690    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.807 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.807    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.924 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    83.924    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.041 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    84.050    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.207 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    85.320    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    85.652 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    85.652    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.202 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.202    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.316    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.430 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.430    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.544 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.544    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.658 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.658    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.772 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    86.772    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.886 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.886    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.000 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    87.009    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.166 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    88.041    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    88.370 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    88.370    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.903 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.903    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    89.029    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.146    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.263    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.380    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.497 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.497    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.614 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.614    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.731 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.731    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.888 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    91.176    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    91.508 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    91.508    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.041 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.041    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    92.364 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    92.929    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    93.235 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    93.897    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    94.021 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    94.866    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    94.990 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    95.330    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    95.454 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    95.454    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.987 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.987    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.104 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.104    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.221 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.221    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.338 r  sine_wave/phase_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.338    sine_wave/phase_2_reg[27]_i_1_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    96.653 r  sine_wave/phase_2_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    96.653    sine_wave/p_1_in[31]
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.430    14.759    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[31]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)        0.109    15.089    sine_wave/phase_2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -96.653    
  -------------------------------------------------------------------
                         slack                                -81.564    

Slack (VIOLATED) :        -81.488ns  (required time - arrival time)
  Source:                 SW_sync[13]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/phase_2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        91.513ns  (logic 54.336ns (59.375%)  route 37.177ns (40.625%))
  Logic Levels:           262  (CARRY4=222 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=30 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.557     5.065    SW_sync[13]/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  SW_sync[13]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  SW_sync[13]/q_reg/Q
                         net (fo=7, routed)           0.707     6.228    SW_sync[13]/q_reg_0[0]
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  SW_sync[13]/resolution_reg[8]_i_6/O
                         net (fo=3, routed)           0.833     7.185    SW_sync[0]/resolution_reg[8]_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  SW_sync[0]/resolution_reg[8]_i_2/O
                         net (fo=12, routed)          0.412     7.721    sine_wave/phase_1_reg[7]_i_23_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.845 r  sine_wave/phase_2[3]_i_15/O
                         net (fo=1, routed)           0.000     7.845    sine_wave/phase_2[3]_i_15_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.243 r  sine_wave/phase_2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.243    sine_wave/phase_2_reg[3]_i_14_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  sine_wave/phase_2_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.357    sine_wave/phase_2_reg[7]_i_28_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  sine_wave/phase_2_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.471    sine_wave/phase_2_reg[31]_i_63_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  sine_wave/phase_2_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.585    sine_wave/phase_2_reg[31]_i_52_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  sine_wave/phase_2_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.699    sine_wave/phase_2_reg[31]_i_39_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.033 f  sine_wave/phase_2_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.657     9.690    sine_wave_n_287
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.303     9.993 r  phase_2[15]_i_613/O
                         net (fo=1, routed)           0.000     9.993    phase_2[15]_i_613_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.525 r  phase_2_reg[15]_i_582/CO[3]
                         net (fo=1, routed)           0.000    10.525    phase_2_reg[15]_i_582_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  phase_2_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    10.639    phase_2_reg[15]_i_680_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.878 r  phase_2_reg[15]_i_749/O[2]
                         net (fo=2, routed)           0.579    11.457    phase_24[31]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.302    11.759 r  phase_2[15]_i_767/O
                         net (fo=1, routed)           0.000    11.759    phase_2[15]_i_767_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.291 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    12.291    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.405 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000    12.405    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.562 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900    13.462    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329    13.791 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000    13.791    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.341 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    14.341    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    14.455    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    15.872    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    15.996 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    15.996    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    16.555    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    16.669    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.940 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    17.426    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    17.799 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    17.799    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.332 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    18.332    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.449 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    18.449    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.566 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    18.566    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.723 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    19.458    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    19.790 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    19.790    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.340 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    20.340    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.454 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    20.454    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.568 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    20.568    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.796 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    21.480    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    21.793 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    21.793    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.326 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    22.326    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    22.443    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.560    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    23.904    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    24.028 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    24.028    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.561 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    24.561    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.678 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    24.678    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.795 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.795    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.912 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    24.912    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.166 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    25.975    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    26.342 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    26.342    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.892 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    26.892    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.006 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    27.006    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.120 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.120    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.234 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    27.234    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.391 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    28.276    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.605 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    28.605    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.155 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    29.155    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.269    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    29.383    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    29.497    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.725 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    30.602    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    30.915 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    30.915    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.465 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    31.465    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.579 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    31.579    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.693 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    31.693    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.807 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    31.807    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.921 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    33.116    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    33.240 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    33.240    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.773 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    33.773    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    33.890    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.007    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.124 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.124    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.241 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.241    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.495 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    35.481    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    35.848 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    35.848    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.398 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    36.398    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.512 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    36.512    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.626 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.626    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.740 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    36.740    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.854 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    36.854    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.011 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    37.994    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    38.323 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    38.323    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.873 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    38.873    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.987 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    38.987    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    39.101    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    39.215    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    39.329    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    40.556    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    40.869 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    40.869    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.419 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    41.419    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.533 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.533    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.647 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    41.647    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.761 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    41.770    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.884    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.998 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    43.006    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    43.130 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    43.130    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.680 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.680    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.794 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    43.794    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.908 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    43.908    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    44.022    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.136    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    44.250    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.521 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    45.595    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    45.968 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    45.968    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.518 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    46.518    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    46.641    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.755 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    46.755    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.869 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    46.869    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.983 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    46.983    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.097 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    47.097    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.254 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    48.193    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    48.522 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    48.522    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.055 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    49.055    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.172 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    49.181    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.298    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    49.415    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.532 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    49.532    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.649 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    49.649    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.878 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    50.688    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    50.998 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    50.998    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.531 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    51.540    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    51.657    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.774 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    51.774    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.891 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    51.891    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.008 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.008    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.125 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.125    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.242 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    53.536    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    53.660 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    53.660    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.210 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    54.210    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    54.333    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.447 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    54.447    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.561 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    54.561    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.675 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    54.675    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.789 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.789    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.903 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    54.903    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.174 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    56.072    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    56.445 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    56.445    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.995 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    56.995    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    57.109    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    57.223    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    57.337    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.451    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    57.565    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.679    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    58.912    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    59.241 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    59.241    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.791 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.791    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.905 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    59.905    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.019 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    60.019    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.133 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    60.142    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.256 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    60.256    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.370 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    60.370    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.484 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.484    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.712 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    61.796    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    62.109 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    62.109    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    62.659    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    62.773    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    62.887    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    63.001    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    63.115    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    63.229    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    63.352    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    64.789    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    64.913 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    64.913    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.446 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.446    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    65.563    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.680    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    65.797    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    65.923    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.040 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    66.040    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.157 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    66.157    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.274 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    66.274    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.528 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    67.318    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    67.685 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    67.685    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.218 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    68.218    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.335 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    68.335    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.452 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.452    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.569 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    68.569    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.686 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    68.686    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.803 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    68.803    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.920 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.920    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.037 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    69.037    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.194 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    70.472    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    70.804 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    70.804    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.354 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    71.354    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.468 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    71.468    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.582 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    71.582    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    71.696    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    71.819    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.933 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.933    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.047 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    72.047    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.161 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    72.161    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.318 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    73.383    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    73.712 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    73.712    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.262 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    74.262    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.376 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.376    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.490 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.490    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.604 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.604    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.718 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    74.727    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    74.841    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    74.955    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    75.069    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.226 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    76.393    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    76.722 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    76.722    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.272    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    77.386    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    77.500    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    77.623    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.737 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    77.737    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.851 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    77.851    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.965 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.965    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.079 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    78.079    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.236 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    79.348    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    79.677 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    79.677    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.227 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    80.227    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.341 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.341    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.455 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.455    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.569 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.569    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.683 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    80.692    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.806 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    80.806    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.920 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    80.920    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.034 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    81.034    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.191 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    82.360    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    82.689 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    82.689    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.222 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.222    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.339 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.339    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.456 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.456    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.573 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.573    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.690 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    83.690    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.807 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.807    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.924 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    83.924    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.041 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    84.050    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.207 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    85.320    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    85.652 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    85.652    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.202 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.202    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.316    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.430 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.430    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.544 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.544    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.658 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.658    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.772 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    86.772    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.886 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.886    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.000 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    87.009    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.166 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    88.041    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    88.370 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    88.370    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.903 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.903    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    89.029    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.146    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.263    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.380    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.497 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.497    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.614 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.614    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.731 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.731    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.888 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    91.176    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    91.508 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    91.508    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.041 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.041    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    92.364 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    92.929    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    93.235 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    93.897    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    94.021 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    94.866    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    94.990 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    95.330    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    95.454 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    95.454    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.987 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.987    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.104 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.104    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.221 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.221    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.338 r  sine_wave/phase_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.338    sine_wave/phase_2_reg[27]_i_1_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.577 r  sine_wave/phase_2_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    96.577    sine_wave/p_1_in[30]
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.430    14.759    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[30]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)        0.109    15.089    sine_wave/phase_2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -96.577    
  -------------------------------------------------------------------
                         slack                                -81.488    

Slack (VIOLATED) :        -81.468ns  (required time - arrival time)
  Source:                 SW_sync[13]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/phase_2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        91.493ns  (logic 54.316ns (59.367%)  route 37.177ns (40.633%))
  Logic Levels:           262  (CARRY4=222 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=30 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.557     5.065    SW_sync[13]/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  SW_sync[13]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  SW_sync[13]/q_reg/Q
                         net (fo=7, routed)           0.707     6.228    SW_sync[13]/q_reg_0[0]
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  SW_sync[13]/resolution_reg[8]_i_6/O
                         net (fo=3, routed)           0.833     7.185    SW_sync[0]/resolution_reg[8]_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  SW_sync[0]/resolution_reg[8]_i_2/O
                         net (fo=12, routed)          0.412     7.721    sine_wave/phase_1_reg[7]_i_23_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.845 r  sine_wave/phase_2[3]_i_15/O
                         net (fo=1, routed)           0.000     7.845    sine_wave/phase_2[3]_i_15_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.243 r  sine_wave/phase_2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.243    sine_wave/phase_2_reg[3]_i_14_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  sine_wave/phase_2_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.357    sine_wave/phase_2_reg[7]_i_28_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  sine_wave/phase_2_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.471    sine_wave/phase_2_reg[31]_i_63_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  sine_wave/phase_2_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.585    sine_wave/phase_2_reg[31]_i_52_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  sine_wave/phase_2_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.699    sine_wave/phase_2_reg[31]_i_39_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.033 f  sine_wave/phase_2_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.657     9.690    sine_wave_n_287
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.303     9.993 r  phase_2[15]_i_613/O
                         net (fo=1, routed)           0.000     9.993    phase_2[15]_i_613_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.525 r  phase_2_reg[15]_i_582/CO[3]
                         net (fo=1, routed)           0.000    10.525    phase_2_reg[15]_i_582_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  phase_2_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    10.639    phase_2_reg[15]_i_680_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.878 r  phase_2_reg[15]_i_749/O[2]
                         net (fo=2, routed)           0.579    11.457    phase_24[31]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.302    11.759 r  phase_2[15]_i_767/O
                         net (fo=1, routed)           0.000    11.759    phase_2[15]_i_767_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.291 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    12.291    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.405 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000    12.405    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.562 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900    13.462    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329    13.791 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000    13.791    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.341 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    14.341    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    14.455    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    15.872    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    15.996 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    15.996    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    16.555    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    16.669    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.940 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    17.426    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    17.799 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    17.799    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.332 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    18.332    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.449 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    18.449    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.566 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    18.566    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.723 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    19.458    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    19.790 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    19.790    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.340 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    20.340    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.454 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    20.454    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.568 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    20.568    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.796 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    21.480    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    21.793 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    21.793    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.326 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    22.326    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    22.443    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.560    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    23.904    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    24.028 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    24.028    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.561 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    24.561    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.678 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    24.678    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.795 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.795    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.912 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    24.912    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.166 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    25.975    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    26.342 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    26.342    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.892 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    26.892    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.006 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    27.006    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.120 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.120    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.234 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    27.234    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.391 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    28.276    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.605 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    28.605    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.155 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    29.155    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.269    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    29.383    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    29.497    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.725 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    30.602    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    30.915 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    30.915    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.465 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    31.465    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.579 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    31.579    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.693 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    31.693    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.807 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    31.807    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.921 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    33.116    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    33.240 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    33.240    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.773 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    33.773    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    33.890    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.007    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.124 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.124    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.241 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.241    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.495 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    35.481    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    35.848 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    35.848    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.398 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    36.398    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.512 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    36.512    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.626 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.626    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.740 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    36.740    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.854 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    36.854    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.011 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    37.994    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    38.323 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    38.323    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.873 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    38.873    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.987 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    38.987    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    39.101    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    39.215    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    39.329    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    40.556    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    40.869 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    40.869    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.419 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    41.419    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.533 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.533    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.647 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    41.647    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.761 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    41.770    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.884    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.998 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    43.006    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    43.130 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    43.130    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.680 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.680    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.794 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    43.794    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.908 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    43.908    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    44.022    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.136    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    44.250    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.521 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    45.595    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    45.968 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    45.968    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.518 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    46.518    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    46.641    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.755 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    46.755    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.869 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    46.869    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.983 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    46.983    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.097 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    47.097    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.254 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    48.193    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    48.522 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    48.522    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.055 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    49.055    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.172 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    49.181    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.298    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    49.415    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.532 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    49.532    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.649 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    49.649    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.878 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    50.688    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    50.998 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    50.998    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.531 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    51.540    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    51.657    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.774 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    51.774    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.891 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    51.891    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.008 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.008    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.125 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.125    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.242 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    53.536    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    53.660 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    53.660    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.210 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    54.210    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    54.333    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.447 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    54.447    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.561 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    54.561    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.675 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    54.675    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.789 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.789    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.903 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    54.903    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.174 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    56.072    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    56.445 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    56.445    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.995 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    56.995    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    57.109    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    57.223    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    57.337    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.451    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    57.565    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.679    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    58.912    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    59.241 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    59.241    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.791 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.791    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.905 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    59.905    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.019 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    60.019    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.133 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    60.142    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.256 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    60.256    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.370 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    60.370    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.484 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.484    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.712 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    61.796    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    62.109 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    62.109    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    62.659    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    62.773    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    62.887    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    63.001    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    63.115    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    63.229    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    63.352    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    64.789    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    64.913 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    64.913    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.446 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.446    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    65.563    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.680    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    65.797    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    65.923    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.040 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    66.040    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.157 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    66.157    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.274 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    66.274    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.528 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    67.318    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    67.685 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    67.685    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.218 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    68.218    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.335 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    68.335    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.452 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.452    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.569 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    68.569    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.686 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    68.686    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.803 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    68.803    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.920 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.920    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.037 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    69.037    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.194 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    70.472    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    70.804 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    70.804    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.354 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    71.354    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.468 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    71.468    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.582 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    71.582    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    71.696    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    71.819    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.933 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.933    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.047 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    72.047    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.161 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    72.161    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.318 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    73.383    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    73.712 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    73.712    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.262 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    74.262    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.376 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.376    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.490 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.490    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.604 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.604    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.718 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    74.727    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    74.841    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    74.955    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    75.069    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.226 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    76.393    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    76.722 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    76.722    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.272    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    77.386    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    77.500    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    77.623    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.737 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    77.737    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.851 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    77.851    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.965 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.965    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.079 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    78.079    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.236 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    79.348    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    79.677 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    79.677    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.227 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    80.227    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.341 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.341    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.455 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.455    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.569 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.569    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.683 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    80.692    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.806 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    80.806    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.920 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    80.920    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.034 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    81.034    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.191 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    82.360    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    82.689 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    82.689    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.222 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.222    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.339 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.339    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.456 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.456    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.573 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.573    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.690 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    83.690    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.807 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.807    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.924 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    83.924    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.041 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    84.050    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.207 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    85.320    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    85.652 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    85.652    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.202 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.202    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.316    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.430 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.430    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.544 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.544    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.658 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.658    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.772 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    86.772    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.886 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.886    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.000 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    87.009    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.166 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    88.041    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    88.370 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    88.370    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.903 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.903    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    89.029    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.146    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.263    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.380    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.497 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.497    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.614 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.614    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.731 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.731    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.888 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    91.176    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    91.508 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    91.508    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.041 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.041    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    92.364 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    92.929    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    93.235 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    93.897    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    94.021 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    94.866    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    94.990 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    95.330    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    95.454 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    95.454    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.987 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.987    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.104 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.104    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.221 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.221    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.338 r  sine_wave/phase_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.338    sine_wave/phase_2_reg[27]_i_1_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    96.557 r  sine_wave/phase_2_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    96.557    sine_wave/p_1_in[28]
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.430    14.759    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[28]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)        0.109    15.089    sine_wave/phase_2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -96.557    
  -------------------------------------------------------------------
                         slack                                -81.468    

Slack (VIOLATED) :        -81.454ns  (required time - arrival time)
  Source:                 SW_sync[13]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/phase_2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        91.480ns  (logic 54.303ns (59.361%)  route 37.177ns (40.639%))
  Logic Levels:           261  (CARRY4=221 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=30 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.557     5.065    SW_sync[13]/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  SW_sync[13]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  SW_sync[13]/q_reg/Q
                         net (fo=7, routed)           0.707     6.228    SW_sync[13]/q_reg_0[0]
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  SW_sync[13]/resolution_reg[8]_i_6/O
                         net (fo=3, routed)           0.833     7.185    SW_sync[0]/resolution_reg[8]_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  SW_sync[0]/resolution_reg[8]_i_2/O
                         net (fo=12, routed)          0.412     7.721    sine_wave/phase_1_reg[7]_i_23_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.845 r  sine_wave/phase_2[3]_i_15/O
                         net (fo=1, routed)           0.000     7.845    sine_wave/phase_2[3]_i_15_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.243 r  sine_wave/phase_2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.243    sine_wave/phase_2_reg[3]_i_14_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  sine_wave/phase_2_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.357    sine_wave/phase_2_reg[7]_i_28_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  sine_wave/phase_2_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.471    sine_wave/phase_2_reg[31]_i_63_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  sine_wave/phase_2_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.585    sine_wave/phase_2_reg[31]_i_52_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  sine_wave/phase_2_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.699    sine_wave/phase_2_reg[31]_i_39_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.033 f  sine_wave/phase_2_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.657     9.690    sine_wave_n_287
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.303     9.993 r  phase_2[15]_i_613/O
                         net (fo=1, routed)           0.000     9.993    phase_2[15]_i_613_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.525 r  phase_2_reg[15]_i_582/CO[3]
                         net (fo=1, routed)           0.000    10.525    phase_2_reg[15]_i_582_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  phase_2_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    10.639    phase_2_reg[15]_i_680_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.878 r  phase_2_reg[15]_i_749/O[2]
                         net (fo=2, routed)           0.579    11.457    phase_24[31]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.302    11.759 r  phase_2[15]_i_767/O
                         net (fo=1, routed)           0.000    11.759    phase_2[15]_i_767_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.291 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    12.291    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.405 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000    12.405    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.562 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900    13.462    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329    13.791 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000    13.791    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.341 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    14.341    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    14.455    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    15.872    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    15.996 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    15.996    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    16.555    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    16.669    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.940 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    17.426    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    17.799 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    17.799    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.332 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    18.332    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.449 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    18.449    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.566 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    18.566    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.723 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    19.458    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    19.790 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    19.790    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.340 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    20.340    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.454 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    20.454    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.568 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    20.568    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.796 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    21.480    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    21.793 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    21.793    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.326 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    22.326    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    22.443    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.560    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    23.904    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    24.028 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    24.028    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.561 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    24.561    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.678 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    24.678    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.795 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.795    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.912 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    24.912    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.166 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    25.975    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    26.342 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    26.342    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.892 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    26.892    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.006 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    27.006    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.120 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.120    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.234 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    27.234    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.391 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    28.276    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.605 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    28.605    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.155 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    29.155    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.269    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    29.383    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    29.497    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.725 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    30.602    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    30.915 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    30.915    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.465 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    31.465    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.579 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    31.579    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.693 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    31.693    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.807 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    31.807    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.921 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    33.116    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    33.240 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    33.240    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.773 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    33.773    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    33.890    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.007    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.124 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.124    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.241 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.241    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.495 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    35.481    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    35.848 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    35.848    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.398 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    36.398    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.512 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    36.512    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.626 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.626    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.740 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    36.740    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.854 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    36.854    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.011 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    37.994    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    38.323 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    38.323    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.873 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    38.873    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.987 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    38.987    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    39.101    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    39.215    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    39.329    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    40.556    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    40.869 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    40.869    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.419 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    41.419    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.533 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.533    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.647 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    41.647    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.761 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    41.770    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.884    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.998 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    43.006    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    43.130 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    43.130    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.680 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.680    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.794 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    43.794    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.908 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    43.908    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    44.022    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.136    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    44.250    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.521 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    45.595    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    45.968 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    45.968    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.518 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    46.518    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    46.641    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.755 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    46.755    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.869 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    46.869    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.983 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    46.983    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.097 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    47.097    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.254 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    48.193    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    48.522 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    48.522    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.055 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    49.055    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.172 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    49.181    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.298    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    49.415    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.532 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    49.532    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.649 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    49.649    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.878 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    50.688    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    50.998 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    50.998    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.531 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    51.540    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    51.657    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.774 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    51.774    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.891 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    51.891    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.008 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.008    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.125 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.125    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.242 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    53.536    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    53.660 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    53.660    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.210 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    54.210    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    54.333    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.447 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    54.447    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.561 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    54.561    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.675 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    54.675    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.789 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.789    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.903 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    54.903    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.174 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    56.072    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    56.445 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    56.445    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.995 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    56.995    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    57.109    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    57.223    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    57.337    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.451    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    57.565    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.679    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    58.912    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    59.241 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    59.241    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.791 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.791    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.905 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    59.905    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.019 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    60.019    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.133 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    60.142    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.256 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    60.256    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.370 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    60.370    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.484 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.484    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.712 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    61.796    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    62.109 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    62.109    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    62.659    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    62.773    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    62.887    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    63.001    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    63.115    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    63.229    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    63.352    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    64.789    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    64.913 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    64.913    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.446 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.446    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    65.563    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.680    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    65.797    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    65.923    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.040 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    66.040    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.157 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    66.157    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.274 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    66.274    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.528 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    67.318    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    67.685 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    67.685    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.218 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    68.218    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.335 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    68.335    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.452 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.452    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.569 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    68.569    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.686 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    68.686    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.803 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    68.803    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.920 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.920    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.037 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    69.037    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.194 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    70.472    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    70.804 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    70.804    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.354 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    71.354    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.468 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    71.468    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.582 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    71.582    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    71.696    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    71.819    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.933 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.933    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.047 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    72.047    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.161 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    72.161    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.318 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    73.383    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    73.712 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    73.712    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.262 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    74.262    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.376 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.376    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.490 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.490    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.604 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.604    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.718 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    74.727    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    74.841    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    74.955    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    75.069    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.226 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    76.393    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    76.722 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    76.722    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.272    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    77.386    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    77.500    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    77.623    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.737 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    77.737    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.851 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    77.851    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.965 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.965    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.079 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    78.079    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.236 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    79.348    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    79.677 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    79.677    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.227 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    80.227    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.341 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.341    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.455 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.455    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.569 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.569    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.683 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    80.692    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.806 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    80.806    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.920 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    80.920    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.034 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    81.034    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.191 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    82.360    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    82.689 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    82.689    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.222 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.222    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.339 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.339    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.456 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.456    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.573 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.573    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.690 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    83.690    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.807 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.807    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.924 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    83.924    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.041 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    84.050    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.207 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    85.320    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    85.652 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    85.652    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.202 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.202    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.316    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.430 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.430    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.544 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.544    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.658 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.658    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.772 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    86.772    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.886 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.886    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.000 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    87.009    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.166 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    88.041    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    88.370 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    88.370    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.903 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.903    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    89.029    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.146    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.263    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.380    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.497 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.497    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.614 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.614    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.731 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.731    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.888 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    91.176    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    91.508 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    91.508    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.041 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.041    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    92.364 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    92.929    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    93.235 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    93.897    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    94.021 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    94.866    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    94.990 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    95.330    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    95.454 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    95.454    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.987 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.987    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.104 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.104    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.221 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.221    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    96.544 r  sine_wave/phase_2_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    96.544    sine_wave/p_1_in[25]
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.431    14.760    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[25]/C
                         clock pessimism              0.257    15.017    
                         clock uncertainty           -0.035    14.981    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)        0.109    15.090    sine_wave/phase_2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -96.544    
  -------------------------------------------------------------------
                         slack                                -81.454    

Slack (VIOLATED) :        -81.446ns  (required time - arrival time)
  Source:                 SW_sync[13]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/phase_2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        91.472ns  (logic 54.295ns (59.357%)  route 37.177ns (40.643%))
  Logic Levels:           261  (CARRY4=221 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=30 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.557     5.065    SW_sync[13]/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  SW_sync[13]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  SW_sync[13]/q_reg/Q
                         net (fo=7, routed)           0.707     6.228    SW_sync[13]/q_reg_0[0]
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  SW_sync[13]/resolution_reg[8]_i_6/O
                         net (fo=3, routed)           0.833     7.185    SW_sync[0]/resolution_reg[8]_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  SW_sync[0]/resolution_reg[8]_i_2/O
                         net (fo=12, routed)          0.412     7.721    sine_wave/phase_1_reg[7]_i_23_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.845 r  sine_wave/phase_2[3]_i_15/O
                         net (fo=1, routed)           0.000     7.845    sine_wave/phase_2[3]_i_15_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.243 r  sine_wave/phase_2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.243    sine_wave/phase_2_reg[3]_i_14_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  sine_wave/phase_2_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.357    sine_wave/phase_2_reg[7]_i_28_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  sine_wave/phase_2_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.471    sine_wave/phase_2_reg[31]_i_63_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  sine_wave/phase_2_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.585    sine_wave/phase_2_reg[31]_i_52_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  sine_wave/phase_2_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.699    sine_wave/phase_2_reg[31]_i_39_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.033 f  sine_wave/phase_2_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.657     9.690    sine_wave_n_287
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.303     9.993 r  phase_2[15]_i_613/O
                         net (fo=1, routed)           0.000     9.993    phase_2[15]_i_613_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.525 r  phase_2_reg[15]_i_582/CO[3]
                         net (fo=1, routed)           0.000    10.525    phase_2_reg[15]_i_582_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  phase_2_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    10.639    phase_2_reg[15]_i_680_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.878 r  phase_2_reg[15]_i_749/O[2]
                         net (fo=2, routed)           0.579    11.457    phase_24[31]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.302    11.759 r  phase_2[15]_i_767/O
                         net (fo=1, routed)           0.000    11.759    phase_2[15]_i_767_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.291 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    12.291    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.405 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000    12.405    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.562 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900    13.462    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329    13.791 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000    13.791    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.341 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    14.341    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    14.455    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    15.872    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    15.996 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    15.996    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    16.555    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    16.669    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.940 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    17.426    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    17.799 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    17.799    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.332 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    18.332    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.449 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    18.449    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.566 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    18.566    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.723 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    19.458    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    19.790 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    19.790    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.340 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    20.340    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.454 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    20.454    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.568 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    20.568    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.796 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    21.480    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    21.793 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    21.793    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.326 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    22.326    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    22.443    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.560    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    23.904    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    24.028 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    24.028    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.561 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    24.561    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.678 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    24.678    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.795 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.795    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.912 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    24.912    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.166 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    25.975    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    26.342 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    26.342    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.892 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    26.892    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.006 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    27.006    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.120 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.120    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.234 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    27.234    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.391 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    28.276    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.605 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    28.605    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.155 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    29.155    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.269    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    29.383    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    29.497    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.725 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    30.602    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    30.915 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    30.915    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.465 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    31.465    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.579 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    31.579    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.693 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    31.693    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.807 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    31.807    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.921 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    33.116    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    33.240 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    33.240    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.773 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    33.773    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    33.890    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.007    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.124 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.124    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.241 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.241    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.495 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    35.481    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    35.848 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    35.848    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.398 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    36.398    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.512 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    36.512    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.626 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.626    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.740 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    36.740    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.854 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    36.854    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.011 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    37.994    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    38.323 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    38.323    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.873 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    38.873    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.987 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    38.987    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    39.101    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    39.215    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    39.329    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    40.556    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    40.869 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    40.869    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.419 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    41.419    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.533 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.533    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.647 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    41.647    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.761 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    41.770    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.884    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.998 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    43.006    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    43.130 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    43.130    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.680 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.680    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.794 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    43.794    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.908 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    43.908    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    44.022    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.136    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    44.250    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.521 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    45.595    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    45.968 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    45.968    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.518 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    46.518    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    46.641    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.755 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    46.755    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.869 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    46.869    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.983 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    46.983    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.097 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    47.097    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.254 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    48.193    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    48.522 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    48.522    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.055 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    49.055    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.172 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    49.181    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.298    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    49.415    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.532 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    49.532    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.649 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    49.649    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.878 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    50.688    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    50.998 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    50.998    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.531 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    51.540    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    51.657    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.774 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    51.774    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.891 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    51.891    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.008 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.008    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.125 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.125    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.242 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    53.536    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    53.660 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    53.660    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.210 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    54.210    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    54.333    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.447 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    54.447    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.561 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    54.561    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.675 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    54.675    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.789 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.789    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.903 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    54.903    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.174 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    56.072    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    56.445 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    56.445    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.995 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    56.995    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    57.109    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    57.223    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    57.337    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.451    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    57.565    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.679    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    58.912    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    59.241 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    59.241    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.791 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.791    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.905 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    59.905    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.019 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    60.019    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.133 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    60.142    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.256 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    60.256    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.370 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    60.370    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.484 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.484    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.712 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    61.796    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    62.109 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    62.109    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    62.659    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    62.773    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    62.887    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    63.001    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    63.115    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    63.229    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    63.352    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    64.789    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    64.913 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    64.913    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.446 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.446    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    65.563    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.680    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    65.797    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    65.923    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.040 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    66.040    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.157 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    66.157    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.274 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    66.274    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.528 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    67.318    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    67.685 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    67.685    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.218 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    68.218    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.335 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    68.335    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.452 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.452    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.569 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    68.569    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.686 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    68.686    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.803 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    68.803    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.920 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.920    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.037 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    69.037    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.194 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    70.472    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    70.804 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    70.804    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.354 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    71.354    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.468 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    71.468    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.582 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    71.582    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    71.696    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    71.819    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.933 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.933    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.047 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    72.047    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.161 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    72.161    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.318 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    73.383    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    73.712 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    73.712    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.262 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    74.262    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.376 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.376    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.490 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.490    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.604 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.604    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.718 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    74.727    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    74.841    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    74.955    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    75.069    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.226 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    76.393    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    76.722 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    76.722    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.272    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    77.386    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    77.500    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    77.623    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.737 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    77.737    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.851 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    77.851    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.965 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.965    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.079 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    78.079    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.236 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    79.348    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    79.677 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    79.677    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.227 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    80.227    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.341 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.341    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.455 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.455    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.569 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.569    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.683 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    80.692    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.806 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    80.806    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.920 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    80.920    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.034 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    81.034    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.191 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    82.360    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    82.689 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    82.689    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.222 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.222    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.339 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.339    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.456 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.456    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.573 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.573    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.690 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    83.690    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.807 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.807    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.924 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    83.924    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.041 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    84.050    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.207 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    85.320    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    85.652 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    85.652    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.202 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.202    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.316    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.430 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.430    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.544 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.544    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.658 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.658    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.772 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    86.772    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.886 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.886    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.000 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    87.009    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.166 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    88.041    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    88.370 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    88.370    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.903 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.903    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    89.029    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.146    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.263    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.380    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.497 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.497    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.614 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.614    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.731 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.731    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.888 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    91.176    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    91.508 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    91.508    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.041 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.041    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    92.364 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    92.929    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    93.235 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    93.897    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    94.021 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    94.866    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    94.990 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    95.330    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    95.454 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    95.454    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.987 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.987    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.104 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.104    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.221 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.221    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    96.536 r  sine_wave/phase_2_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    96.536    sine_wave/p_1_in[27]
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.431    14.760    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[27]/C
                         clock pessimism              0.257    15.017    
                         clock uncertainty           -0.035    14.981    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)        0.109    15.090    sine_wave/phase_2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -96.536    
  -------------------------------------------------------------------
                         slack                                -81.446    

Slack (VIOLATED) :        -81.370ns  (required time - arrival time)
  Source:                 SW_sync[13]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/phase_2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        91.396ns  (logic 54.219ns (59.323%)  route 37.177ns (40.677%))
  Logic Levels:           261  (CARRY4=221 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=30 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.557     5.065    SW_sync[13]/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  SW_sync[13]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  SW_sync[13]/q_reg/Q
                         net (fo=7, routed)           0.707     6.228    SW_sync[13]/q_reg_0[0]
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  SW_sync[13]/resolution_reg[8]_i_6/O
                         net (fo=3, routed)           0.833     7.185    SW_sync[0]/resolution_reg[8]_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  SW_sync[0]/resolution_reg[8]_i_2/O
                         net (fo=12, routed)          0.412     7.721    sine_wave/phase_1_reg[7]_i_23_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.845 r  sine_wave/phase_2[3]_i_15/O
                         net (fo=1, routed)           0.000     7.845    sine_wave/phase_2[3]_i_15_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.243 r  sine_wave/phase_2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.243    sine_wave/phase_2_reg[3]_i_14_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  sine_wave/phase_2_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.357    sine_wave/phase_2_reg[7]_i_28_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  sine_wave/phase_2_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.471    sine_wave/phase_2_reg[31]_i_63_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  sine_wave/phase_2_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.585    sine_wave/phase_2_reg[31]_i_52_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  sine_wave/phase_2_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.699    sine_wave/phase_2_reg[31]_i_39_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.033 f  sine_wave/phase_2_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.657     9.690    sine_wave_n_287
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.303     9.993 r  phase_2[15]_i_613/O
                         net (fo=1, routed)           0.000     9.993    phase_2[15]_i_613_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.525 r  phase_2_reg[15]_i_582/CO[3]
                         net (fo=1, routed)           0.000    10.525    phase_2_reg[15]_i_582_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  phase_2_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    10.639    phase_2_reg[15]_i_680_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.878 r  phase_2_reg[15]_i_749/O[2]
                         net (fo=2, routed)           0.579    11.457    phase_24[31]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.302    11.759 r  phase_2[15]_i_767/O
                         net (fo=1, routed)           0.000    11.759    phase_2[15]_i_767_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.291 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    12.291    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.405 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000    12.405    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.562 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900    13.462    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329    13.791 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000    13.791    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.341 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    14.341    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    14.455    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    15.872    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    15.996 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    15.996    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    16.555    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    16.669    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.940 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    17.426    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    17.799 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    17.799    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.332 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    18.332    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.449 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    18.449    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.566 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    18.566    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.723 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    19.458    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    19.790 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    19.790    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.340 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    20.340    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.454 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    20.454    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.568 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    20.568    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.796 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    21.480    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    21.793 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    21.793    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.326 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    22.326    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    22.443    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.560    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    23.904    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    24.028 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    24.028    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.561 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    24.561    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.678 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    24.678    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.795 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.795    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.912 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    24.912    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.166 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    25.975    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    26.342 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    26.342    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.892 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    26.892    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.006 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    27.006    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.120 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.120    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.234 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    27.234    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.391 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    28.276    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.605 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    28.605    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.155 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    29.155    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.269    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    29.383    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    29.497    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.725 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    30.602    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    30.915 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    30.915    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.465 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    31.465    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.579 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    31.579    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.693 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    31.693    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.807 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    31.807    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.921 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    33.116    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    33.240 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    33.240    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.773 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    33.773    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    33.890    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.007    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.124 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.124    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.241 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.241    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.495 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    35.481    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    35.848 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    35.848    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.398 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    36.398    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.512 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    36.512    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.626 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.626    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.740 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    36.740    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.854 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    36.854    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.011 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    37.994    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    38.323 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    38.323    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.873 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    38.873    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.987 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    38.987    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    39.101    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    39.215    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    39.329    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    40.556    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    40.869 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    40.869    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.419 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    41.419    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.533 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.533    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.647 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    41.647    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.761 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    41.770    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.884    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.998 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    43.006    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    43.130 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    43.130    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.680 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.680    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.794 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    43.794    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.908 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    43.908    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    44.022    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.136    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    44.250    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.521 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    45.595    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    45.968 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    45.968    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.518 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    46.518    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    46.641    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.755 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    46.755    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.869 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    46.869    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.983 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    46.983    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.097 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    47.097    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.254 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    48.193    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    48.522 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    48.522    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.055 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    49.055    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.172 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    49.181    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.298    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    49.415    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.532 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    49.532    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.649 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    49.649    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.878 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    50.688    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    50.998 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    50.998    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.531 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    51.540    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    51.657    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.774 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    51.774    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.891 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    51.891    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.008 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.008    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.125 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.125    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.242 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    53.536    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    53.660 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    53.660    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.210 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    54.210    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    54.333    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.447 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    54.447    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.561 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    54.561    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.675 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    54.675    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.789 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.789    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.903 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    54.903    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.174 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    56.072    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    56.445 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    56.445    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.995 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    56.995    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    57.109    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    57.223    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    57.337    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.451    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    57.565    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.679    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    58.912    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    59.241 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    59.241    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.791 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.791    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.905 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    59.905    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.019 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    60.019    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.133 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    60.142    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.256 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    60.256    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.370 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    60.370    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.484 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.484    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.712 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    61.796    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    62.109 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    62.109    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    62.659    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    62.773    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    62.887    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    63.001    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    63.115    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    63.229    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    63.352    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    64.789    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    64.913 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    64.913    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.446 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.446    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    65.563    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.680    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    65.797    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    65.923    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.040 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    66.040    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.157 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    66.157    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.274 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    66.274    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.528 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    67.318    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    67.685 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    67.685    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.218 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    68.218    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.335 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    68.335    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.452 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.452    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.569 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    68.569    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.686 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    68.686    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.803 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    68.803    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.920 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.920    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.037 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    69.037    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.194 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    70.472    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    70.804 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    70.804    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.354 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    71.354    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.468 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    71.468    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.582 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    71.582    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    71.696    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    71.819    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.933 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.933    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.047 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    72.047    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.161 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    72.161    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.318 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    73.383    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    73.712 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    73.712    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.262 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    74.262    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.376 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.376    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.490 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.490    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.604 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.604    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.718 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    74.727    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    74.841    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    74.955    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    75.069    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.226 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    76.393    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    76.722 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    76.722    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.272    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    77.386    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    77.500    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    77.623    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.737 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    77.737    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.851 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    77.851    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.965 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.965    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.079 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    78.079    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.236 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    79.348    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    79.677 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    79.677    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.227 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    80.227    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.341 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.341    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.455 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.455    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.569 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.569    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.683 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    80.692    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.806 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    80.806    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.920 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    80.920    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.034 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    81.034    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.191 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    82.360    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    82.689 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    82.689    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.222 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.222    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.339 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.339    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.456 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.456    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.573 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.573    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.690 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    83.690    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.807 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.807    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.924 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    83.924    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.041 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    84.050    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.207 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    85.320    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    85.652 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    85.652    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.202 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.202    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.316    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.430 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.430    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.544 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.544    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.658 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.658    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.772 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    86.772    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.886 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.886    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.000 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    87.009    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.166 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    88.041    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    88.370 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    88.370    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.903 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.903    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    89.029    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.146    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.263    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.380    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.497 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.497    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.614 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.614    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.731 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.731    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.888 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    91.176    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    91.508 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    91.508    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.041 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.041    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    92.364 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    92.929    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    93.235 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    93.897    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    94.021 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    94.866    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    94.990 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    95.330    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    95.454 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    95.454    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.987 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.987    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.104 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.104    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.221 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.221    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.460 r  sine_wave/phase_2_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    96.460    sine_wave/p_1_in[26]
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.431    14.760    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[26]/C
                         clock pessimism              0.257    15.017    
                         clock uncertainty           -0.035    14.981    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)        0.109    15.090    sine_wave/phase_2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -96.460    
  -------------------------------------------------------------------
                         slack                                -81.370    

Slack (VIOLATED) :        -81.350ns  (required time - arrival time)
  Source:                 SW_sync[13]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/phase_2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        91.376ns  (logic 54.199ns (59.315%)  route 37.177ns (40.686%))
  Logic Levels:           261  (CARRY4=221 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=30 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.557     5.065    SW_sync[13]/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  SW_sync[13]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  SW_sync[13]/q_reg/Q
                         net (fo=7, routed)           0.707     6.228    SW_sync[13]/q_reg_0[0]
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  SW_sync[13]/resolution_reg[8]_i_6/O
                         net (fo=3, routed)           0.833     7.185    SW_sync[0]/resolution_reg[8]_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  SW_sync[0]/resolution_reg[8]_i_2/O
                         net (fo=12, routed)          0.412     7.721    sine_wave/phase_1_reg[7]_i_23_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.845 r  sine_wave/phase_2[3]_i_15/O
                         net (fo=1, routed)           0.000     7.845    sine_wave/phase_2[3]_i_15_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.243 r  sine_wave/phase_2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.243    sine_wave/phase_2_reg[3]_i_14_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  sine_wave/phase_2_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.357    sine_wave/phase_2_reg[7]_i_28_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  sine_wave/phase_2_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.471    sine_wave/phase_2_reg[31]_i_63_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  sine_wave/phase_2_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.585    sine_wave/phase_2_reg[31]_i_52_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  sine_wave/phase_2_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.699    sine_wave/phase_2_reg[31]_i_39_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.033 f  sine_wave/phase_2_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.657     9.690    sine_wave_n_287
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.303     9.993 r  phase_2[15]_i_613/O
                         net (fo=1, routed)           0.000     9.993    phase_2[15]_i_613_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.525 r  phase_2_reg[15]_i_582/CO[3]
                         net (fo=1, routed)           0.000    10.525    phase_2_reg[15]_i_582_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  phase_2_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    10.639    phase_2_reg[15]_i_680_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.878 r  phase_2_reg[15]_i_749/O[2]
                         net (fo=2, routed)           0.579    11.457    phase_24[31]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.302    11.759 r  phase_2[15]_i_767/O
                         net (fo=1, routed)           0.000    11.759    phase_2[15]_i_767_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.291 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    12.291    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.405 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000    12.405    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.562 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900    13.462    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329    13.791 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000    13.791    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.341 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    14.341    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    14.455    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    15.872    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    15.996 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    15.996    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    16.555    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    16.669    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.940 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    17.426    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    17.799 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    17.799    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.332 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    18.332    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.449 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    18.449    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.566 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    18.566    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.723 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    19.458    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    19.790 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    19.790    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.340 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    20.340    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.454 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    20.454    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.568 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    20.568    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.796 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    21.480    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    21.793 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    21.793    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.326 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    22.326    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    22.443    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.560    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    23.904    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    24.028 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    24.028    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.561 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    24.561    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.678 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    24.678    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.795 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.795    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.912 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    24.912    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.166 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    25.975    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    26.342 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    26.342    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.892 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    26.892    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.006 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    27.006    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.120 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.120    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.234 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    27.234    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.391 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    28.276    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.605 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    28.605    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.155 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    29.155    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.269    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    29.383    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    29.497    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.725 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    30.602    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    30.915 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    30.915    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.465 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    31.465    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.579 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    31.579    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.693 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    31.693    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.807 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    31.807    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.921 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    33.116    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    33.240 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    33.240    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.773 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    33.773    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    33.890    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.007    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.124 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.124    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.241 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.241    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.495 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    35.481    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    35.848 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    35.848    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.398 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    36.398    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.512 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    36.512    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.626 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.626    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.740 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    36.740    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.854 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    36.854    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.011 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    37.994    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    38.323 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    38.323    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.873 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    38.873    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.987 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    38.987    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    39.101    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    39.215    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    39.329    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    40.556    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    40.869 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    40.869    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.419 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    41.419    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.533 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.533    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.647 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    41.647    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.761 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    41.770    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.884    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.998 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    43.006    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    43.130 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    43.130    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.680 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.680    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.794 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    43.794    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.908 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    43.908    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    44.022    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.136    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    44.250    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.521 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    45.595    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    45.968 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    45.968    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.518 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    46.518    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    46.641    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.755 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    46.755    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.869 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    46.869    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.983 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    46.983    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.097 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    47.097    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.254 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    48.193    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    48.522 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    48.522    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.055 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    49.055    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.172 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    49.181    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.298    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    49.415    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.532 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    49.532    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.649 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    49.649    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.878 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    50.688    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    50.998 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    50.998    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.531 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    51.540    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    51.657    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.774 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    51.774    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.891 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    51.891    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.008 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.008    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.125 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.125    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.242 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    53.536    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    53.660 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    53.660    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.210 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    54.210    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    54.333    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.447 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    54.447    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.561 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    54.561    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.675 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    54.675    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.789 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.789    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.903 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    54.903    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.174 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    56.072    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    56.445 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    56.445    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.995 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    56.995    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    57.109    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    57.223    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    57.337    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.451    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    57.565    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.679    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    58.912    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    59.241 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    59.241    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.791 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.791    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.905 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    59.905    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.019 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    60.019    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.133 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    60.142    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.256 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    60.256    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.370 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    60.370    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.484 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.484    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.712 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    61.796    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    62.109 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    62.109    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    62.659    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    62.773    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    62.887    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    63.001    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    63.115    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    63.229    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    63.352    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    64.789    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    64.913 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    64.913    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.446 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.446    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    65.563    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.680    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    65.797    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    65.923    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.040 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    66.040    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.157 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    66.157    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.274 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    66.274    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.528 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    67.318    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    67.685 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    67.685    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.218 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    68.218    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.335 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    68.335    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.452 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.452    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.569 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    68.569    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.686 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    68.686    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.803 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    68.803    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.920 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.920    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.037 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    69.037    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.194 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    70.472    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    70.804 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    70.804    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.354 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    71.354    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.468 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    71.468    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.582 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    71.582    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    71.696    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    71.819    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.933 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.933    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.047 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    72.047    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.161 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    72.161    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.318 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    73.383    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    73.712 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    73.712    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.262 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    74.262    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.376 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.376    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.490 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.490    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.604 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.604    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.718 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    74.727    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    74.841    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    74.955    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    75.069    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.226 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    76.393    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    76.722 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    76.722    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.272    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    77.386    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    77.500    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    77.623    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.737 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    77.737    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.851 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    77.851    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.965 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.965    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.079 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    78.079    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.236 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    79.348    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    79.677 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    79.677    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.227 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    80.227    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.341 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.341    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.455 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.455    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.569 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.569    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.683 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    80.692    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.806 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    80.806    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.920 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    80.920    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.034 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    81.034    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.191 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    82.360    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    82.689 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    82.689    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.222 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.222    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.339 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.339    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.456 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.456    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.573 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.573    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.690 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    83.690    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.807 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.807    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.924 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    83.924    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.041 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    84.050    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.207 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    85.320    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    85.652 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    85.652    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.202 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.202    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.316    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.430 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.430    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.544 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.544    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.658 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.658    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.772 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    86.772    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.886 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.886    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.000 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    87.009    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.166 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    88.041    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    88.370 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    88.370    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.903 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.903    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    89.029    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.146    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.263    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.380    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.497 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.497    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.614 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.614    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.731 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.731    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.888 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    91.176    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    91.508 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    91.508    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.041 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.041    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    92.364 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    92.929    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    93.235 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    93.897    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    94.021 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    94.866    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    94.990 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    95.330    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    95.454 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    95.454    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.987 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.987    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.104 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.104    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.221 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.221    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    96.440 r  sine_wave/phase_2_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    96.440    sine_wave/p_1_in[24]
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.431    14.760    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[24]/C
                         clock pessimism              0.257    15.017    
                         clock uncertainty           -0.035    14.981    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)        0.109    15.090    sine_wave/phase_2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -96.440    
  -------------------------------------------------------------------
                         slack                                -81.350    

Slack (VIOLATED) :        -81.337ns  (required time - arrival time)
  Source:                 SW_sync[13]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/phase_2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        91.363ns  (logic 54.186ns (59.309%)  route 37.177ns (40.691%))
  Logic Levels:           260  (CARRY4=220 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=30 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.557     5.065    SW_sync[13]/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  SW_sync[13]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  SW_sync[13]/q_reg/Q
                         net (fo=7, routed)           0.707     6.228    SW_sync[13]/q_reg_0[0]
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  SW_sync[13]/resolution_reg[8]_i_6/O
                         net (fo=3, routed)           0.833     7.185    SW_sync[0]/resolution_reg[8]_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  SW_sync[0]/resolution_reg[8]_i_2/O
                         net (fo=12, routed)          0.412     7.721    sine_wave/phase_1_reg[7]_i_23_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.845 r  sine_wave/phase_2[3]_i_15/O
                         net (fo=1, routed)           0.000     7.845    sine_wave/phase_2[3]_i_15_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.243 r  sine_wave/phase_2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.243    sine_wave/phase_2_reg[3]_i_14_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  sine_wave/phase_2_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.357    sine_wave/phase_2_reg[7]_i_28_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  sine_wave/phase_2_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.471    sine_wave/phase_2_reg[31]_i_63_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  sine_wave/phase_2_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.585    sine_wave/phase_2_reg[31]_i_52_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  sine_wave/phase_2_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.699    sine_wave/phase_2_reg[31]_i_39_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.033 f  sine_wave/phase_2_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.657     9.690    sine_wave_n_287
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.303     9.993 r  phase_2[15]_i_613/O
                         net (fo=1, routed)           0.000     9.993    phase_2[15]_i_613_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.525 r  phase_2_reg[15]_i_582/CO[3]
                         net (fo=1, routed)           0.000    10.525    phase_2_reg[15]_i_582_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  phase_2_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    10.639    phase_2_reg[15]_i_680_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.878 r  phase_2_reg[15]_i_749/O[2]
                         net (fo=2, routed)           0.579    11.457    phase_24[31]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.302    11.759 r  phase_2[15]_i_767/O
                         net (fo=1, routed)           0.000    11.759    phase_2[15]_i_767_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.291 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    12.291    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.405 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000    12.405    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.562 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900    13.462    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329    13.791 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000    13.791    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.341 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    14.341    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    14.455    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    15.872    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    15.996 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    15.996    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    16.555    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    16.669    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.940 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    17.426    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    17.799 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    17.799    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.332 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    18.332    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.449 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    18.449    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.566 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    18.566    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.723 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    19.458    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    19.790 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    19.790    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.340 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    20.340    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.454 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    20.454    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.568 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    20.568    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.796 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    21.480    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    21.793 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    21.793    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.326 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    22.326    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    22.443    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.560    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    23.904    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    24.028 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    24.028    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.561 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    24.561    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.678 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    24.678    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.795 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.795    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.912 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    24.912    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.166 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    25.975    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    26.342 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    26.342    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.892 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    26.892    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.006 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    27.006    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.120 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.120    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.234 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    27.234    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.391 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    28.276    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.605 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    28.605    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.155 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    29.155    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.269    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    29.383    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    29.497    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.725 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    30.602    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    30.915 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    30.915    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.465 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    31.465    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.579 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    31.579    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.693 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    31.693    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.807 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    31.807    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.921 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    33.116    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    33.240 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    33.240    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.773 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    33.773    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    33.890    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.007    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.124 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.124    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.241 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.241    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.495 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    35.481    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    35.848 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    35.848    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.398 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    36.398    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.512 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    36.512    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.626 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.626    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.740 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    36.740    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.854 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    36.854    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.011 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    37.994    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    38.323 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    38.323    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.873 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    38.873    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.987 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    38.987    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    39.101    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    39.215    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    39.329    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    40.556    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    40.869 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    40.869    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.419 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    41.419    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.533 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.533    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.647 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    41.647    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.761 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    41.770    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.884    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.998 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    43.006    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    43.130 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    43.130    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.680 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.680    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.794 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    43.794    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.908 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    43.908    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    44.022    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.136    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    44.250    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.521 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    45.595    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    45.968 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    45.968    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.518 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    46.518    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    46.641    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.755 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    46.755    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.869 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    46.869    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.983 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    46.983    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.097 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    47.097    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.254 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    48.193    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    48.522 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    48.522    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.055 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    49.055    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.172 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    49.181    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.298    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    49.415    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.532 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    49.532    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.649 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    49.649    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.878 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    50.688    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    50.998 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    50.998    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.531 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    51.540    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    51.657    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.774 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    51.774    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.891 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    51.891    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.008 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.008    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.125 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.125    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.242 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    53.536    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    53.660 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    53.660    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.210 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    54.210    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    54.333    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.447 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    54.447    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.561 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    54.561    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.675 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    54.675    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.789 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.789    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.903 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    54.903    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.174 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    56.072    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    56.445 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    56.445    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.995 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    56.995    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    57.109    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    57.223    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    57.337    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.451    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    57.565    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.679    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    58.912    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    59.241 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    59.241    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.791 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.791    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.905 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    59.905    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.019 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    60.019    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.133 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    60.142    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.256 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    60.256    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.370 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    60.370    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.484 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.484    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.712 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    61.796    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    62.109 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    62.109    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    62.659    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    62.773    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    62.887    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    63.001    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    63.115    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    63.229    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    63.352    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    64.789    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    64.913 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    64.913    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.446 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.446    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    65.563    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.680    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    65.797    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    65.923    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.040 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    66.040    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.157 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    66.157    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.274 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    66.274    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.528 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    67.318    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    67.685 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    67.685    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.218 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    68.218    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.335 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    68.335    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.452 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.452    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.569 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    68.569    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.686 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    68.686    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.803 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    68.803    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.920 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.920    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.037 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    69.037    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.194 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    70.472    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    70.804 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    70.804    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.354 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    71.354    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.468 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    71.468    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.582 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    71.582    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    71.696    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    71.819    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.933 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.933    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.047 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    72.047    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.161 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    72.161    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.318 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    73.383    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    73.712 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    73.712    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.262 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    74.262    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.376 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.376    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.490 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.490    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.604 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.604    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.718 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    74.727    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    74.841    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    74.955    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    75.069    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.226 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    76.393    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    76.722 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    76.722    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.272    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    77.386    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    77.500    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    77.623    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.737 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    77.737    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.851 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    77.851    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.965 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.965    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.079 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    78.079    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.236 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    79.348    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    79.677 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    79.677    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.227 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    80.227    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.341 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.341    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.455 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.455    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.569 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.569    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.683 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    80.692    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.806 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    80.806    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.920 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    80.920    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.034 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    81.034    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.191 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    82.360    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    82.689 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    82.689    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.222 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.222    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.339 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.339    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.456 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.456    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.573 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.573    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.690 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    83.690    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.807 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.807    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.924 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    83.924    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.041 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    84.050    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.207 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    85.320    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    85.652 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    85.652    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.202 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.202    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.316    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.430 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.430    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.544 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.544    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.658 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.658    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.772 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    86.772    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.886 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.886    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.000 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    87.009    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.166 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    88.041    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    88.370 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    88.370    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.903 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.903    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    89.029    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.146    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.263    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.380    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.497 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.497    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.614 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.614    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.731 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.731    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.888 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    91.176    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    91.508 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    91.508    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.041 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.041    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    92.364 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    92.929    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    93.235 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    93.897    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    94.021 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    94.866    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    94.990 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    95.330    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    95.454 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    95.454    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.987 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.987    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.104 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.104    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    96.427 r  sine_wave/phase_2_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    96.427    sine_wave/p_1_in[21]
    SLICE_X54Y69         FDRE                                         r  sine_wave/phase_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.431    14.760    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  sine_wave/phase_2_reg[21]/C
                         clock pessimism              0.257    15.017    
                         clock uncertainty           -0.035    14.981    
    SLICE_X54Y69         FDRE (Setup_fdre_C_D)        0.109    15.090    sine_wave/phase_2_reg[21]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -96.427    
  -------------------------------------------------------------------
                         slack                                -81.337    

Slack (VIOLATED) :        -81.329ns  (required time - arrival time)
  Source:                 SW_sync[13]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/phase_2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        91.355ns  (logic 54.178ns (59.305%)  route 37.177ns (40.695%))
  Logic Levels:           260  (CARRY4=220 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=30 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.557     5.065    SW_sync[13]/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  SW_sync[13]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.521 f  SW_sync[13]/q_reg/Q
                         net (fo=7, routed)           0.707     6.228    SW_sync[13]/q_reg_0[0]
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  SW_sync[13]/resolution_reg[8]_i_6/O
                         net (fo=3, routed)           0.833     7.185    SW_sync[0]/resolution_reg[8]_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  SW_sync[0]/resolution_reg[8]_i_2/O
                         net (fo=12, routed)          0.412     7.721    sine_wave/phase_1_reg[7]_i_23_0
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124     7.845 r  sine_wave/phase_2[3]_i_15/O
                         net (fo=1, routed)           0.000     7.845    sine_wave/phase_2[3]_i_15_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.243 r  sine_wave/phase_2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.243    sine_wave/phase_2_reg[3]_i_14_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.357 r  sine_wave/phase_2_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.357    sine_wave/phase_2_reg[7]_i_28_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.471 r  sine_wave/phase_2_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.471    sine_wave/phase_2_reg[31]_i_63_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.585 r  sine_wave/phase_2_reg[31]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.585    sine_wave/phase_2_reg[31]_i_52_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.699 r  sine_wave/phase_2_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.699    sine_wave/phase_2_reg[31]_i_39_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.033 f  sine_wave/phase_2_reg[31]_i_29/O[1]
                         net (fo=3, routed)           0.657     9.690    sine_wave_n_287
    SLICE_X51Y72         LUT1 (Prop_lut1_I0_O)        0.303     9.993 r  phase_2[15]_i_613/O
                         net (fo=1, routed)           0.000     9.993    phase_2[15]_i_613_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.525 r  phase_2_reg[15]_i_582/CO[3]
                         net (fo=1, routed)           0.000    10.525    phase_2_reg[15]_i_582_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.639 r  phase_2_reg[15]_i_680/CO[3]
                         net (fo=1, routed)           0.000    10.639    phase_2_reg[15]_i_680_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.878 r  phase_2_reg[15]_i_749/O[2]
                         net (fo=2, routed)           0.579    11.457    phase_24[31]
    SLICE_X51Y78         LUT3 (Prop_lut3_I2_O)        0.302    11.759 r  phase_2[15]_i_767/O
                         net (fo=1, routed)           0.000    11.759    phase_2[15]_i_767_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.291 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    12.291    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.405 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000    12.405    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.562 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900    13.462    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329    13.791 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000    13.791    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.341 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    14.341    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.455 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    14.455    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.569 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    15.872    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    15.996 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    15.996    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.546 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    16.555    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.669 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    16.669    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.940 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    17.426    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    17.799 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    17.799    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.332 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    18.332    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.449 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    18.449    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.566 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    18.566    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.723 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    19.458    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    19.790 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    19.790    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.340 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    20.340    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.454 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    20.454    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.568 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    20.568    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.796 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    21.480    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    21.793 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    21.793    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.326 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    22.326    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.443 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    22.443    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.560 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    22.560    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.677 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    23.904    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    24.028 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    24.028    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.561 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    24.561    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.678 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    24.678    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.795 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    24.795    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.912 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    24.912    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.166 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    25.975    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    26.342 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    26.342    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.892 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    26.892    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.006 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    27.006    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.120 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.120    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.234 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    27.234    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.391 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    28.276    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    28.605 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    28.605    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.155 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    29.155    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.269 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    29.269    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.383 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    29.383    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.497 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    29.497    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.725 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    30.602    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    30.915 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    30.915    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.465 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    31.465    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.579 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    31.579    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.693 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    31.693    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.807 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    31.807    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.921 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    33.116    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    33.240 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    33.240    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.773 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    33.773    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.890 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    33.890    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.007 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    34.007    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.124 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.124    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.241 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    34.241    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.495 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    35.481    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    35.848 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    35.848    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.398 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    36.398    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.512 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    36.512    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.626 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    36.626    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.740 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    36.740    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.854 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    36.854    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.011 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    37.994    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    38.323 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    38.323    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.873 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    38.873    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.987 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    38.987    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.101 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    39.101    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.215 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    39.215    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    39.329    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    40.556    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    40.869 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    40.869    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.419 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    41.419    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.533 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    41.533    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.647 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    41.647    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.761 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    41.770    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.884 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    41.884    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.998 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    43.006    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    43.130 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    43.130    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.680 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    43.680    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.794 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    43.794    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.908 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    43.908    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.022 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    44.022    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.136 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    44.136    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.250 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    44.250    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.521 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    45.595    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    45.968 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    45.968    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.518 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    46.518    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.632 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    46.641    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.755 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    46.755    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.869 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    46.869    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.983 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    46.983    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.097 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    47.097    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.254 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    48.193    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    48.522 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    48.522    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.055 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    49.055    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.172 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    49.181    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.298 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    49.298    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.415 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    49.415    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.532 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    49.532    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.649 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    49.649    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.878 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    50.688    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    50.998 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    50.998    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.531 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    51.540    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.657 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    51.657    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.774 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    51.774    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.891 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    51.891    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.008 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.008    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.125 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    52.125    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.242 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    53.536    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    53.660 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    53.660    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.210 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    54.210    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.324 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    54.333    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.447 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    54.447    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.561 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    54.561    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.675 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    54.675    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.789 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    54.789    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.903 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    54.903    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.174 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    56.072    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    56.445 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    56.445    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.995 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    56.995    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.109 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    57.109    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.223 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    57.223    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.337 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    57.337    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.451 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    57.451    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.565 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    57.565    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.679 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    57.679    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.836 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    58.912    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    59.241 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    59.241    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.791 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.791    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.905 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    59.905    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.019 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    60.019    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.133 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    60.142    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.256 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    60.256    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.370 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    60.370    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.484 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    60.484    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.712 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    61.796    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    62.109 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    62.109    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.659 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    62.659    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.773 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    62.773    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.887 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    62.887    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.001 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    63.001    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.115 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    63.115    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.229 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    63.229    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.343 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    63.352    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.466 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    64.789    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    64.913 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    64.913    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.446 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.446    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.563 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    65.563    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.680 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    65.680    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.797 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    65.797    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.914 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    65.923    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.040 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    66.040    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.157 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    66.157    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.274 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    66.274    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.528 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    67.318    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    67.685 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    67.685    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.218 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    68.218    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.335 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    68.335    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.452 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    68.452    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.569 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    68.569    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.686 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    68.686    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.803 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    68.803    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.920 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    68.920    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.037 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    69.037    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.194 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    70.472    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    70.804 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    70.804    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.354 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    71.354    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.468 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    71.468    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.582 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    71.582    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.696 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    71.696    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.810 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    71.819    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.933 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    71.933    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.047 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    72.047    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.161 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    72.161    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.318 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    73.383    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    73.712 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    73.712    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.262 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    74.262    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.376 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    74.376    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.490 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    74.490    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.604 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    74.604    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.718 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    74.727    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.841 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    74.841    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.955 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    74.955    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.069 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    75.069    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.226 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    76.393    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    76.722 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    76.722    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.272 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    77.272    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.386 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    77.386    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.500 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    77.500    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.614 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    77.623    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.737 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    77.737    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.851 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    77.851    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.965 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    77.965    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.079 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    78.079    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.236 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    79.348    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    79.677 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    79.677    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.227 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    80.227    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.341 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.341    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.455 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.455    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.569 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.569    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.683 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    80.692    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.806 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    80.806    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.920 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    80.920    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.034 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    81.034    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.191 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    82.360    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    82.689 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    82.689    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.222 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    83.222    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.339 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    83.339    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.456 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.456    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.573 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.573    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.690 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    83.690    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.807 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    83.807    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.924 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    83.924    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.041 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    84.050    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.207 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    85.320    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    85.652 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    85.652    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.202 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    86.202    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.316 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.316    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.430 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.430    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.544 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.544    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.658 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.658    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.772 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    86.772    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.886 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.886    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.000 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    87.009    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.166 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    88.041    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    88.370 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    88.370    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.903 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    88.903    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.020 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    89.029    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.146    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    89.263    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    89.380    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.497 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    89.497    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.614 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.614    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.731 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.731    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.888 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    91.176    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    91.508 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    91.508    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.041 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.041    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    92.364 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    92.929    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    93.235 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    93.897    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    94.021 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    94.866    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    94.990 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    95.330    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    95.454 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    95.454    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.987 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.987    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.104 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.104    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    96.419 r  sine_wave/phase_2_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    96.419    sine_wave/p_1_in[23]
    SLICE_X54Y69         FDRE                                         r  sine_wave/phase_2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.431    14.760    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  sine_wave/phase_2_reg[23]/C
                         clock pessimism              0.257    15.017    
                         clock uncertainty           -0.035    14.981    
    SLICE_X54Y69         FDRE (Setup_fdre_C_D)        0.109    15.090    sine_wave/phase_2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -96.419    
  -------------------------------------------------------------------
                         slack                                -81.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SW_sync[3]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_sync[3]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.562     1.430    SW_sync[3]/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  SW_sync[3]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.128     1.558 r  SW_sync[3]/ff2_reg/Q
                         net (fo=2, routed)           0.075     1.634    SW_sync[3]/ff2
    SLICE_X48Y60         LUT4 (Prop_lut4_I2_O)        0.099     1.733 r  SW_sync[3]/q_i_1__2/O
                         net (fo=1, routed)           0.000     1.733    SW_sync[3]/q_i_1__2_n_0
    SLICE_X48Y60         FDRE                                         r  SW_sync[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.831     1.945    SW_sync[3]/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  SW_sync[3]/q_reg/C
                         clock pessimism             -0.515     1.430    
    SLICE_X48Y60         FDRE (Hold_fdre_C_D)         0.092     1.522    SW_sync[3]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sine_wave/phase_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/sample_2_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.948%)  route 0.305ns (65.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.560     1.428    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  sine_wave/phase_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  sine_wave/phase_2_reg[6]/Q
                         net (fo=3, routed)           0.305     1.898    sine_wave/phase_2[6]
    RAMB18_X1Y26         RAMB18E1                                     r  sine_wave/sample_2_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.867     1.981    sine_wave/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  sine_wave/sample_2_reg/CLKARDCLK
                         clock pessimism             -0.479     1.502    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.685    sine_wave/sample_2_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 sine_wave/phase_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/sample_2_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.293%)  route 0.314ns (65.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.560     1.428    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  sine_wave/phase_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  sine_wave/phase_2_reg[5]/Q
                         net (fo=3, routed)           0.314     1.907    sine_wave/phase_2[5]
    RAMB18_X1Y26         RAMB18E1                                     r  sine_wave/sample_2_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.867     1.981    sine_wave/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  sine_wave/sample_2_reg/CLKARDCLK
                         clock pessimism             -0.479     1.502    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.685    sine_wave/sample_2_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sine_wave/phase_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/sample_2_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.709%)  route 0.323ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.560     1.428    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sine_wave/phase_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  sine_wave/phase_2_reg[0]/Q
                         net (fo=2, routed)           0.323     1.915    sine_wave/phase_2[0]
    RAMB18_X1Y26         RAMB18E1                                     r  sine_wave/sample_2_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.867     1.981    sine_wave/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  sine_wave/sample_2_reg/CLKARDCLK
                         clock pessimism             -0.479     1.502    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.685    sine_wave/sample_2_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sine_wave/phase_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/sample_2_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.451%)  route 0.326ns (66.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.560     1.428    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sine_wave/phase_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  sine_wave/phase_2_reg[1]/Q
                         net (fo=3, routed)           0.326     1.919    sine_wave/phase_2[1]
    RAMB18_X1Y26         RAMB18E1                                     r  sine_wave/sample_2_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.867     1.981    sine_wave/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  sine_wave/sample_2_reg/CLKARDCLK
                         clock pessimism             -0.479     1.502    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.685    sine_wave/sample_2_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sine_wave/phase_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/sample_2_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.421%)  route 0.327ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.560     1.428    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sine_wave/phase_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  sine_wave/phase_2_reg[2]/Q
                         net (fo=3, routed)           0.327     1.919    sine_wave/phase_2[2]
    RAMB18_X1Y26         RAMB18E1                                     r  sine_wave/sample_2_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.867     1.981    sine_wave/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  sine_wave/sample_2_reg/CLKARDCLK
                         clock pessimism             -0.479     1.502    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.685    sine_wave/sample_2_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sine_wave/phase_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_wave/sample_2_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.368%)  route 0.327ns (66.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.560     1.428    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  sine_wave/phase_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  sine_wave/phase_2_reg[7]/Q
                         net (fo=3, routed)           0.327     1.920    sine_wave/phase_2[7]
    RAMB18_X1Y26         RAMB18E1                                     r  sine_wave/sample_2_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.867     1.981    sine_wave/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  sine_wave/sample_2_reg/CLKARDCLK
                         clock pessimism             -0.479     1.502    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.685    sine_wave/sample_2_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 SW_sync[14]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_sync[14]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.235%)  route 0.145ns (43.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.563     1.431    SW_sync[14]/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  SW_sync[14]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  SW_sync[14]/q_reg/Q
                         net (fo=5, routed)           0.145     1.717    SW_sync[14]/sel0[0]
    SLICE_X51Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.762 r  SW_sync[14]/q_i_1__13/O
                         net (fo=1, routed)           0.000     1.762    SW_sync[14]/q_i_1__13_n_0
    SLICE_X51Y58         FDRE                                         r  SW_sync[14]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.833     1.947    SW_sync[14]/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  SW_sync[14]/q_reg/C
                         clock pessimism             -0.516     1.431    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.092     1.523    SW_sync[14]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SW_sync[15]/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_sync[15]/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.562     1.430    SW_sync[15]/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  SW_sync[15]/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  SW_sync[15]/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.680    SW_sync[15]/counter_reg_n_0_[3]
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  SW_sync[15]/counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.788    SW_sync[15]/counter_reg[0]_i_3_n_4
    SLICE_X53Y60         FDRE                                         r  SW_sync[15]/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.832     1.946    SW_sync[15]/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  SW_sync[15]/counter_reg[3]/C
                         clock pessimism             -0.516     1.430    
    SLICE_X53Y60         FDRE (Hold_fdre_C_D)         0.105     1.535    SW_sync[15]/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SW_sync[15]/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_sync[15]/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.562     1.430    SW_sync[15]/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  SW_sync[15]/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  SW_sync[15]/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.680    SW_sync[15]/counter_reg_n_0_[7]
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  SW_sync[15]/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.788    SW_sync[15]/counter_reg[4]_i_1__1_n_4
    SLICE_X53Y61         FDRE                                         r  SW_sync[15]/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.832     1.946    SW_sync[15]/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  SW_sync[15]/counter_reg[7]/C
                         clock pessimism             -0.516     1.430    
    SLICE_X53Y61         FDRE (Hold_fdre_C_D)         0.105     1.535    SW_sync[15]/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24   sine_wave/sample_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26   sine_wave/sample_2_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y58   SW_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y60   SW_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y60   SW_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y61   SW_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y61   SW_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y61   SW_sync[0]/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y61   SW_sync[0]/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y58   SW_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y58   SW_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60   SW_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60   SW_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60   SW_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60   SW_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y61   SW_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y61   SW_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y61   SW_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y61   SW_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y58   SW_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y58   SW_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60   SW_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60   SW_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60   SW_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y60   SW_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y61   SW_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y61   SW_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y61   SW_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y61   SW_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sine_wave/outR_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPKL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.785ns  (logic 4.068ns (52.254%)  route 3.717ns (47.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.547     5.055    sine_wave/clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  sine_wave/outR_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518     5.573 r  sine_wave/outR_reg_lopt_replica/Q
                         net (fo=1, routed)           3.717     9.290    lopt
    B13                  OBUF (Prop_obuf_I_O)         3.550    12.840 r  SPKL_OBUF_inst/O
                         net (fo=0)                   0.000    12.840    SPKL
    B13                                                               r  SPKL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sine_wave/outR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPKR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.575ns  (logic 4.068ns (53.699%)  route 3.507ns (46.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.547     5.055    sine_wave/clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  sine_wave/outR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.518     5.573 r  sine_wave/outR_reg/Q
                         net (fo=1, routed)           3.507     9.080    SPKL_OBUF
    B14                  OBUF (Prop_obuf_I_O)         3.550    12.630 r  SPKR_OBUF_inst/O
                         net (fo=0)                   0.000    12.630    SPKR
    B14                                                               r  SPKR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.032ns  (logic 3.721ns (52.921%)  route 3.311ns (47.079%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.625     5.133    hex/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  hex/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  hex/counter_reg[15]/Q
                         net (fo=5, routed)           0.961     6.550    hex/p_0_in[0]
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.152     6.702 r  hex/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.349     9.052    hex_grid_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.113    12.165 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.165    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.939ns  (logic 3.496ns (50.390%)  route 3.442ns (49.610%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.625     5.133    hex/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  hex/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  hex/counter_reg[15]/Q
                         net (fo=5, routed)           0.960     6.549    hex/p_0_in[0]
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.673 r  hex/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.482     9.155    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         2.916    12.072 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.072    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.610ns  (logic 3.723ns (56.324%)  route 2.887ns (43.676%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.625     5.133    hex/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  hex/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  hex/counter_reg[15]/Q
                         net (fo=5, routed)           0.960     6.549    hex/p_0_in[0]
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.152     6.701 r  hex/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.927     8.628    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.115    11.743 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.743    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 3.480ns (53.527%)  route 3.022ns (46.473%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.625     5.133    hex/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  hex/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  hex/counter_reg[15]/Q
                         net (fo=5, routed)           0.961     6.550    hex/p_0_in[0]
    SLICE_X65Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.674 r  hex/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.060     8.735    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    11.635 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.635    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[11]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resolution_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.822ns  (logic 0.890ns (23.288%)  route 2.932ns (76.712%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.556     5.064    SW_sync[11]/clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  SW_sync[11]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  SW_sync[11]/q_reg/Q
                         net (fo=7, routed)           1.113     6.695    SW_sync[13]/sel0[10]
    SLICE_X55Y59         LUT4 (Prop_lut4_I3_O)        0.124     6.819 f  SW_sync[13]/resolution_reg[4]_i_3/O
                         net (fo=2, routed)           0.542     7.361    SW_sync[13]/resolution_reg[4]_i_3_n_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.485 r  SW_sync[13]/resolution_reg[4]_i_2/O
                         net (fo=1, routed)           0.937     8.421    SW_sync[6]/resolution_reg[4]
    SLICE_X55Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.545 r  SW_sync[6]/resolution_reg[4]_i_1/O
                         net (fo=1, routed)           0.340     8.886    resolution__0[4]
    SLICE_X55Y62         LDCE                                         r  resolution_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[6]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resolution_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.788ns  (logic 0.930ns (24.549%)  route 2.858ns (75.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.557     5.065    SW_sync[6]/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  SW_sync[6]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  SW_sync[6]/q_reg/Q
                         net (fo=7, routed)           1.592     7.113    SW_sync[6]/q_reg_0[0]
    SLICE_X54Y62         LUT2 (Prop_lut2_I0_O)        0.146     7.259 r  SW_sync[6]/resolution_reg[6]_i_3/O
                         net (fo=4, routed)           0.887     8.146    SW_sync[2]/resolution_reg[1]_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.328     8.474 r  SW_sync[2]/resolution_reg[1]_i_1/O
                         net (fo=1, routed)           0.379     8.853    resolution__0[1]
    SLICE_X54Y62         LDCE                                         r  resolution_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[11]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resolution_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.647ns  (logic 0.890ns (24.405%)  route 2.757ns (75.595%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.556     5.064    SW_sync[11]/clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  SW_sync[11]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  SW_sync[11]/q_reg/Q
                         net (fo=7, routed)           1.055     6.637    SW_sync[10]/sel0[6]
    SLICE_X55Y61         LUT2 (Prop_lut2_I1_O)        0.124     6.761 r  SW_sync[10]/resolution_reg[0]_i_4/O
                         net (fo=3, routed)           0.881     7.642    SW_sync[9]/resolution_reg[3]_i_1
    SLICE_X54Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.766 r  SW_sync[9]/resolution_reg[3]_i_2/O
                         net (fo=1, routed)           0.821     8.587    SW_sync[2]/resolution_reg[3]
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.711 r  SW_sync[2]/resolution_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.711    resolution__0[3]
    SLICE_X54Y61         LDCE                                         r  resolution_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[4]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resolution_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.629ns  (logic 0.994ns (27.390%)  route 2.635ns (72.610%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.558     5.066    SW_sync[4]/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  SW_sync[4]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  SW_sync[4]/q_reg/Q
                         net (fo=10, routed)          1.294     6.878    SW_sync[2]/sel0[2]
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.150     7.028 r  SW_sync[2]/resolution_reg[0]_i_2/O
                         net (fo=1, routed)           1.000     8.029    SW_sync[15]/resolution_reg[0]_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I3_O)        0.326     8.355 r  SW_sync[15]/resolution_reg[0]_i_1/O
                         net (fo=1, routed)           0.340     8.695    resolution__0[0]
    SLICE_X55Y60         LDCE                                         r  resolution_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resolution_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.209ns (41.637%)  route 0.293ns (58.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.563     1.431    SW_sync[1]/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  SW_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.595 f  SW_sync[1]/q_reg/Q
                         net (fo=11, routed)          0.293     1.888    SW_sync[1]/sel0[0]
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.933 r  SW_sync[1]/resolution_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.933    resolution__0[5]
    SLICE_X55Y59         LDCE                                         r  resolution_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resolution_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.209ns (41.157%)  route 0.299ns (58.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.563     1.431    SW_sync[1]/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  SW_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.595 f  SW_sync[1]/q_reg/Q
                         net (fo=11, routed)          0.299     1.894    SW_sync[2]/sel0[0]
    SLICE_X54Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.939 r  SW_sync[2]/resolution_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.939    resolution__0[3]
    SLICE_X54Y61         LDCE                                         r  resolution_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resolution_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.186ns (32.540%)  route 0.386ns (67.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.562     1.430    SW_sync[3]/clk_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  SW_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     1.571 f  SW_sync[3]/q_reg/Q
                         net (fo=10, routed)          0.386     1.957    SW_sync[13]/sel0[2]
    SLICE_X55Y60         LUT6 (Prop_lut6_I3_O)        0.045     2.002 r  SW_sync[13]/resolution_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.002    resolution__0[2]
    SLICE_X55Y60         LDCE                                         r  resolution_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resolution_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.209ns (36.353%)  route 0.366ns (63.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.563     1.431    SW_sync[1]/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  SW_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  SW_sync[1]/q_reg/Q
                         net (fo=11, routed)          0.366     1.961    SW_sync[1]/sel0[0]
    SLICE_X55Y62         LUT6 (Prop_lut6_I0_O)        0.045     2.006 r  SW_sync[1]/resolution_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.006    resolution__0[6]
    SLICE_X55Y62         LDCE                                         r  resolution_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[15]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resolution_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.186ns (28.415%)  route 0.469ns (71.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.563     1.431    SW_sync[15]/clk_IBUF_BUFG
    SLICE_X48Y58         FDRE                                         r  SW_sync[15]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  SW_sync[15]/q_reg/Q
                         net (fo=5, routed)           0.355     1.928    SW_sync[15]/sel0[0]
    SLICE_X55Y60         LUT6 (Prop_lut6_I0_O)        0.045     1.973 r  SW_sync[15]/resolution_reg[0]_i_1/O
                         net (fo=1, routed)           0.113     2.086    resolution__0[0]
    SLICE_X55Y60         LDCE                                         r  resolution_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resolution_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.091%)  route 0.476ns (71.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.563     1.431    SW_sync[2]/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  SW_sync[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  SW_sync[2]/q_reg/Q
                         net (fo=12, routed)          0.238     1.810    SW_sync[10]/sel0[2]
    SLICE_X48Y60         LUT4 (Prop_lut4_I2_O)        0.045     1.855 r  SW_sync[10]/resolution_reg[8]_i_1/O
                         net (fo=1, routed)           0.238     2.093    resolution__0[8]
    SLICE_X48Y61         LDCE                                         r  resolution_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resolution_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.686ns  (logic 0.186ns (27.104%)  route 0.500ns (72.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.563     1.431    SW_sync[2]/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  SW_sync[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     1.572 f  SW_sync[2]/q_reg/Q
                         net (fo=12, routed)          0.387     1.959    SW_sync[6]/sel0[1]
    SLICE_X55Y62         LUT6 (Prop_lut6_I3_O)        0.045     2.004 r  SW_sync[6]/resolution_reg[4]_i_1/O
                         net (fo=1, routed)           0.113     2.118    resolution__0[4]
    SLICE_X55Y62         LDCE                                         r  resolution_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resolution_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.209ns (30.075%)  route 0.486ns (69.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.563     1.431    SW_sync[1]/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  SW_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.595 f  SW_sync[1]/q_reg/Q
                         net (fo=11, routed)          0.370     1.965    SW_sync[2]/sel0[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I3_O)        0.045     2.010 r  SW_sync[2]/resolution_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     2.126    resolution__0[1]
    SLICE_X54Y62         LDCE                                         r  resolution_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[10]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            harmonics_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.750ns  (logic 0.209ns (27.853%)  route 0.541ns (72.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.562     1.430    SW_sync[10]/clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  SW_sync[10]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  SW_sync[10]/q_reg/Q
                         net (fo=9, routed)           0.285     1.879    SW_sync[13]/sel0[9]
    SLICE_X54Y61         LUT5 (Prop_lut5_I3_O)        0.045     1.924 r  SW_sync[13]/harmonics_reg_i_1/O
                         net (fo=1, routed)           0.257     2.181    harmonics__0
    SLICE_X51Y61         LDCE                                         r  harmonics_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[4]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resolution_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.845ns  (logic 0.209ns (24.744%)  route 0.636ns (75.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.563     1.431    SW_sync[4]/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  SW_sync[4]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  SW_sync[4]/q_reg/Q
                         net (fo=10, routed)          0.459     2.055    SW_sync[13]/sel0[3]
    SLICE_X54Y61         LUT5 (Prop_lut5_I1_O)        0.045     2.100 r  SW_sync[13]/resolution_reg[7]_i_1/O
                         net (fo=1, routed)           0.176     2.276    resolution__0[7]
    SLICE_X54Y61         LDCE                                         r  resolution_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resolution_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        91.144ns  (logic 51.532ns (56.539%)  route 39.612ns (43.461%))
  Logic Levels:           250  (CARRY4=213 LDCE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=30 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         LDCE                         0.000     0.000 r  resolution_reg[3]/G
    SLICE_X54Y61         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  resolution_reg[3]/Q
                         net (fo=76, routed)          5.623     6.248    resolution[3]
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  phase_2[15]_i_764/O
                         net (fo=1, routed)           0.000     6.372    phase_2[15]_i_764_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.773 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000     6.773    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000     6.887    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900     7.944    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329     8.273 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000     8.273    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000     8.823    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.937 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000     8.937    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.051 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    10.355    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    10.479 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    10.479    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.029 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    11.038    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    11.152    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.423 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    11.908    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    12.281 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    12.281    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.814 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    12.814    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.931 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    12.931    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.048 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    13.048    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.205 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    13.941    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    14.273 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    14.273    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.823 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    14.823    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    14.937    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.051    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.279 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    15.962    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    16.275 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    16.275    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.808 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    16.808    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    16.925    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    17.042    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    18.387    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.511 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    18.511    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.044 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    19.044    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.161 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    19.161    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.278 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    19.278    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.395 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.395    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.649 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    20.458    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    20.825 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    20.825    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.375 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    21.375    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.489 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    21.489    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.603 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.603    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.717 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    21.717    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.874 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    22.758    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    23.087 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    23.087    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.637 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    23.637    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    23.751    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    23.865    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    23.979    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.207 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    25.085    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    25.398 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    25.398    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    25.948    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    26.062    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    26.176    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    26.290    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    27.598    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    27.722 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    27.722    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.255 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    28.255    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.372 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    28.372    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.489 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    28.489    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    28.606    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    28.723    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.977 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    29.963    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    30.330 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    30.330    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.880 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    30.880    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.994 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    30.994    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.108 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    31.108    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.222 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.222    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.336 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    31.336    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.493 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    32.477    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    32.806 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    32.806    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.356 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    33.356    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.470 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    33.470    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.584 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    33.584    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.698 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    33.698    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    33.812    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.040 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    35.038    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    35.351 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    35.351    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.901 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    35.901    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    36.015    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    36.129    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    36.252    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.366 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.366    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.480 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    37.489    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    37.613    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.163 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    38.163    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.277 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    38.277    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.391 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    38.391    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.505 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    38.505    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.619 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    38.619    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.733 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    38.733    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.004 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    40.078    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    40.451 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    40.451    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.001 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    41.001    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.115 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    41.124    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    41.238    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.352    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    41.466    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    41.580    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.737 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    42.676    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    43.005 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    43.005    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.538 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    43.538    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.655 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    43.664    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.781 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    43.781    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.898 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    43.898    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.015 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.015    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.132 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    44.132    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.361 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    45.171    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    45.481 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    45.481    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.014 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    46.023    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.140 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    46.140    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.257 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    46.257    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.374    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    46.491    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.608 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    46.608    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.725 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    48.019    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.143 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    48.143    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.693 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    48.693    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.807 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    48.816    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.930 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    48.930    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.044 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    49.044    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.158 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    49.158    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.272 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    49.272    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.386 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.386    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.657 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    50.554    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    50.927 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    50.927    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.477 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    51.477    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.591 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    51.591    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.705 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    51.705    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.819 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    51.819    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.933 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    51.933    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.047 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.047    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.161 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    52.161    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.318 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    53.395    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    53.724 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    53.724    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.274 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.274    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.388 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    54.388    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.502 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    54.502    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.616 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    54.625    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    54.739    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.853    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    54.967    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.195 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    56.279    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    56.592 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    56.592    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    57.142    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    57.256    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.370    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    57.484    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.598    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    57.712    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.826 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    57.835    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.949 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    59.271    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    59.395 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    59.395    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.928 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    59.928    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.045 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    60.045    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.162 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    60.162    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.279 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    60.279    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.396 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    60.405    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.522 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    60.522    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.639 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.639    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.756 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    60.756    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.010 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    61.801    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    62.168 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    62.168    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.701 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    62.701    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.818 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    62.818    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.935 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.935    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.052 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.052    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.169 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    63.169    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.286 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.286    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.403 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    63.403    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.520 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    63.520    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.677 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    64.955    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    65.287 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    65.287    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    65.837    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    65.951    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    66.065    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    66.179    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    66.302    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.416 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    66.416    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.530 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    66.530    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.644 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    66.644    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    67.866    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    68.195 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    68.195    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.745 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.745    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.859 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.859    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.973 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    68.973    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.087 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    69.087    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.201 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    69.210    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.324 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    69.324    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.438 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.438    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.552 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    69.552    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.709 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    70.876    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    71.205 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    71.205    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    71.755    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.869    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.983    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    72.106    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.220 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    72.220    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.334 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    72.334    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.448 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.448    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.562 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    72.562    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.719 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    73.831    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    74.160 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    74.160    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.710 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.710    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.824 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.824    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.938 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.938    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.052 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    75.052    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.166 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    75.175    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.289 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.289    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.403 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    75.403    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.517 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.517    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.674 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    76.843    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    77.172 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    77.172    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.705 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.705    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.822 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.822    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.939 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.939    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.056 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.056    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.173 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.173    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.290 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    78.290    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.407 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    78.407    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.524 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    78.533    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.690 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    79.803    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    80.135 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    80.135    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.685 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.685    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.799 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.799    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.913 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.913    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.027    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.141    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.255    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.369    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    81.492    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.649 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    82.523    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    82.852 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    82.852    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.385 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.385    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.502 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    83.511    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.628 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.628    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.745 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.745    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.862 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    83.862    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.979 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.979    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.096 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.096    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.213 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.213    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.370 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    85.659    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    85.991 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    85.991    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.524 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.524    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    86.847 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    87.412    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    87.718 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    88.379    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    88.503 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    89.348    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    89.472 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    89.813    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    89.937 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    89.937    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.470 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.470    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.587 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.587    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.704 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.704    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.821 r  sine_wave/phase_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.821    sine_wave/phase_2_reg[27]_i_1_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    91.144 r  sine_wave/phase_2_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    91.144    sine_wave/p_1_in[29]
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.430     4.759    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[29]/C

Slack:                    inf
  Source:                 resolution_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        91.136ns  (logic 51.524ns (56.535%)  route 39.612ns (43.465%))
  Logic Levels:           250  (CARRY4=213 LDCE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=30 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         LDCE                         0.000     0.000 r  resolution_reg[3]/G
    SLICE_X54Y61         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  resolution_reg[3]/Q
                         net (fo=76, routed)          5.623     6.248    resolution[3]
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  phase_2[15]_i_764/O
                         net (fo=1, routed)           0.000     6.372    phase_2[15]_i_764_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.773 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000     6.773    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000     6.887    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900     7.944    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329     8.273 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000     8.273    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000     8.823    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.937 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000     8.937    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.051 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    10.355    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    10.479 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    10.479    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.029 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    11.038    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    11.152    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.423 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    11.908    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    12.281 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    12.281    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.814 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    12.814    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.931 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    12.931    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.048 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    13.048    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.205 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    13.941    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    14.273 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    14.273    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.823 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    14.823    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    14.937    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.051    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.279 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    15.962    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    16.275 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    16.275    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.808 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    16.808    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    16.925    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    17.042    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    18.387    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.511 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    18.511    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.044 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    19.044    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.161 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    19.161    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.278 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    19.278    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.395 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.395    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.649 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    20.458    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    20.825 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    20.825    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.375 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    21.375    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.489 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    21.489    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.603 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.603    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.717 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    21.717    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.874 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    22.758    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    23.087 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    23.087    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.637 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    23.637    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    23.751    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    23.865    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    23.979    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.207 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    25.085    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    25.398 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    25.398    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    25.948    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    26.062    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    26.176    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    26.290    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    27.598    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    27.722 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    27.722    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.255 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    28.255    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.372 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    28.372    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.489 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    28.489    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    28.606    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    28.723    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.977 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    29.963    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    30.330 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    30.330    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.880 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    30.880    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.994 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    30.994    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.108 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    31.108    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.222 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.222    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.336 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    31.336    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.493 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    32.477    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    32.806 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    32.806    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.356 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    33.356    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.470 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    33.470    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.584 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    33.584    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.698 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    33.698    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    33.812    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.040 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    35.038    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    35.351 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    35.351    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.901 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    35.901    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    36.015    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    36.129    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    36.252    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.366 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.366    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.480 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    37.489    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    37.613    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.163 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    38.163    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.277 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    38.277    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.391 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    38.391    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.505 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    38.505    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.619 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    38.619    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.733 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    38.733    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.004 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    40.078    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    40.451 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    40.451    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.001 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    41.001    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.115 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    41.124    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    41.238    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.352    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    41.466    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    41.580    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.737 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    42.676    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    43.005 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    43.005    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.538 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    43.538    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.655 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    43.664    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.781 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    43.781    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.898 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    43.898    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.015 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.015    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.132 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    44.132    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.361 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    45.171    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    45.481 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    45.481    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.014 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    46.023    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.140 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    46.140    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.257 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    46.257    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.374    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    46.491    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.608 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    46.608    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.725 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    48.019    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.143 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    48.143    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.693 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    48.693    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.807 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    48.816    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.930 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    48.930    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.044 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    49.044    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.158 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    49.158    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.272 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    49.272    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.386 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.386    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.657 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    50.554    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    50.927 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    50.927    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.477 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    51.477    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.591 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    51.591    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.705 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    51.705    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.819 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    51.819    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.933 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    51.933    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.047 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.047    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.161 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    52.161    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.318 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    53.395    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    53.724 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    53.724    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.274 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.274    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.388 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    54.388    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.502 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    54.502    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.616 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    54.625    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    54.739    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.853    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    54.967    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.195 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    56.279    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    56.592 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    56.592    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    57.142    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    57.256    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.370    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    57.484    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.598    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    57.712    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.826 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    57.835    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.949 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    59.271    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    59.395 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    59.395    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.928 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    59.928    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.045 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    60.045    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.162 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    60.162    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.279 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    60.279    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.396 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    60.405    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.522 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    60.522    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.639 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.639    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.756 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    60.756    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.010 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    61.801    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    62.168 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    62.168    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.701 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    62.701    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.818 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    62.818    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.935 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.935    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.052 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.052    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.169 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    63.169    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.286 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.286    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.403 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    63.403    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.520 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    63.520    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.677 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    64.955    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    65.287 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    65.287    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    65.837    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    65.951    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    66.065    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    66.179    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    66.302    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.416 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    66.416    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.530 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    66.530    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.644 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    66.644    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    67.866    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    68.195 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    68.195    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.745 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.745    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.859 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.859    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.973 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    68.973    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.087 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    69.087    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.201 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    69.210    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.324 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    69.324    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.438 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.438    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.552 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    69.552    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.709 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    70.876    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    71.205 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    71.205    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    71.755    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.869    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.983    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    72.106    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.220 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    72.220    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.334 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    72.334    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.448 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.448    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.562 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    72.562    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.719 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    73.831    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    74.160 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    74.160    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.710 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.710    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.824 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.824    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.938 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.938    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.052 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    75.052    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.166 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    75.175    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.289 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.289    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.403 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    75.403    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.517 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.517    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.674 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    76.843    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    77.172 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    77.172    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.705 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.705    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.822 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.822    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.939 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.939    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.056 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.056    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.173 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.173    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.290 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    78.290    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.407 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    78.407    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.524 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    78.533    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.690 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    79.803    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    80.135 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    80.135    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.685 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.685    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.799 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.799    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.913 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.913    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.027    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.141    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.255    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.369    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    81.492    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.649 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    82.523    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    82.852 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    82.852    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.385 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.385    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.502 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    83.511    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.628 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.628    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.745 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.745    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.862 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    83.862    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.979 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.979    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.096 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.096    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.213 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.213    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.370 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    85.659    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    85.991 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    85.991    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.524 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.524    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    86.847 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    87.412    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    87.718 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    88.379    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    88.503 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    89.348    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    89.472 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    89.813    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    89.937 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    89.937    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.470 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.470    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.587 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.587    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.704 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.704    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.821 r  sine_wave/phase_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.821    sine_wave/phase_2_reg[27]_i_1_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    91.136 r  sine_wave/phase_2_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    91.136    sine_wave/p_1_in[31]
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.430     4.759    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[31]/C

Slack:                    inf
  Source:                 resolution_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        91.060ns  (logic 51.448ns (56.499%)  route 39.612ns (43.501%))
  Logic Levels:           250  (CARRY4=213 LDCE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=30 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         LDCE                         0.000     0.000 r  resolution_reg[3]/G
    SLICE_X54Y61         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  resolution_reg[3]/Q
                         net (fo=76, routed)          5.623     6.248    resolution[3]
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  phase_2[15]_i_764/O
                         net (fo=1, routed)           0.000     6.372    phase_2[15]_i_764_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.773 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000     6.773    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000     6.887    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900     7.944    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329     8.273 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000     8.273    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000     8.823    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.937 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000     8.937    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.051 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    10.355    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    10.479 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    10.479    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.029 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    11.038    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    11.152    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.423 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    11.908    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    12.281 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    12.281    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.814 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    12.814    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.931 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    12.931    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.048 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    13.048    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.205 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    13.941    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    14.273 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    14.273    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.823 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    14.823    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    14.937    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.051    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.279 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    15.962    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    16.275 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    16.275    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.808 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    16.808    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    16.925    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    17.042    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    18.387    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.511 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    18.511    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.044 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    19.044    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.161 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    19.161    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.278 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    19.278    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.395 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.395    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.649 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    20.458    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    20.825 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    20.825    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.375 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    21.375    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.489 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    21.489    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.603 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.603    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.717 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    21.717    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.874 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    22.758    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    23.087 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    23.087    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.637 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    23.637    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    23.751    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    23.865    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    23.979    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.207 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    25.085    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    25.398 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    25.398    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    25.948    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    26.062    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    26.176    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    26.290    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    27.598    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    27.722 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    27.722    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.255 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    28.255    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.372 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    28.372    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.489 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    28.489    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    28.606    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    28.723    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.977 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    29.963    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    30.330 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    30.330    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.880 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    30.880    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.994 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    30.994    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.108 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    31.108    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.222 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.222    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.336 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    31.336    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.493 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    32.477    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    32.806 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    32.806    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.356 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    33.356    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.470 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    33.470    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.584 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    33.584    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.698 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    33.698    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    33.812    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.040 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    35.038    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    35.351 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    35.351    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.901 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    35.901    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    36.015    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    36.129    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    36.252    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.366 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.366    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.480 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    37.489    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    37.613    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.163 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    38.163    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.277 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    38.277    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.391 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    38.391    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.505 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    38.505    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.619 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    38.619    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.733 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    38.733    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.004 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    40.078    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    40.451 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    40.451    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.001 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    41.001    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.115 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    41.124    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    41.238    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.352    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    41.466    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    41.580    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.737 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    42.676    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    43.005 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    43.005    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.538 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    43.538    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.655 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    43.664    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.781 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    43.781    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.898 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    43.898    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.015 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.015    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.132 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    44.132    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.361 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    45.171    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    45.481 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    45.481    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.014 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    46.023    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.140 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    46.140    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.257 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    46.257    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.374    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    46.491    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.608 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    46.608    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.725 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    48.019    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.143 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    48.143    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.693 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    48.693    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.807 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    48.816    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.930 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    48.930    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.044 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    49.044    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.158 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    49.158    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.272 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    49.272    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.386 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.386    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.657 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    50.554    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    50.927 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    50.927    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.477 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    51.477    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.591 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    51.591    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.705 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    51.705    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.819 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    51.819    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.933 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    51.933    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.047 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.047    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.161 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    52.161    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.318 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    53.395    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    53.724 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    53.724    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.274 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.274    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.388 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    54.388    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.502 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    54.502    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.616 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    54.625    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    54.739    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.853    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    54.967    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.195 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    56.279    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    56.592 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    56.592    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    57.142    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    57.256    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.370    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    57.484    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.598    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    57.712    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.826 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    57.835    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.949 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    59.271    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    59.395 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    59.395    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.928 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    59.928    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.045 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    60.045    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.162 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    60.162    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.279 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    60.279    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.396 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    60.405    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.522 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    60.522    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.639 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.639    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.756 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    60.756    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.010 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    61.801    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    62.168 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    62.168    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.701 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    62.701    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.818 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    62.818    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.935 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.935    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.052 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.052    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.169 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    63.169    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.286 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.286    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.403 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    63.403    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.520 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    63.520    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.677 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    64.955    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    65.287 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    65.287    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    65.837    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    65.951    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    66.065    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    66.179    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    66.302    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.416 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    66.416    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.530 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    66.530    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.644 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    66.644    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    67.866    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    68.195 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    68.195    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.745 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.745    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.859 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.859    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.973 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    68.973    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.087 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    69.087    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.201 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    69.210    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.324 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    69.324    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.438 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.438    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.552 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    69.552    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.709 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    70.876    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    71.205 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    71.205    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    71.755    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.869    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.983    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    72.106    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.220 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    72.220    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.334 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    72.334    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.448 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.448    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.562 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    72.562    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.719 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    73.831    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    74.160 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    74.160    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.710 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.710    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.824 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.824    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.938 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.938    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.052 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    75.052    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.166 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    75.175    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.289 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.289    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.403 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    75.403    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.517 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.517    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.674 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    76.843    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    77.172 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    77.172    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.705 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.705    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.822 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.822    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.939 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.939    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.056 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.056    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.173 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.173    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.290 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    78.290    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.407 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    78.407    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.524 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    78.533    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.690 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    79.803    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    80.135 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    80.135    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.685 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.685    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.799 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.799    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.913 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.913    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.027    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.141    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.255    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.369    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    81.492    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.649 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    82.523    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    82.852 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    82.852    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.385 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.385    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.502 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    83.511    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.628 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.628    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.745 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.745    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.862 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    83.862    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.979 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.979    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.096 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.096    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.213 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.213    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.370 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    85.659    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    85.991 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    85.991    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.524 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.524    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    86.847 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    87.412    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    87.718 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    88.379    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    88.503 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    89.348    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    89.472 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    89.813    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    89.937 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    89.937    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.470 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.470    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.587 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.587    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.704 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.704    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.821 r  sine_wave/phase_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.821    sine_wave/phase_2_reg[27]_i_1_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    91.060 r  sine_wave/phase_2_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    91.060    sine_wave/p_1_in[30]
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.430     4.759    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[30]/C

Slack:                    inf
  Source:                 resolution_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        91.040ns  (logic 51.428ns (56.489%)  route 39.612ns (43.511%))
  Logic Levels:           250  (CARRY4=213 LDCE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=30 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         LDCE                         0.000     0.000 r  resolution_reg[3]/G
    SLICE_X54Y61         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  resolution_reg[3]/Q
                         net (fo=76, routed)          5.623     6.248    resolution[3]
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  phase_2[15]_i_764/O
                         net (fo=1, routed)           0.000     6.372    phase_2[15]_i_764_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.773 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000     6.773    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000     6.887    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900     7.944    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329     8.273 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000     8.273    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000     8.823    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.937 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000     8.937    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.051 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    10.355    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    10.479 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    10.479    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.029 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    11.038    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    11.152    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.423 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    11.908    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    12.281 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    12.281    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.814 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    12.814    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.931 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    12.931    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.048 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    13.048    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.205 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    13.941    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    14.273 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    14.273    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.823 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    14.823    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    14.937    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.051    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.279 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    15.962    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    16.275 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    16.275    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.808 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    16.808    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    16.925    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    17.042    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    18.387    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.511 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    18.511    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.044 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    19.044    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.161 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    19.161    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.278 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    19.278    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.395 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.395    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.649 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    20.458    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    20.825 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    20.825    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.375 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    21.375    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.489 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    21.489    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.603 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.603    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.717 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    21.717    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.874 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    22.758    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    23.087 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    23.087    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.637 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    23.637    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    23.751    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    23.865    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    23.979    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.207 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    25.085    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    25.398 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    25.398    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    25.948    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    26.062    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    26.176    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    26.290    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    27.598    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    27.722 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    27.722    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.255 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    28.255    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.372 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    28.372    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.489 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    28.489    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    28.606    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    28.723    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.977 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    29.963    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    30.330 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    30.330    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.880 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    30.880    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.994 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    30.994    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.108 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    31.108    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.222 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.222    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.336 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    31.336    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.493 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    32.477    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    32.806 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    32.806    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.356 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    33.356    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.470 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    33.470    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.584 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    33.584    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.698 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    33.698    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    33.812    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.040 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    35.038    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    35.351 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    35.351    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.901 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    35.901    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    36.015    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    36.129    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    36.252    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.366 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.366    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.480 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    37.489    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    37.613    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.163 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    38.163    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.277 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    38.277    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.391 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    38.391    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.505 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    38.505    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.619 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    38.619    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.733 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    38.733    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.004 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    40.078    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    40.451 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    40.451    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.001 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    41.001    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.115 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    41.124    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    41.238    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.352    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    41.466    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    41.580    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.737 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    42.676    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    43.005 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    43.005    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.538 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    43.538    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.655 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    43.664    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.781 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    43.781    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.898 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    43.898    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.015 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.015    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.132 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    44.132    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.361 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    45.171    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    45.481 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    45.481    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.014 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    46.023    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.140 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    46.140    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.257 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    46.257    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.374    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    46.491    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.608 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    46.608    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.725 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    48.019    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.143 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    48.143    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.693 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    48.693    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.807 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    48.816    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.930 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    48.930    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.044 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    49.044    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.158 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    49.158    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.272 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    49.272    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.386 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.386    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.657 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    50.554    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    50.927 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    50.927    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.477 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    51.477    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.591 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    51.591    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.705 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    51.705    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.819 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    51.819    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.933 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    51.933    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.047 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.047    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.161 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    52.161    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.318 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    53.395    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    53.724 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    53.724    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.274 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.274    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.388 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    54.388    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.502 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    54.502    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.616 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    54.625    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    54.739    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.853    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    54.967    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.195 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    56.279    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    56.592 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    56.592    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    57.142    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    57.256    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.370    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    57.484    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.598    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    57.712    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.826 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    57.835    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.949 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    59.271    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    59.395 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    59.395    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.928 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    59.928    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.045 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    60.045    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.162 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    60.162    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.279 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    60.279    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.396 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    60.405    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.522 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    60.522    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.639 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.639    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.756 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    60.756    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.010 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    61.801    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    62.168 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    62.168    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.701 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    62.701    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.818 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    62.818    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.935 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.935    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.052 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.052    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.169 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    63.169    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.286 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.286    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.403 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    63.403    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.520 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    63.520    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.677 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    64.955    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    65.287 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    65.287    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    65.837    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    65.951    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    66.065    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    66.179    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    66.302    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.416 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    66.416    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.530 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    66.530    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.644 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    66.644    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    67.866    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    68.195 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    68.195    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.745 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.745    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.859 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.859    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.973 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    68.973    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.087 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    69.087    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.201 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    69.210    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.324 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    69.324    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.438 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.438    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.552 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    69.552    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.709 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    70.876    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    71.205 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    71.205    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    71.755    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.869    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.983    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    72.106    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.220 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    72.220    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.334 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    72.334    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.448 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.448    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.562 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    72.562    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.719 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    73.831    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    74.160 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    74.160    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.710 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.710    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.824 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.824    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.938 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.938    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.052 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    75.052    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.166 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    75.175    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.289 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.289    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.403 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    75.403    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.517 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.517    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.674 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    76.843    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    77.172 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    77.172    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.705 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.705    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.822 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.822    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.939 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.939    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.056 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.056    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.173 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.173    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.290 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    78.290    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.407 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    78.407    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.524 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    78.533    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.690 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    79.803    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    80.135 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    80.135    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.685 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.685    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.799 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.799    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.913 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.913    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.027    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.141    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.255    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.369    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    81.492    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.649 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    82.523    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    82.852 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    82.852    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.385 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.385    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.502 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    83.511    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.628 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.628    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.745 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.745    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.862 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    83.862    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.979 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.979    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.096 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.096    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.213 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.213    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.370 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    85.659    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    85.991 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    85.991    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.524 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.524    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    86.847 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    87.412    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    87.718 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    88.379    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    88.503 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    89.348    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    89.472 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    89.813    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    89.937 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    89.937    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.470 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.470    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.587 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.587    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.704 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.704    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.821 r  sine_wave/phase_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.821    sine_wave/phase_2_reg[27]_i_1_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    91.040 r  sine_wave/phase_2_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    91.040    sine_wave/p_1_in[28]
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.430     4.759    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  sine_wave/phase_2_reg[28]/C

Slack:                    inf
  Source:                 resolution_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        91.027ns  (logic 51.415ns (56.483%)  route 39.612ns (43.517%))
  Logic Levels:           249  (CARRY4=212 LDCE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=30 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         LDCE                         0.000     0.000 r  resolution_reg[3]/G
    SLICE_X54Y61         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  resolution_reg[3]/Q
                         net (fo=76, routed)          5.623     6.248    resolution[3]
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  phase_2[15]_i_764/O
                         net (fo=1, routed)           0.000     6.372    phase_2[15]_i_764_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.773 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000     6.773    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000     6.887    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900     7.944    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329     8.273 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000     8.273    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000     8.823    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.937 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000     8.937    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.051 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    10.355    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    10.479 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    10.479    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.029 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    11.038    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    11.152    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.423 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    11.908    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    12.281 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    12.281    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.814 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    12.814    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.931 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    12.931    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.048 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    13.048    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.205 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    13.941    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    14.273 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    14.273    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.823 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    14.823    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    14.937    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.051    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.279 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    15.962    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    16.275 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    16.275    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.808 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    16.808    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    16.925    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    17.042    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    18.387    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.511 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    18.511    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.044 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    19.044    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.161 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    19.161    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.278 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    19.278    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.395 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.395    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.649 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    20.458    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    20.825 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    20.825    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.375 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    21.375    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.489 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    21.489    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.603 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.603    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.717 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    21.717    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.874 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    22.758    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    23.087 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    23.087    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.637 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    23.637    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    23.751    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    23.865    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    23.979    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.207 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    25.085    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    25.398 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    25.398    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    25.948    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    26.062    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    26.176    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    26.290    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    27.598    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    27.722 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    27.722    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.255 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    28.255    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.372 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    28.372    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.489 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    28.489    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    28.606    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    28.723    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.977 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    29.963    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    30.330 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    30.330    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.880 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    30.880    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.994 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    30.994    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.108 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    31.108    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.222 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.222    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.336 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    31.336    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.493 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    32.477    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    32.806 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    32.806    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.356 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    33.356    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.470 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    33.470    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.584 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    33.584    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.698 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    33.698    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    33.812    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.040 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    35.038    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    35.351 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    35.351    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.901 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    35.901    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    36.015    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    36.129    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    36.252    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.366 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.366    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.480 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    37.489    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    37.613    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.163 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    38.163    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.277 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    38.277    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.391 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    38.391    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.505 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    38.505    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.619 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    38.619    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.733 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    38.733    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.004 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    40.078    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    40.451 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    40.451    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.001 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    41.001    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.115 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    41.124    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    41.238    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.352    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    41.466    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    41.580    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.737 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    42.676    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    43.005 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    43.005    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.538 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    43.538    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.655 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    43.664    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.781 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    43.781    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.898 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    43.898    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.015 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.015    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.132 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    44.132    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.361 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    45.171    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    45.481 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    45.481    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.014 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    46.023    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.140 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    46.140    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.257 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    46.257    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.374    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    46.491    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.608 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    46.608    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.725 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    48.019    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.143 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    48.143    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.693 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    48.693    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.807 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    48.816    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.930 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    48.930    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.044 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    49.044    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.158 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    49.158    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.272 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    49.272    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.386 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.386    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.657 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    50.554    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    50.927 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    50.927    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.477 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    51.477    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.591 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    51.591    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.705 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    51.705    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.819 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    51.819    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.933 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    51.933    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.047 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.047    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.161 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    52.161    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.318 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    53.395    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    53.724 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    53.724    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.274 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.274    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.388 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    54.388    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.502 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    54.502    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.616 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    54.625    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    54.739    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.853    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    54.967    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.195 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    56.279    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    56.592 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    56.592    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    57.142    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    57.256    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.370    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    57.484    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.598    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    57.712    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.826 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    57.835    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.949 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    59.271    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    59.395 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    59.395    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.928 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    59.928    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.045 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    60.045    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.162 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    60.162    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.279 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    60.279    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.396 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    60.405    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.522 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    60.522    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.639 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.639    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.756 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    60.756    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.010 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    61.801    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    62.168 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    62.168    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.701 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    62.701    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.818 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    62.818    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.935 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.935    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.052 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.052    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.169 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    63.169    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.286 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.286    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.403 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    63.403    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.520 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    63.520    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.677 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    64.955    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    65.287 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    65.287    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    65.837    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    65.951    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    66.065    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    66.179    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    66.302    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.416 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    66.416    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.530 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    66.530    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.644 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    66.644    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    67.866    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    68.195 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    68.195    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.745 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.745    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.859 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.859    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.973 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    68.973    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.087 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    69.087    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.201 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    69.210    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.324 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    69.324    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.438 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.438    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.552 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    69.552    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.709 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    70.876    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    71.205 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    71.205    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    71.755    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.869    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.983    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    72.106    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.220 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    72.220    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.334 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    72.334    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.448 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.448    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.562 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    72.562    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.719 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    73.831    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    74.160 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    74.160    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.710 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.710    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.824 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.824    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.938 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.938    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.052 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    75.052    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.166 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    75.175    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.289 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.289    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.403 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    75.403    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.517 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.517    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.674 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    76.843    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    77.172 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    77.172    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.705 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.705    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.822 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.822    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.939 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.939    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.056 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.056    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.173 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.173    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.290 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    78.290    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.407 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    78.407    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.524 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    78.533    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.690 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    79.803    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    80.135 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    80.135    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.685 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.685    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.799 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.799    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.913 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.913    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.027    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.141    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.255    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.369    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    81.492    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.649 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    82.523    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    82.852 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    82.852    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.385 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.385    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.502 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    83.511    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.628 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.628    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.745 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.745    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.862 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    83.862    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.979 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.979    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.096 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.096    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.213 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.213    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.370 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    85.659    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    85.991 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    85.991    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.524 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.524    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    86.847 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    87.412    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    87.718 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    88.379    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    88.503 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    89.348    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    89.472 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    89.813    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    89.937 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    89.937    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.470 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.470    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.587 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.587    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.704 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.704    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    91.027 r  sine_wave/phase_2_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    91.027    sine_wave/p_1_in[25]
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.431     4.760    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[25]/C

Slack:                    inf
  Source:                 resolution_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        91.019ns  (logic 51.407ns (56.479%)  route 39.612ns (43.521%))
  Logic Levels:           249  (CARRY4=212 LDCE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=30 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         LDCE                         0.000     0.000 r  resolution_reg[3]/G
    SLICE_X54Y61         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  resolution_reg[3]/Q
                         net (fo=76, routed)          5.623     6.248    resolution[3]
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  phase_2[15]_i_764/O
                         net (fo=1, routed)           0.000     6.372    phase_2[15]_i_764_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.773 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000     6.773    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000     6.887    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900     7.944    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329     8.273 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000     8.273    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000     8.823    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.937 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000     8.937    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.051 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    10.355    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    10.479 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    10.479    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.029 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    11.038    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    11.152    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.423 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    11.908    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    12.281 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    12.281    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.814 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    12.814    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.931 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    12.931    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.048 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    13.048    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.205 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    13.941    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    14.273 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    14.273    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.823 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    14.823    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    14.937    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.051    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.279 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    15.962    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    16.275 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    16.275    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.808 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    16.808    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    16.925    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    17.042    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    18.387    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.511 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    18.511    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.044 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    19.044    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.161 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    19.161    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.278 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    19.278    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.395 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.395    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.649 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    20.458    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    20.825 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    20.825    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.375 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    21.375    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.489 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    21.489    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.603 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.603    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.717 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    21.717    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.874 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    22.758    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    23.087 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    23.087    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.637 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    23.637    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    23.751    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    23.865    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    23.979    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.207 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    25.085    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    25.398 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    25.398    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    25.948    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    26.062    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    26.176    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    26.290    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    27.598    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    27.722 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    27.722    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.255 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    28.255    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.372 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    28.372    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.489 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    28.489    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    28.606    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    28.723    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.977 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    29.963    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    30.330 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    30.330    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.880 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    30.880    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.994 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    30.994    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.108 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    31.108    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.222 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.222    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.336 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    31.336    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.493 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    32.477    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    32.806 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    32.806    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.356 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    33.356    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.470 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    33.470    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.584 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    33.584    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.698 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    33.698    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    33.812    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.040 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    35.038    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    35.351 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    35.351    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.901 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    35.901    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    36.015    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    36.129    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    36.252    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.366 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.366    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.480 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    37.489    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    37.613    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.163 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    38.163    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.277 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    38.277    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.391 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    38.391    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.505 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    38.505    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.619 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    38.619    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.733 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    38.733    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.004 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    40.078    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    40.451 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    40.451    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.001 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    41.001    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.115 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    41.124    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    41.238    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.352    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    41.466    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    41.580    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.737 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    42.676    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    43.005 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    43.005    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.538 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    43.538    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.655 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    43.664    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.781 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    43.781    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.898 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    43.898    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.015 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.015    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.132 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    44.132    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.361 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    45.171    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    45.481 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    45.481    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.014 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    46.023    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.140 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    46.140    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.257 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    46.257    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.374    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    46.491    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.608 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    46.608    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.725 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    48.019    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.143 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    48.143    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.693 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    48.693    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.807 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    48.816    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.930 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    48.930    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.044 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    49.044    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.158 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    49.158    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.272 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    49.272    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.386 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.386    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.657 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    50.554    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    50.927 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    50.927    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.477 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    51.477    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.591 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    51.591    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.705 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    51.705    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.819 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    51.819    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.933 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    51.933    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.047 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.047    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.161 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    52.161    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.318 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    53.395    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    53.724 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    53.724    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.274 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.274    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.388 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    54.388    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.502 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    54.502    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.616 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    54.625    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    54.739    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.853    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    54.967    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.195 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    56.279    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    56.592 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    56.592    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    57.142    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    57.256    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.370    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    57.484    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.598    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    57.712    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.826 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    57.835    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.949 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    59.271    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    59.395 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    59.395    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.928 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    59.928    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.045 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    60.045    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.162 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    60.162    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.279 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    60.279    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.396 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    60.405    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.522 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    60.522    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.639 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.639    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.756 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    60.756    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.010 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    61.801    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    62.168 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    62.168    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.701 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    62.701    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.818 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    62.818    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.935 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.935    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.052 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.052    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.169 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    63.169    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.286 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.286    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.403 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    63.403    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.520 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    63.520    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.677 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    64.955    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    65.287 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    65.287    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    65.837    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    65.951    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    66.065    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    66.179    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    66.302    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.416 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    66.416    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.530 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    66.530    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.644 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    66.644    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    67.866    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    68.195 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    68.195    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.745 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.745    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.859 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.859    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.973 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    68.973    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.087 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    69.087    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.201 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    69.210    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.324 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    69.324    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.438 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.438    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.552 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    69.552    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.709 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    70.876    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    71.205 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    71.205    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    71.755    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.869    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.983    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    72.106    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.220 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    72.220    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.334 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    72.334    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.448 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.448    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.562 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    72.562    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.719 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    73.831    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    74.160 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    74.160    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.710 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.710    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.824 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.824    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.938 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.938    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.052 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    75.052    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.166 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    75.175    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.289 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.289    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.403 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    75.403    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.517 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.517    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.674 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    76.843    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    77.172 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    77.172    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.705 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.705    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.822 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.822    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.939 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.939    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.056 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.056    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.173 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.173    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.290 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    78.290    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.407 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    78.407    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.524 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    78.533    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.690 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    79.803    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    80.135 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    80.135    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.685 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.685    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.799 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.799    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.913 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.913    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.027    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.141    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.255    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.369    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    81.492    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.649 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    82.523    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    82.852 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    82.852    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.385 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.385    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.502 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    83.511    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.628 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.628    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.745 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.745    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.862 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    83.862    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.979 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.979    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.096 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.096    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.213 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.213    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.370 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    85.659    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    85.991 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    85.991    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.524 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.524    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    86.847 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    87.412    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    87.718 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    88.379    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    88.503 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    89.348    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    89.472 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    89.813    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    89.937 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    89.937    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.470 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.470    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.587 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.587    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.704 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.704    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    91.019 r  sine_wave/phase_2_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    91.019    sine_wave/p_1_in[27]
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.431     4.760    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[27]/C

Slack:                    inf
  Source:                 resolution_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        90.943ns  (logic 51.331ns (56.443%)  route 39.612ns (43.557%))
  Logic Levels:           249  (CARRY4=212 LDCE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=30 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         LDCE                         0.000     0.000 r  resolution_reg[3]/G
    SLICE_X54Y61         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  resolution_reg[3]/Q
                         net (fo=76, routed)          5.623     6.248    resolution[3]
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  phase_2[15]_i_764/O
                         net (fo=1, routed)           0.000     6.372    phase_2[15]_i_764_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.773 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000     6.773    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000     6.887    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900     7.944    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329     8.273 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000     8.273    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000     8.823    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.937 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000     8.937    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.051 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    10.355    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    10.479 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    10.479    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.029 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    11.038    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    11.152    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.423 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    11.908    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    12.281 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    12.281    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.814 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    12.814    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.931 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    12.931    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.048 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    13.048    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.205 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    13.941    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    14.273 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    14.273    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.823 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    14.823    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    14.937    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.051    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.279 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    15.962    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    16.275 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    16.275    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.808 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    16.808    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    16.925    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    17.042    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    18.387    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.511 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    18.511    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.044 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    19.044    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.161 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    19.161    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.278 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    19.278    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.395 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.395    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.649 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    20.458    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    20.825 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    20.825    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.375 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    21.375    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.489 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    21.489    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.603 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.603    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.717 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    21.717    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.874 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    22.758    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    23.087 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    23.087    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.637 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    23.637    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    23.751    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    23.865    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    23.979    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.207 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    25.085    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    25.398 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    25.398    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    25.948    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    26.062    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    26.176    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    26.290    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    27.598    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    27.722 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    27.722    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.255 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    28.255    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.372 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    28.372    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.489 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    28.489    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    28.606    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    28.723    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.977 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    29.963    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    30.330 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    30.330    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.880 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    30.880    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.994 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    30.994    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.108 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    31.108    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.222 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.222    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.336 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    31.336    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.493 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    32.477    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    32.806 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    32.806    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.356 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    33.356    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.470 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    33.470    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.584 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    33.584    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.698 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    33.698    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    33.812    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.040 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    35.038    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    35.351 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    35.351    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.901 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    35.901    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    36.015    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    36.129    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    36.252    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.366 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.366    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.480 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    37.489    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    37.613    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.163 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    38.163    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.277 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    38.277    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.391 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    38.391    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.505 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    38.505    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.619 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    38.619    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.733 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    38.733    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.004 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    40.078    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    40.451 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    40.451    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.001 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    41.001    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.115 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    41.124    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    41.238    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.352    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    41.466    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    41.580    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.737 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    42.676    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    43.005 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    43.005    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.538 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    43.538    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.655 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    43.664    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.781 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    43.781    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.898 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    43.898    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.015 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.015    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.132 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    44.132    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.361 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    45.171    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    45.481 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    45.481    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.014 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    46.023    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.140 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    46.140    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.257 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    46.257    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.374    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    46.491    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.608 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    46.608    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.725 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    48.019    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.143 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    48.143    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.693 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    48.693    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.807 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    48.816    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.930 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    48.930    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.044 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    49.044    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.158 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    49.158    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.272 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    49.272    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.386 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.386    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.657 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    50.554    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    50.927 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    50.927    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.477 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    51.477    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.591 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    51.591    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.705 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    51.705    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.819 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    51.819    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.933 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    51.933    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.047 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.047    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.161 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    52.161    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.318 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    53.395    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    53.724 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    53.724    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.274 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.274    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.388 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    54.388    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.502 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    54.502    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.616 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    54.625    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    54.739    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.853    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    54.967    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.195 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    56.279    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    56.592 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    56.592    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    57.142    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    57.256    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.370    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    57.484    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.598    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    57.712    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.826 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    57.835    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.949 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    59.271    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    59.395 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    59.395    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.928 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    59.928    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.045 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    60.045    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.162 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    60.162    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.279 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    60.279    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.396 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    60.405    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.522 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    60.522    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.639 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.639    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.756 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    60.756    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.010 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    61.801    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    62.168 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    62.168    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.701 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    62.701    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.818 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    62.818    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.935 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.935    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.052 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.052    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.169 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    63.169    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.286 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.286    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.403 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    63.403    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.520 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    63.520    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.677 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    64.955    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    65.287 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    65.287    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    65.837    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    65.951    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    66.065    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    66.179    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    66.302    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.416 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    66.416    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.530 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    66.530    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.644 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    66.644    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    67.866    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    68.195 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    68.195    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.745 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.745    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.859 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.859    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.973 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    68.973    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.087 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    69.087    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.201 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    69.210    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.324 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    69.324    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.438 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.438    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.552 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    69.552    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.709 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    70.876    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    71.205 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    71.205    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    71.755    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.869    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.983    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    72.106    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.220 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    72.220    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.334 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    72.334    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.448 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.448    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.562 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    72.562    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.719 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    73.831    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    74.160 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    74.160    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.710 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.710    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.824 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.824    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.938 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.938    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.052 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    75.052    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.166 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    75.175    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.289 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.289    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.403 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    75.403    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.517 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.517    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.674 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    76.843    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    77.172 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    77.172    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.705 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.705    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.822 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.822    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.939 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.939    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.056 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.056    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.173 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.173    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.290 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    78.290    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.407 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    78.407    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.524 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    78.533    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.690 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    79.803    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    80.135 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    80.135    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.685 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.685    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.799 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.799    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.913 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.913    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.027    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.141    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.255    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.369    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    81.492    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.649 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    82.523    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    82.852 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    82.852    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.385 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.385    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.502 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    83.511    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.628 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.628    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.745 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.745    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.862 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    83.862    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.979 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.979    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.096 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.096    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.213 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.213    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.370 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    85.659    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    85.991 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    85.991    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.524 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.524    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    86.847 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    87.412    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    87.718 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    88.379    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    88.503 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    89.348    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    89.472 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    89.813    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    89.937 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    89.937    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.470 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.470    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.587 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.587    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.704 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.704    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    90.943 r  sine_wave/phase_2_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    90.943    sine_wave/p_1_in[26]
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.431     4.760    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[26]/C

Slack:                    inf
  Source:                 resolution_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        90.923ns  (logic 51.311ns (56.433%)  route 39.612ns (43.567%))
  Logic Levels:           249  (CARRY4=212 LDCE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=30 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         LDCE                         0.000     0.000 r  resolution_reg[3]/G
    SLICE_X54Y61         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  resolution_reg[3]/Q
                         net (fo=76, routed)          5.623     6.248    resolution[3]
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  phase_2[15]_i_764/O
                         net (fo=1, routed)           0.000     6.372    phase_2[15]_i_764_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.773 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000     6.773    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000     6.887    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900     7.944    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329     8.273 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000     8.273    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000     8.823    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.937 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000     8.937    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.051 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    10.355    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    10.479 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    10.479    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.029 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    11.038    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    11.152    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.423 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    11.908    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    12.281 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    12.281    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.814 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    12.814    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.931 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    12.931    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.048 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    13.048    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.205 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    13.941    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    14.273 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    14.273    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.823 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    14.823    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    14.937    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.051    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.279 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    15.962    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    16.275 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    16.275    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.808 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    16.808    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    16.925    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    17.042    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    18.387    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.511 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    18.511    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.044 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    19.044    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.161 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    19.161    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.278 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    19.278    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.395 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.395    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.649 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    20.458    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    20.825 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    20.825    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.375 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    21.375    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.489 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    21.489    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.603 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.603    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.717 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    21.717    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.874 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    22.758    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    23.087 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    23.087    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.637 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    23.637    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    23.751    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    23.865    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    23.979    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.207 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    25.085    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    25.398 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    25.398    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    25.948    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    26.062    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    26.176    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    26.290    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    27.598    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    27.722 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    27.722    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.255 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    28.255    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.372 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    28.372    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.489 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    28.489    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    28.606    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    28.723    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.977 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    29.963    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    30.330 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    30.330    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.880 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    30.880    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.994 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    30.994    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.108 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    31.108    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.222 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.222    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.336 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    31.336    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.493 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    32.477    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    32.806 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    32.806    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.356 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    33.356    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.470 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    33.470    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.584 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    33.584    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.698 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    33.698    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    33.812    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.040 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    35.038    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    35.351 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    35.351    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.901 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    35.901    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    36.015    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    36.129    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    36.252    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.366 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.366    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.480 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    37.489    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    37.613    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.163 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    38.163    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.277 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    38.277    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.391 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    38.391    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.505 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    38.505    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.619 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    38.619    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.733 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    38.733    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.004 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    40.078    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    40.451 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    40.451    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.001 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    41.001    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.115 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    41.124    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    41.238    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.352    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    41.466    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    41.580    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.737 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    42.676    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    43.005 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    43.005    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.538 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    43.538    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.655 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    43.664    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.781 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    43.781    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.898 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    43.898    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.015 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.015    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.132 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    44.132    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.361 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    45.171    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    45.481 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    45.481    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.014 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    46.023    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.140 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    46.140    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.257 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    46.257    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.374    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    46.491    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.608 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    46.608    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.725 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    48.019    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.143 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    48.143    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.693 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    48.693    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.807 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    48.816    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.930 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    48.930    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.044 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    49.044    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.158 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    49.158    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.272 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    49.272    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.386 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.386    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.657 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    50.554    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    50.927 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    50.927    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.477 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    51.477    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.591 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    51.591    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.705 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    51.705    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.819 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    51.819    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.933 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    51.933    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.047 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.047    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.161 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    52.161    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.318 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    53.395    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    53.724 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    53.724    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.274 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.274    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.388 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    54.388    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.502 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    54.502    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.616 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    54.625    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    54.739    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.853    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    54.967    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.195 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    56.279    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    56.592 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    56.592    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    57.142    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    57.256    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.370    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    57.484    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.598    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    57.712    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.826 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    57.835    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.949 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    59.271    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    59.395 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    59.395    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.928 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    59.928    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.045 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    60.045    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.162 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    60.162    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.279 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    60.279    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.396 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    60.405    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.522 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    60.522    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.639 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.639    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.756 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    60.756    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.010 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    61.801    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    62.168 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    62.168    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.701 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    62.701    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.818 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    62.818    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.935 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.935    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.052 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.052    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.169 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    63.169    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.286 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.286    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.403 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    63.403    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.520 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    63.520    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.677 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    64.955    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    65.287 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    65.287    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    65.837    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    65.951    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    66.065    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    66.179    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    66.302    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.416 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    66.416    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.530 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    66.530    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.644 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    66.644    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    67.866    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    68.195 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    68.195    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.745 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.745    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.859 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.859    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.973 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    68.973    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.087 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    69.087    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.201 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    69.210    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.324 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    69.324    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.438 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.438    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.552 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    69.552    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.709 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    70.876    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    71.205 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    71.205    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    71.755    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.869    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.983    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    72.106    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.220 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    72.220    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.334 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    72.334    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.448 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.448    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.562 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    72.562    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.719 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    73.831    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    74.160 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    74.160    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.710 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.710    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.824 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.824    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.938 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.938    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.052 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    75.052    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.166 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    75.175    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.289 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.289    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.403 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    75.403    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.517 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.517    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.674 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    76.843    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    77.172 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    77.172    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.705 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.705    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.822 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.822    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.939 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.939    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.056 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.056    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.173 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.173    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.290 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    78.290    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.407 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    78.407    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.524 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    78.533    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.690 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    79.803    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    80.135 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    80.135    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.685 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.685    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.799 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.799    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.913 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.913    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.027    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.141    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.255    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.369    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    81.492    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.649 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    82.523    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    82.852 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    82.852    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.385 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.385    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.502 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    83.511    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.628 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.628    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.745 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.745    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.862 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    83.862    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.979 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.979    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.096 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.096    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.213 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.213    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.370 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    85.659    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    85.991 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    85.991    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.524 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.524    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    86.847 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    87.412    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    87.718 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    88.379    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    88.503 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    89.348    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    89.472 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    89.813    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    89.937 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    89.937    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.470 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.470    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.587 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.587    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.704 r  sine_wave/phase_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.704    sine_wave/phase_2_reg[23]_i_1_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    90.923 r  sine_wave/phase_2_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    90.923    sine_wave/p_1_in[24]
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.431     4.760    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  sine_wave/phase_2_reg[24]/C

Slack:                    inf
  Source:                 resolution_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        90.910ns  (logic 51.298ns (56.427%)  route 39.612ns (43.573%))
  Logic Levels:           248  (CARRY4=211 LDCE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=30 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         LDCE                         0.000     0.000 r  resolution_reg[3]/G
    SLICE_X54Y61         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  resolution_reg[3]/Q
                         net (fo=76, routed)          5.623     6.248    resolution[3]
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  phase_2[15]_i_764/O
                         net (fo=1, routed)           0.000     6.372    phase_2[15]_i_764_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.773 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000     6.773    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000     6.887    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900     7.944    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329     8.273 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000     8.273    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000     8.823    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.937 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000     8.937    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.051 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    10.355    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    10.479 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    10.479    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.029 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    11.038    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    11.152    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.423 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    11.908    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    12.281 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    12.281    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.814 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    12.814    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.931 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    12.931    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.048 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    13.048    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.205 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    13.941    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    14.273 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    14.273    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.823 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    14.823    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    14.937    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.051    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.279 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    15.962    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    16.275 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    16.275    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.808 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    16.808    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    16.925    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    17.042    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    18.387    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.511 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    18.511    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.044 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    19.044    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.161 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    19.161    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.278 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    19.278    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.395 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.395    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.649 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    20.458    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    20.825 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    20.825    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.375 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    21.375    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.489 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    21.489    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.603 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.603    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.717 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    21.717    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.874 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    22.758    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    23.087 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    23.087    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.637 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    23.637    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    23.751    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    23.865    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    23.979    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.207 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    25.085    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    25.398 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    25.398    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    25.948    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    26.062    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    26.176    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    26.290    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    27.598    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    27.722 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    27.722    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.255 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    28.255    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.372 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    28.372    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.489 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    28.489    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    28.606    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    28.723    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.977 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    29.963    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    30.330 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    30.330    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.880 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    30.880    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.994 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    30.994    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.108 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    31.108    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.222 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.222    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.336 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    31.336    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.493 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    32.477    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    32.806 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    32.806    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.356 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    33.356    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.470 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    33.470    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.584 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    33.584    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.698 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    33.698    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    33.812    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.040 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    35.038    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    35.351 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    35.351    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.901 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    35.901    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    36.015    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    36.129    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    36.252    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.366 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.366    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.480 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    37.489    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    37.613    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.163 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    38.163    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.277 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    38.277    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.391 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    38.391    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.505 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    38.505    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.619 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    38.619    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.733 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    38.733    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.004 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    40.078    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    40.451 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    40.451    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.001 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    41.001    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.115 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    41.124    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    41.238    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.352    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    41.466    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    41.580    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.737 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    42.676    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    43.005 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    43.005    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.538 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    43.538    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.655 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    43.664    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.781 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    43.781    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.898 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    43.898    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.015 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.015    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.132 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    44.132    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.361 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    45.171    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    45.481 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    45.481    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.014 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    46.023    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.140 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    46.140    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.257 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    46.257    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.374    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    46.491    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.608 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    46.608    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.725 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    48.019    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.143 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    48.143    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.693 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    48.693    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.807 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    48.816    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.930 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    48.930    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.044 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    49.044    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.158 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    49.158    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.272 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    49.272    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.386 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.386    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.657 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    50.554    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    50.927 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    50.927    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.477 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    51.477    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.591 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    51.591    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.705 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    51.705    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.819 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    51.819    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.933 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    51.933    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.047 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.047    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.161 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    52.161    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.318 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    53.395    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    53.724 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    53.724    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.274 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.274    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.388 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    54.388    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.502 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    54.502    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.616 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    54.625    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    54.739    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.853    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    54.967    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.195 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    56.279    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    56.592 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    56.592    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    57.142    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    57.256    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.370    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    57.484    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.598    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    57.712    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.826 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    57.835    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.949 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    59.271    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    59.395 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    59.395    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.928 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    59.928    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.045 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    60.045    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.162 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    60.162    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.279 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    60.279    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.396 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    60.405    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.522 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    60.522    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.639 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.639    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.756 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    60.756    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.010 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    61.801    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    62.168 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    62.168    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.701 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    62.701    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.818 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    62.818    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.935 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.935    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.052 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.052    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.169 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    63.169    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.286 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.286    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.403 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    63.403    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.520 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    63.520    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.677 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    64.955    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    65.287 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    65.287    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    65.837    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    65.951    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    66.065    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    66.179    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    66.302    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.416 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    66.416    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.530 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    66.530    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.644 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    66.644    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    67.866    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    68.195 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    68.195    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.745 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.745    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.859 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.859    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.973 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    68.973    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.087 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    69.087    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.201 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    69.210    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.324 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    69.324    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.438 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.438    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.552 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    69.552    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.709 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    70.876    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    71.205 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    71.205    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    71.755    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.869    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.983    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    72.106    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.220 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    72.220    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.334 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    72.334    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.448 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.448    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.562 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    72.562    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.719 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    73.831    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    74.160 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    74.160    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.710 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.710    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.824 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.824    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.938 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.938    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.052 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    75.052    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.166 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    75.175    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.289 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.289    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.403 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    75.403    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.517 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.517    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.674 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    76.843    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    77.172 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    77.172    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.705 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.705    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.822 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.822    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.939 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.939    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.056 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.056    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.173 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.173    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.290 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    78.290    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.407 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    78.407    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.524 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    78.533    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.690 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    79.803    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    80.135 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    80.135    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.685 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.685    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.799 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.799    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.913 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.913    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.027    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.141    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.255    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.369    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    81.492    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.649 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    82.523    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    82.852 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    82.852    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.385 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.385    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.502 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    83.511    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.628 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.628    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.745 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.745    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.862 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    83.862    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.979 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.979    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.096 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.096    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.213 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.213    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.370 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    85.659    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    85.991 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    85.991    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.524 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.524    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    86.847 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    87.412    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    87.718 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    88.379    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    88.503 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    89.348    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    89.472 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    89.813    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    89.937 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    89.937    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.470 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.470    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.587 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.587    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.910 r  sine_wave/phase_2_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    90.910    sine_wave/p_1_in[21]
    SLICE_X54Y69         FDRE                                         r  sine_wave/phase_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.431     4.760    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  sine_wave/phase_2_reg[21]/C

Slack:                    inf
  Source:                 resolution_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        90.902ns  (logic 51.290ns (56.423%)  route 39.612ns (43.577%))
  Logic Levels:           248  (CARRY4=211 LDCE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=30 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         LDCE                         0.000     0.000 r  resolution_reg[3]/G
    SLICE_X54Y61         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  resolution_reg[3]/Q
                         net (fo=76, routed)          5.623     6.248    resolution[3]
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.372 r  phase_2[15]_i_764/O
                         net (fo=1, routed)           0.000     6.372    phase_2[15]_i_764_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.773 r  phase_2_reg[15]_i_740/CO[3]
                         net (fo=1, routed)           0.000     6.773    phase_2_reg[15]_i_740_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.887 r  phase_2_reg[15]_i_736/CO[3]
                         net (fo=1, routed)           0.000     6.887    phase_2_reg[15]_i_736_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.044 r  phase_2_reg[15]_i_735/CO[1]
                         net (fo=12, routed)          0.900     7.944    phase_2_reg[15]_i_735_n_2
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.329     8.273 r  phase_2[15]_i_748/O
                         net (fo=1, routed)           0.000     8.273    phase_2[15]_i_748_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.823 r  phase_2_reg[15]_i_726/CO[3]
                         net (fo=1, routed)           0.000     8.823    phase_2_reg[15]_i_726_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.937 r  phase_2_reg[15]_i_721/CO[3]
                         net (fo=1, routed)           0.000     8.937    phase_2_reg[15]_i_721_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.051 r  phase_2_reg[15]_i_720/CO[3]
                         net (fo=14, routed)          1.304    10.355    phase_2_reg[15]_i_720_n_0
    SLICE_X53Y74         LUT3 (Prop_lut3_I0_O)        0.124    10.479 r  phase_2[15]_i_729/O
                         net (fo=1, routed)           0.000    10.479    sine_wave/phase_2_reg[15]_i_685_0[1]
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.029 r  sine_wave/phase_2_reg[15]_i_706/CO[3]
                         net (fo=1, routed)           0.009    11.038    sine_wave/phase_2_reg[15]_i_706_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.152 r  sine_wave/phase_2_reg[15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    11.152    sine_wave/phase_2_reg[15]_i_705_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.423 r  sine_wave/phase_2_reg[15]_i_703/CO[0]
                         net (fo=16, routed)          0.486    11.908    sine_wave_n_7
    SLICE_X52Y76         LUT5 (Prop_lut5_I0_O)        0.373    12.281 r  phase_2[15]_i_719/O
                         net (fo=1, routed)           0.000    12.281    phase_2[15]_i_719_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.814 r  phase_2_reg[15]_i_690/CO[3]
                         net (fo=1, routed)           0.000    12.814    phase_2_reg[15]_i_690_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.931 r  phase_2_reg[15]_i_685/CO[3]
                         net (fo=1, routed)           0.000    12.931    phase_2_reg[15]_i_685_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.048 r  phase_2_reg[15]_i_684/CO[3]
                         net (fo=1, routed)           0.000    13.048    phase_2_reg[15]_i_684_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.205 r  phase_2_reg[15]_i_681/CO[1]
                         net (fo=18, routed)          0.735    13.941    phase_2_reg[15]_i_681_n_2
    SLICE_X51Y81         LUT5 (Prop_lut5_I0_O)        0.332    14.273 r  phase_2[15]_i_698/O
                         net (fo=1, routed)           0.000    14.273    phase_2[15]_i_698_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.823 r  phase_2_reg[15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    14.823    phase_2_reg[15]_i_671_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.937 r  phase_2_reg[15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    14.937    phase_2_reg[15]_i_666_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  phase_2_reg[15]_i_665/CO[3]
                         net (fo=1, routed)           0.000    15.051    phase_2_reg[15]_i_665_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.279 r  phase_2_reg[15]_i_661/CO[2]
                         net (fo=20, routed)          0.684    15.962    phase_2_reg[15]_i_661_n_1
    SLICE_X50Y79         LUT5 (Prop_lut5_I0_O)        0.313    16.275 r  phase_2[15]_i_679/O
                         net (fo=1, routed)           0.000    16.275    phase_2[15]_i_679_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.808 r  phase_2_reg[15]_i_648/CO[3]
                         net (fo=1, routed)           0.000    16.808    phase_2_reg[15]_i_648_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.925 r  phase_2_reg[15]_i_643/CO[3]
                         net (fo=1, routed)           0.000    16.925    phase_2_reg[15]_i_643_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.042 r  phase_2_reg[15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    17.042    phase_2_reg[15]_i_642_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  phase_2_reg[15]_i_641/CO[3]
                         net (fo=22, routed)          1.228    18.387    sine_wave/phase_2_reg[15]_i_627_0[0]
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    18.511 r  sine_wave/phase_2[15]_i_656/O
                         net (fo=1, routed)           0.000    18.511    sine_wave/phase_2[15]_i_656_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.044 r  sine_wave/phase_2_reg[15]_i_627/CO[3]
                         net (fo=1, routed)           0.000    19.044    sine_wave/phase_2_reg[15]_i_627_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.161 r  sine_wave/phase_2_reg[15]_i_622/CO[3]
                         net (fo=1, routed)           0.000    19.161    sine_wave/phase_2_reg[15]_i_622_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.278 r  sine_wave/phase_2_reg[15]_i_621/CO[3]
                         net (fo=1, routed)           0.000    19.278    sine_wave/phase_2_reg[15]_i_621_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.395 r  sine_wave/phase_2_reg[15]_i_640/CO[3]
                         net (fo=1, routed)           0.000    19.395    sine_wave/phase_2_reg[15]_i_640_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.649 r  sine_wave/phase_2_reg[15]_i_619/CO[0]
                         net (fo=24, routed)          0.809    20.458    sine_wave_n_19
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.367    20.825 r  phase_2[15]_i_635/O
                         net (fo=1, routed)           0.000    20.825    phase_2[15]_i_635_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.375 r  phase_2_reg[15]_i_601/CO[3]
                         net (fo=1, routed)           0.000    21.375    phase_2_reg[15]_i_601_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.489 r  phase_2_reg[15]_i_596/CO[3]
                         net (fo=1, routed)           0.000    21.489    phase_2_reg[15]_i_596_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.603 r  phase_2_reg[15]_i_595/CO[3]
                         net (fo=1, routed)           0.000    21.603    phase_2_reg[15]_i_595_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.717 r  phase_2_reg[15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    21.717    phase_2_reg[15]_i_618_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.874 r  phase_2_reg[15]_i_592/CO[1]
                         net (fo=26, routed)          0.884    22.758    phase_2_reg[15]_i_592_n_2
    SLICE_X41Y81         LUT5 (Prop_lut5_I0_O)        0.329    23.087 r  phase_2[15]_i_609/O
                         net (fo=1, routed)           0.000    23.087    phase_2[15]_i_609_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.637 r  phase_2_reg[15]_i_573/CO[3]
                         net (fo=1, routed)           0.000    23.637    phase_2_reg[15]_i_573_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  phase_2_reg[15]_i_568/CO[3]
                         net (fo=1, routed)           0.000    23.751    phase_2_reg[15]_i_568_n_0
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  phase_2_reg[15]_i_567/CO[3]
                         net (fo=1, routed)           0.000    23.865    phase_2_reg[15]_i_567_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  phase_2_reg[15]_i_591/CO[3]
                         net (fo=1, routed)           0.000    23.979    phase_2_reg[15]_i_591_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.207 r  phase_2_reg[15]_i_563/CO[2]
                         net (fo=28, routed)          0.877    25.085    phase_2_reg[15]_i_563_n_1
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.313    25.398 r  phase_2[15]_i_581/O
                         net (fo=1, routed)           0.000    25.398    phase_2[15]_i_581_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.948 r  phase_2_reg[15]_i_544/CO[3]
                         net (fo=1, routed)           0.000    25.948    phase_2_reg[15]_i_544_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.062 r  phase_2_reg[15]_i_539/CO[3]
                         net (fo=1, routed)           0.000    26.062    phase_2_reg[15]_i_539_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.176 r  phase_2_reg[15]_i_538/CO[3]
                         net (fo=1, routed)           0.000    26.176    phase_2_reg[15]_i_538_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.290 r  phase_2_reg[15]_i_562/CO[3]
                         net (fo=1, routed)           0.000    26.290    phase_2_reg[15]_i_562_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.404 r  phase_2_reg[15]_i_537/CO[3]
                         net (fo=30, routed)          1.195    27.598    sine_wave/phase_2_reg[15]_i_518_0[0]
    SLICE_X38Y81         LUT5 (Prop_lut5_I0_O)        0.124    27.722 r  sine_wave/phase_2[15]_i_552/O
                         net (fo=1, routed)           0.000    27.722    sine_wave/phase_2[15]_i_552_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.255 r  sine_wave/phase_2_reg[15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    28.255    sine_wave/phase_2_reg[15]_i_518_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.372 r  sine_wave/phase_2_reg[15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    28.372    sine_wave/phase_2_reg[15]_i_513_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.489 r  sine_wave/phase_2_reg[15]_i_512/CO[3]
                         net (fo=1, routed)           0.000    28.489    sine_wave/phase_2_reg[15]_i_512_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.606 r  sine_wave/phase_2_reg[15]_i_557/CO[3]
                         net (fo=1, routed)           0.000    28.606    sine_wave/phase_2_reg[15]_i_557_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.723 r  sine_wave/phase_2_reg[15]_i_536/CO[3]
                         net (fo=1, routed)           0.000    28.723    sine_wave/phase_2_reg[15]_i_536_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.977 r  sine_wave/phase_2_reg[15]_i_510/CO[0]
                         net (fo=32, routed)          0.986    29.963    sine_wave_n_35
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.367    30.330 r  phase_2[15]_i_526/O
                         net (fo=1, routed)           0.000    30.330    phase_2[15]_i_526_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.880 r  phase_2_reg[15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    30.880    phase_2_reg[15]_i_483_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.994 r  phase_2_reg[15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    30.994    phase_2_reg[15]_i_478_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.108 r  phase_2_reg[15]_i_477/CO[3]
                         net (fo=1, routed)           0.000    31.108    phase_2_reg[15]_i_477_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.222 r  phase_2_reg[15]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.222    phase_2_reg[15]_i_531_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.336 r  phase_2_reg[15]_i_509/CO[3]
                         net (fo=1, routed)           0.000    31.336    phase_2_reg[15]_i_509_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.493 r  phase_2_reg[15]_i_474/CO[1]
                         net (fo=34, routed)          0.983    32.477    phase_2_reg[15]_i_474_n_2
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.329    32.806 r  phase_2[15]_i_491/O
                         net (fo=1, routed)           0.000    32.806    phase_2[15]_i_491_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.356 r  phase_2_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    33.356    phase_2_reg[15]_i_449_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.470 r  phase_2_reg[15]_i_444/CO[3]
                         net (fo=1, routed)           0.000    33.470    phase_2_reg[15]_i_444_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.584 r  phase_2_reg[15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    33.584    phase_2_reg[15]_i_443_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.698 r  phase_2_reg[15]_i_504/CO[3]
                         net (fo=1, routed)           0.000    33.698    phase_2_reg[15]_i_504_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  phase_2_reg[15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    33.812    phase_2_reg[15]_i_473_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.040 r  phase_2_reg[15]_i_439/CO[2]
                         net (fo=36, routed)          0.999    35.038    phase_2_reg[15]_i_439_n_1
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    35.351 r  phase_2[15]_i_457/O
                         net (fo=1, routed)           0.000    35.351    phase_2[15]_i_457_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.901 r  phase_2_reg[15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    35.901    phase_2_reg[15]_i_415_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.015 r  phase_2_reg[15]_i_410/CO[3]
                         net (fo=1, routed)           0.000    36.015    phase_2_reg[15]_i_410_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.129 r  phase_2_reg[15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    36.129    phase_2_reg[15]_i_409_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.243 r  phase_2_reg[15]_i_468/CO[3]
                         net (fo=1, routed)           0.009    36.252    phase_2_reg[15]_i_468_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.366 r  phase_2_reg[15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    36.366    phase_2_reg[15]_i_438_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.480 r  phase_2_reg[15]_i_408/CO[3]
                         net (fo=38, routed)          1.009    37.489    sine_wave/phase_2_reg[15]_i_380_0[0]
    SLICE_X37Y77         LUT5 (Prop_lut5_I0_O)        0.124    37.613 r  sine_wave/phase_2[15]_i_423/O
                         net (fo=1, routed)           0.000    37.613    sine_wave/phase_2[15]_i_423_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.163 r  sine_wave/phase_2_reg[15]_i_380/CO[3]
                         net (fo=1, routed)           0.000    38.163    sine_wave/phase_2_reg[15]_i_380_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.277 r  sine_wave/phase_2_reg[15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    38.277    sine_wave/phase_2_reg[15]_i_375_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.391 r  sine_wave/phase_2_reg[15]_i_374/CO[3]
                         net (fo=1, routed)           0.000    38.391    sine_wave/phase_2_reg[15]_i_374_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.505 r  sine_wave/phase_2_reg[15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    38.505    sine_wave/phase_2_reg[15]_i_463_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.619 r  sine_wave/phase_2_reg[15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    38.619    sine_wave/phase_2_reg[15]_i_433_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.733 r  sine_wave/phase_2_reg[15]_i_407/CO[3]
                         net (fo=1, routed)           0.000    38.733    sine_wave/phase_2_reg[15]_i_407_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.004 r  sine_wave/phase_2_reg[15]_i_372/CO[0]
                         net (fo=40, routed)          1.074    40.078    sine_wave_n_55
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.373    40.451 r  phase_2[15]_i_388/O
                         net (fo=1, routed)           0.000    40.451    phase_2[15]_i_388_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.001 r  phase_2_reg[15]_i_339/CO[3]
                         net (fo=1, routed)           0.000    41.001    phase_2_reg[15]_i_339_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.115 r  phase_2_reg[15]_i_334/CO[3]
                         net (fo=1, routed)           0.009    41.124    phase_2_reg[15]_i_334_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.238 r  phase_2_reg[15]_i_333/CO[3]
                         net (fo=1, routed)           0.000    41.238    phase_2_reg[15]_i_333_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.352 r  phase_2_reg[15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    41.352    phase_2_reg[15]_i_428_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.466 r  phase_2_reg[15]_i_402/CO[3]
                         net (fo=1, routed)           0.000    41.466    phase_2_reg[15]_i_402_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.580 r  phase_2_reg[15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    41.580    phase_2_reg[15]_i_371_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.737 r  phase_2_reg[15]_i_330/CO[1]
                         net (fo=42, routed)          0.939    42.676    phase_2_reg[15]_i_330_n_2
    SLICE_X34Y73         LUT5 (Prop_lut5_I0_O)        0.329    43.005 r  phase_2[15]_i_347/O
                         net (fo=1, routed)           0.000    43.005    phase_2[15]_i_347_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.538 r  phase_2_reg[15]_i_300/CO[3]
                         net (fo=1, routed)           0.000    43.538    phase_2_reg[15]_i_300_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.655 r  phase_2_reg[15]_i_295/CO[3]
                         net (fo=1, routed)           0.009    43.664    phase_2_reg[15]_i_295_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.781 r  phase_2_reg[15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    43.781    phase_2_reg[15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.898 r  phase_2_reg[15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    43.898    phase_2_reg[15]_i_397_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.015 r  phase_2_reg[15]_i_366/CO[3]
                         net (fo=1, routed)           0.000    44.015    phase_2_reg[15]_i_366_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.132 r  phase_2_reg[15]_i_329/CO[3]
                         net (fo=1, routed)           0.000    44.132    phase_2_reg[15]_i_329_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.361 r  phase_2_reg[15]_i_290/CO[2]
                         net (fo=44, routed)          0.810    45.171    phase_2_reg[15]_i_290_n_1
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.310    45.481 r  phase_2[15]_i_308/O
                         net (fo=1, routed)           0.000    45.481    phase_2[15]_i_308_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.014 r  phase_2_reg[15]_i_261/CO[3]
                         net (fo=1, routed)           0.009    46.023    phase_2_reg[15]_i_261_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.140 r  phase_2_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    46.140    phase_2_reg[15]_i_256_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.257 r  phase_2_reg[15]_i_255/CO[3]
                         net (fo=1, routed)           0.000    46.257    phase_2_reg[15]_i_255_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.374 r  phase_2_reg[15]_i_361/CO[3]
                         net (fo=1, routed)           0.000    46.374    phase_2_reg[15]_i_361_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.491 r  phase_2_reg[15]_i_324/CO[3]
                         net (fo=1, routed)           0.000    46.491    phase_2_reg[15]_i_324_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.608 r  phase_2_reg[15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    46.608    phase_2_reg[15]_i_289_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.725 r  phase_2_reg[15]_i_254/CO[3]
                         net (fo=46, routed)          1.294    48.019    sine_wave/phase_2_reg[15]_i_229_0[0]
    SLICE_X41Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.143 r  sine_wave/phase_2[15]_i_269/O
                         net (fo=1, routed)           0.000    48.143    sine_wave/phase_2[15]_i_269_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.693 r  sine_wave/phase_2_reg[15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    48.693    sine_wave/phase_2_reg[15]_i_229_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.807 r  sine_wave/phase_2_reg[15]_i_224/CO[3]
                         net (fo=1, routed)           0.009    48.816    sine_wave/phase_2_reg[15]_i_224_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.930 r  sine_wave/phase_2_reg[15]_i_223/CO[3]
                         net (fo=1, routed)           0.000    48.930    sine_wave/phase_2_reg[15]_i_223_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.044 r  sine_wave/phase_2_reg[15]_i_356/CO[3]
                         net (fo=1, routed)           0.000    49.044    sine_wave/phase_2_reg[15]_i_356_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.158 r  sine_wave/phase_2_reg[15]_i_319/CO[3]
                         net (fo=1, routed)           0.000    49.158    sine_wave/phase_2_reg[15]_i_319_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.272 r  sine_wave/phase_2_reg[15]_i_284/CO[3]
                         net (fo=1, routed)           0.000    49.272    sine_wave/phase_2_reg[15]_i_284_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.386 r  sine_wave/phase_2_reg[15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    49.386    sine_wave/phase_2_reg[15]_i_253_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.657 r  sine_wave/phase_2_reg[15]_i_221/CO[0]
                         net (fo=48, routed)          0.897    50.554    sine_wave_n_79
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.373    50.927 r  phase_2[15]_i_237/O
                         net (fo=1, routed)           0.000    50.927    phase_2[15]_i_237_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.477 r  phase_2_reg[15]_i_197/CO[3]
                         net (fo=1, routed)           0.000    51.477    phase_2_reg[15]_i_197_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.591 r  phase_2_reg[15]_i_192/CO[3]
                         net (fo=1, routed)           0.000    51.591    phase_2_reg[15]_i_192_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.705 r  phase_2_reg[15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    51.705    phase_2_reg[15]_i_191_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.819 r  phase_2_reg[15]_i_314/CO[3]
                         net (fo=1, routed)           0.000    51.819    phase_2_reg[15]_i_314_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.933 r  phase_2_reg[15]_i_279/CO[3]
                         net (fo=1, routed)           0.000    51.933    phase_2_reg[15]_i_279_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.047 r  phase_2_reg[15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.047    phase_2_reg[15]_i_248_n_0
    SLICE_X43Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.161 r  phase_2_reg[15]_i_220/CO[3]
                         net (fo=1, routed)           0.000    52.161    phase_2_reg[15]_i_220_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.318 r  phase_2_reg[15]_i_188/CO[1]
                         net (fo=50, routed)          1.076    53.395    phase_2_reg[15]_i_188_n_2
    SLICE_X45Y71         LUT5 (Prop_lut5_I0_O)        0.329    53.724 r  phase_2[15]_i_205/O
                         net (fo=1, routed)           0.000    53.724    phase_2[15]_i_205_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.274 r  phase_2_reg[15]_i_172/CO[3]
                         net (fo=1, routed)           0.000    54.274    phase_2_reg[15]_i_172_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.388 r  phase_2_reg[15]_i_167/CO[3]
                         net (fo=1, routed)           0.000    54.388    phase_2_reg[15]_i_167_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.502 r  phase_2_reg[15]_i_166/CO[3]
                         net (fo=1, routed)           0.000    54.502    phase_2_reg[15]_i_166_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.616 r  phase_2_reg[15]_i_274/CO[3]
                         net (fo=1, routed)           0.009    54.625    phase_2_reg[15]_i_274_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.739 r  phase_2_reg[15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    54.739    phase_2_reg[15]_i_243_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.853 r  phase_2_reg[15]_i_215/CO[3]
                         net (fo=1, routed)           0.000    54.853    phase_2_reg[15]_i_215_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.967 r  phase_2_reg[15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    54.967    phase_2_reg[15]_i_187_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.195 r  phase_2_reg[15]_i_162/CO[2]
                         net (fo=52, routed)          1.084    56.279    phase_2_reg[15]_i_162_n_1
    SLICE_X43Y68         LUT5 (Prop_lut5_I0_O)        0.313    56.592 r  phase_2[15]_i_180/O
                         net (fo=1, routed)           0.000    56.592    phase_2[15]_i_180_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.142 r  phase_2_reg[15]_i_152/CO[3]
                         net (fo=1, routed)           0.000    57.142    phase_2_reg[15]_i_152_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.256 r  phase_2_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    57.256    phase_2_reg[15]_i_147_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.370 r  phase_2_reg[15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    57.370    phase_2_reg[15]_i_146_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.484 r  phase_2_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    57.484    phase_2_reg[15]_i_238_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.598 r  phase_2_reg[15]_i_210/CO[3]
                         net (fo=1, routed)           0.000    57.598    phase_2_reg[15]_i_210_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.712 r  phase_2_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    57.712    phase_2_reg[15]_i_182_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.826 r  phase_2_reg[15]_i_161/CO[3]
                         net (fo=1, routed)           0.009    57.835    phase_2_reg[15]_i_161_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.949 r  phase_2_reg[15]_i_145/CO[3]
                         net (fo=54, routed)          1.322    59.271    sine_wave/phase_2_reg[15]_i_136_0[0]
    SLICE_X42Y70         LUT5 (Prop_lut5_I0_O)        0.124    59.395 r  sine_wave/phase_2[15]_i_160/O
                         net (fo=1, routed)           0.000    59.395    sine_wave/phase_2[15]_i_160_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.928 r  sine_wave/phase_2_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    59.928    sine_wave/phase_2_reg[15]_i_136_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.045 r  sine_wave/phase_2_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    60.045    sine_wave/phase_2_reg[15]_i_131_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.162 r  sine_wave/phase_2_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000    60.162    sine_wave/phase_2_reg[15]_i_130_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.279 r  sine_wave/phase_2_reg[31]_i_246/CO[3]
                         net (fo=1, routed)           0.000    60.279    sine_wave/phase_2_reg[31]_i_246_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.396 r  sine_wave/phase_2_reg[31]_i_237/CO[3]
                         net (fo=1, routed)           0.009    60.405    sine_wave/phase_2_reg[31]_i_237_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.522 r  sine_wave/phase_2_reg[31]_i_223/CO[3]
                         net (fo=1, routed)           0.000    60.522    sine_wave/phase_2_reg[31]_i_223_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.639 r  sine_wave/phase_2_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    60.639    sine_wave/phase_2_reg[31]_i_204_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.756 r  sine_wave/phase_2_reg[31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    60.756    sine_wave/phase_2_reg[31]_i_184_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    61.010 r  sine_wave/phase_2_reg[31]_i_158/CO[0]
                         net (fo=56, routed)          0.791    61.801    sine_wave_n_107
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.367    62.168 r  phase_2[15]_i_144/O
                         net (fo=1, routed)           0.000    62.168    phase_2[15]_i_144_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.701 r  phase_2_reg[15]_i_117/CO[3]
                         net (fo=1, routed)           0.000    62.701    phase_2_reg[15]_i_117_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.818 r  phase_2_reg[15]_i_112/CO[3]
                         net (fo=1, routed)           0.000    62.818    phase_2_reg[15]_i_112_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.935 r  phase_2_reg[15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    62.935    phase_2_reg[15]_i_111_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.052 r  phase_2_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    63.052    phase_2_reg[31]_i_232_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.169 r  phase_2_reg[31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    63.169    phase_2_reg[31]_i_218_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.286 r  phase_2_reg[31]_i_199/CO[3]
                         net (fo=1, routed)           0.000    63.286    phase_2_reg[31]_i_199_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.403 r  phase_2_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    63.403    phase_2_reg[31]_i_179_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.520 r  phase_2_reg[31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    63.520    phase_2_reg[31]_i_157_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.677 r  phase_2_reg[31]_i_134/CO[1]
                         net (fo=58, routed)          1.278    64.955    phase_2_reg[31]_i_134_n_2
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.332    65.287 r  phase_2[15]_i_125/O
                         net (fo=1, routed)           0.000    65.287    phase_2[15]_i_125_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.837 r  phase_2_reg[15]_i_101/CO[3]
                         net (fo=1, routed)           0.000    65.837    phase_2_reg[15]_i_101_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.951 r  phase_2_reg[15]_i_96/CO[3]
                         net (fo=1, routed)           0.000    65.951    phase_2_reg[15]_i_96_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.065 r  phase_2_reg[15]_i_95/CO[3]
                         net (fo=1, routed)           0.000    66.065    phase_2_reg[15]_i_95_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.179 r  phase_2_reg[31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    66.179    phase_2_reg[31]_i_213_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.293 r  phase_2_reg[31]_i_194/CO[3]
                         net (fo=1, routed)           0.009    66.302    phase_2_reg[31]_i_194_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.416 r  phase_2_reg[31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    66.416    phase_2_reg[31]_i_174_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.530 r  phase_2_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    66.530    phase_2_reg[31]_i_152_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.644 r  phase_2_reg[31]_i_133/CO[3]
                         net (fo=1, routed)           0.000    66.644    phase_2_reg[31]_i_133_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.801 r  phase_2_reg[31]_i_111/CO[1]
                         net (fo=58, routed)          1.065    67.866    phase_2_reg[31]_i_111_n_2
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.329    68.195 r  phase_2[15]_i_109/O
                         net (fo=1, routed)           0.000    68.195    phase_2[15]_i_109_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.745 r  phase_2_reg[15]_i_86/CO[3]
                         net (fo=1, routed)           0.000    68.745    phase_2_reg[15]_i_86_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.859 r  phase_2_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    68.859    phase_2_reg[15]_i_81_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.973 r  phase_2_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    68.973    phase_2_reg[15]_i_80_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.087 r  phase_2_reg[31]_i_189/CO[3]
                         net (fo=1, routed)           0.000    69.087    phase_2_reg[31]_i_189_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.201 r  phase_2_reg[31]_i_169/CO[3]
                         net (fo=1, routed)           0.009    69.210    phase_2_reg[31]_i_169_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.324 r  phase_2_reg[31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    69.324    phase_2_reg[31]_i_147_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.438 r  phase_2_reg[31]_i_128/CO[3]
                         net (fo=1, routed)           0.000    69.438    phase_2_reg[31]_i_128_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.552 r  phase_2_reg[31]_i_110/CO[3]
                         net (fo=1, routed)           0.000    69.552    phase_2_reg[31]_i_110_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.709 r  phase_2_reg[31]_i_92/CO[1]
                         net (fo=58, routed)          1.167    70.876    phase_2_reg[31]_i_92_n_2
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.329    71.205 r  phase_2[15]_i_94/O
                         net (fo=1, routed)           0.000    71.205    phase_2[15]_i_94_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.755 r  phase_2_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    71.755    phase_2_reg[15]_i_71_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.869 r  phase_2_reg[15]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.869    phase_2_reg[15]_i_66_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.983 r  phase_2_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    71.983    phase_2_reg[15]_i_65_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.097 r  phase_2_reg[31]_i_164/CO[3]
                         net (fo=1, routed)           0.009    72.106    phase_2_reg[31]_i_164_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.220 r  phase_2_reg[31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    72.220    phase_2_reg[31]_i_142_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.334 r  phase_2_reg[31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    72.334    phase_2_reg[31]_i_123_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.448 r  phase_2_reg[31]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.448    phase_2_reg[31]_i_105_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.562 r  phase_2_reg[31]_i_91/CO[3]
                         net (fo=1, routed)           0.000    72.562    phase_2_reg[31]_i_91_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.719 r  phase_2_reg[31]_i_74/CO[1]
                         net (fo=58, routed)          1.112    73.831    phase_2_reg[31]_i_74_n_2
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.329    74.160 r  phase_2[15]_i_79/O
                         net (fo=1, routed)           0.000    74.160    phase_2[15]_i_79_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.710 r  phase_2_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    74.710    phase_2_reg[15]_i_56_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.824 r  phase_2_reg[15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    74.824    phase_2_reg[15]_i_51_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.938 r  phase_2_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    74.938    phase_2_reg[15]_i_50_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.052 r  phase_2_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    75.052    phase_2_reg[31]_i_137_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.166 r  phase_2_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.009    75.175    phase_2_reg[31]_i_118_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.289 r  phase_2_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    75.289    phase_2_reg[31]_i_100_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.403 r  phase_2_reg[31]_i_86/CO[3]
                         net (fo=1, routed)           0.000    75.403    phase_2_reg[31]_i_86_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.517 r  phase_2_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000    75.517    phase_2_reg[31]_i_73_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.674 r  phase_2_reg[31]_i_59/CO[1]
                         net (fo=58, routed)          1.170    76.843    phase_2_reg[31]_i_59_n_2
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.329    77.172 r  phase_2[15]_i_64/O
                         net (fo=1, routed)           0.000    77.172    phase_2[15]_i_64_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.705 r  phase_2_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.705    phase_2_reg[15]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.822 r  phase_2_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    77.822    phase_2_reg[15]_i_36_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.939 r  phase_2_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.939    phase_2_reg[15]_i_35_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.056 r  phase_2_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    78.056    phase_2_reg[27]_i_26_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.173 r  phase_2_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.173    phase_2_reg[31]_i_95_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.290 r  phase_2_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    78.290    phase_2_reg[31]_i_81_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.407 r  phase_2_reg[31]_i_68/CO[3]
                         net (fo=1, routed)           0.000    78.407    phase_2_reg[31]_i_68_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.524 r  phase_2_reg[31]_i_58/CO[3]
                         net (fo=1, routed)           0.009    78.533    phase_2_reg[31]_i_58_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.690 r  phase_2_reg[31]_i_45/CO[1]
                         net (fo=58, routed)          1.112    79.803    phase_2_reg[31]_i_45_n_2
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.332    80.135 r  phase_2[15]_i_49/O
                         net (fo=1, routed)           0.000    80.135    phase_2[15]_i_49_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.685 r  phase_2_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.685    phase_2_reg[15]_i_30_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.799 r  phase_2_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.799    phase_2_reg[15]_i_25_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.913 r  phase_2_reg[15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.913    phase_2_reg[15]_i_24_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.027 r  phase_2_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    81.027    phase_2_reg[23]_i_18_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.141 r  phase_2_reg[27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    81.141    phase_2_reg[27]_i_21_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.255 r  phase_2_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.255    phase_2_reg[31]_i_62_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.369 r  phase_2_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.369    phase_2_reg[31]_i_53_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.483 r  phase_2_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.009    81.492    phase_2_reg[31]_i_44_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.649 r  phase_2_reg[31]_i_31/CO[1]
                         net (fo=58, routed)          0.875    82.523    phase_2_reg[31]_i_31_n_2
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.329    82.852 r  phase_2[7]_i_21/O
                         net (fo=1, routed)           0.000    82.852    phase_2[7]_i_21_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.385 r  phase_2_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    83.385    phase_2_reg[7]_i_12_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.502 r  phase_2_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.009    83.511    phase_2_reg[15]_i_19_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.628 r  phase_2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.628    phase_2_reg[15]_i_18_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.745 r  phase_2_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    83.745    phase_2_reg[19]_i_11_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.862 r  phase_2_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    83.862    phase_2_reg[23]_i_13_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.979 r  phase_2_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.979    phase_2_reg[27]_i_16_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.096 r  phase_2_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.096    phase_2_reg[31]_i_34_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.213 r  phase_2_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.213    phase_2_reg[31]_i_30_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.370 r  phase_2_reg[31]_i_16/CO[1]
                         net (fo=58, routed)          1.289    85.659    phase_2_reg[31]_i_16_n_2
    SLICE_X56Y64         LUT3 (Prop_lut3_I0_O)        0.332    85.991 r  phase_2[3]_i_13/O
                         net (fo=1, routed)           0.000    85.991    phase_2[3]_i_13_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.524 r  phase_2_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.524    phase_2_reg[3]_i_8_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    86.847 f  phase_2_reg[7]_i_7/O[1]
                         net (fo=8, routed)           0.565    87.412    sine_wave/phase_2_reg[7]_2[1]
    SLICE_X57Y66         LUT4 (Prop_lut4_I2_O)        0.306    87.718 r  sine_wave/phase_2[11]_i_8/O
                         net (fo=3, routed)           0.662    88.379    sine_wave/phase_2[11]_i_8_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    88.503 r  sine_wave/phase_2[31]_i_23/O
                         net (fo=9, routed)           0.845    89.348    sine_wave/phase_2[31]_i_23_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124    89.472 r  sine_wave/phase_2[15]_i_9/O
                         net (fo=3, routed)           0.341    89.813    sine_wave/phase_2[15]_i_9_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.124    89.937 r  sine_wave/phase_2[15]_i_4/O
                         net (fo=1, routed)           0.000    89.937    sine_wave/phase_2[15]_i_4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.470 r  sine_wave/phase_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.470    sine_wave/phase_2_reg[15]_i_1_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.587 r  sine_wave/phase_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.587    sine_wave/phase_2_reg[19]_i_1_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    90.902 r  sine_wave/phase_2_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    90.902    sine_wave/p_1_in[23]
    SLICE_X54Y69         FDRE                                         r  sine_wave/phase_2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.431     4.760    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  sine_wave/phase_2_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resolution_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.273ns (48.559%)  route 0.289ns (51.441%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         LDCE                         0.000     0.000 r  resolution_reg[4]/G
    SLICE_X55Y62         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  resolution_reg[4]/Q
                         net (fo=82, routed)          0.289     0.447    sine_wave/Q[4]
    SLICE_X54Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.492 r  sine_wave/phase_2[7]_i_5/O
                         net (fo=1, routed)           0.000     0.492    sine_wave/phase_2[7]_i_5_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.562 r  sine_wave/phase_2_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.562    sine_wave/p_1_in[4]
    SLICE_X54Y65         FDRE                                         r  sine_wave/phase_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.828     1.942    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  sine_wave/phase_2_reg[4]/C

Slack:                    inf
  Source:                 resolution_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.308ns (51.573%)  route 0.289ns (48.427%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         LDCE                         0.000     0.000 r  resolution_reg[4]/G
    SLICE_X55Y62         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  resolution_reg[4]/Q
                         net (fo=82, routed)          0.289     0.447    sine_wave/Q[4]
    SLICE_X54Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.492 r  sine_wave/phase_2[7]_i_5/O
                         net (fo=1, routed)           0.000     0.492    sine_wave/phase_2[7]_i_5_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.597 r  sine_wave/phase_2_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.597    sine_wave/p_1_in[5]
    SLICE_X54Y65         FDRE                                         r  sine_wave/phase_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.828     1.942    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  sine_wave/phase_2_reg[5]/C

Slack:                    inf
  Source:                 resolution_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.268ns (43.844%)  route 0.343ns (56.156%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         LDCE                         0.000     0.000 r  resolution_reg[6]/G
    SLICE_X55Y62         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  resolution_reg[6]/Q
                         net (fo=76, routed)          0.343     0.501    sine_wave/Q[6]
    SLICE_X54Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.546 r  sine_wave/phase_2[7]_i_3/O
                         net (fo=1, routed)           0.000     0.546    sine_wave/phase_2[7]_i_3_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.611 r  sine_wave/phase_2_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.611    sine_wave/p_1_in[6]
    SLICE_X54Y65         FDRE                                         r  sine_wave/phase_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.828     1.942    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  sine_wave/phase_2_reg[6]/C

Slack:                    inf
  Source:                 resolution_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.287ns (45.509%)  route 0.344ns (54.491%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         LDCE                         0.000     0.000 r  resolution_reg[3]/G
    SLICE_X54Y61         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  resolution_reg[3]/Q
                         net (fo=76, routed)          0.344     0.522    sine_wave/Q[3]
    SLICE_X54Y64         LUT5 (Prop_lut5_I1_O)        0.045     0.567 r  sine_wave/phase_2[3]_i_3/O
                         net (fo=1, routed)           0.000     0.567    sine_wave/phase_2[3]_i_3_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.631 r  sine_wave/phase_2_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.631    sine_wave/p_1_in[3]
    SLICE_X54Y64         FDRE                                         r  sine_wave/phase_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.829     1.943    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sine_wave/phase_2_reg[3]/C

Slack:                    inf
  Source:                 resolution_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.304ns (46.967%)  route 0.343ns (53.033%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         LDCE                         0.000     0.000 r  resolution_reg[6]/G
    SLICE_X55Y62         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  resolution_reg[6]/Q
                         net (fo=76, routed)          0.343     0.501    sine_wave/Q[6]
    SLICE_X54Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.546 r  sine_wave/phase_2[7]_i_3/O
                         net (fo=1, routed)           0.000     0.546    sine_wave/phase_2[7]_i_3_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.647 r  sine_wave/phase_2_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.647    sine_wave/p_1_in[7]
    SLICE_X54Y65         FDRE                                         r  sine_wave/phase_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.828     1.942    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  sine_wave/phase_2_reg[7]/C

Slack:                    inf
  Source:                 resolution_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.289ns (42.766%)  route 0.387ns (57.234%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         LDCE                         0.000     0.000 r  resolution_reg[1]/G
    SLICE_X54Y62         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  resolution_reg[1]/Q
                         net (fo=72, routed)          0.387     0.565    sine_wave/Q[1]
    SLICE_X54Y64         LUT6 (Prop_lut6_I1_O)        0.045     0.610 r  sine_wave/phase_2[3]_i_5/O
                         net (fo=1, routed)           0.000     0.610    sine_wave/phase_2[3]_i_5_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.676 r  sine_wave/phase_2_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.676    sine_wave/p_1_in[1]
    SLICE_X54Y64         FDRE                                         r  sine_wave/phase_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.829     1.943    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sine_wave/phase_2_reg[1]/C

Slack:                    inf
  Source:                 resolution_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.401ns (58.099%)  route 0.289ns (41.901%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         LDCE                         0.000     0.000 r  resolution_reg[4]/G
    SLICE_X55Y62         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  resolution_reg[4]/Q
                         net (fo=82, routed)          0.289     0.447    sine_wave/Q[4]
    SLICE_X54Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.492 r  sine_wave/phase_2[7]_i_5/O
                         net (fo=1, routed)           0.000     0.492    sine_wave/phase_2[7]_i_5_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.637 r  sine_wave/phase_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.637    sine_wave/phase_2_reg[7]_i_1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.690 r  sine_wave/phase_2_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.690    sine_wave/p_1_in[8]
    SLICE_X54Y66         FDRE                                         r  sine_wave/phase_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.827     1.941    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  sine_wave/phase_2_reg[8]/C

Slack:                    inf
  Source:                 resolution_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.414ns (58.873%)  route 0.289ns (41.127%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         LDCE                         0.000     0.000 r  resolution_reg[4]/G
    SLICE_X55Y62         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  resolution_reg[4]/Q
                         net (fo=82, routed)          0.289     0.447    sine_wave/Q[4]
    SLICE_X54Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.492 r  sine_wave/phase_2[7]_i_5/O
                         net (fo=1, routed)           0.000     0.492    sine_wave/phase_2[7]_i_5_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.637 r  sine_wave/phase_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.637    sine_wave/phase_2_reg[7]_i_1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.703 r  sine_wave/phase_2_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.703    sine_wave/p_1_in[10]
    SLICE_X54Y66         FDRE                                         r  sine_wave/phase_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.827     1.941    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  sine_wave/phase_2_reg[10]/C

Slack:                    inf
  Source:                 resolution_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.437ns (60.176%)  route 0.289ns (39.824%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         LDCE                         0.000     0.000 r  resolution_reg[4]/G
    SLICE_X55Y62         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  resolution_reg[4]/Q
                         net (fo=82, routed)          0.289     0.447    sine_wave/Q[4]
    SLICE_X54Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.492 r  sine_wave/phase_2[7]_i_5/O
                         net (fo=1, routed)           0.000     0.492    sine_wave/phase_2[7]_i_5_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.637 r  sine_wave/phase_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.637    sine_wave/phase_2_reg[7]_i_1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.726 r  sine_wave/phase_2_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.726    sine_wave/p_1_in[9]
    SLICE_X54Y66         FDRE                                         r  sine_wave/phase_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.827     1.941    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  sine_wave/phase_2_reg[9]/C

Slack:                    inf
  Source:                 resolution_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sine_wave/phase_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.273ns (37.585%)  route 0.453ns (62.415%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         LDCE                         0.000     0.000 r  resolution_reg[0]/G
    SLICE_X55Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  resolution_reg[0]/Q
                         net (fo=72, routed)          0.453     0.611    sine_wave/Q[0]
    SLICE_X54Y64         LUT3 (Prop_lut3_I2_O)        0.045     0.656 r  sine_wave/phase_2[3]_i_6/O
                         net (fo=1, routed)           0.000     0.656    sine_wave/phase_2[3]_i_6_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.726 r  sine_wave/phase_2_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.726    sine_wave/p_1_in[0]
    SLICE_X54Y64         FDRE                                         r  sine_wave/phase_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.829     1.943    sine_wave/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sine_wave/phase_2_reg[0]/C





