// Seed: 1216405904
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_4;
  logic id_5 = id_1;
  logic id_6 = id_2 == 1'b0;
  logic id_7;
  assign id_7 = 1 - id_7;
  initial SystemTFIdentifier(1, id_1);
endmodule
