#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x27f9b00 .scope module, "alu1_test" "alu1_test" 2 1;
 .timescale 0 0;
v0x281d0f0_0 .var "A", 0 0;
v0x281d1b0_0 .var "B", 0 0;
v0x281d2c0_0 .var "carryin", 0 0;
v0x281d3b0_0 .net "carryout", 0 0, L_0x281dc50;  1 drivers
v0x281d4a0_0 .var "control", 2 0;
v0x281d590_0 .net "out", 0 0, L_0x281f000;  1 drivers
S_0x27f9c80 .scope module, "a1" "alu1" 2 28, 3 21 0, S_0x27f9b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "control"
L_0x281d680 .functor XOR 1, v0x281d1b0_0, L_0x281d740, C4<0>, C4<0>;
v0x281c870_0 .net "A", 0 0, v0x281d0f0_0;  1 drivers
v0x281c980_0 .net "B", 0 0, v0x281d1b0_0;  1 drivers
v0x281ca40_0 .net "G", 0 0, L_0x281eb10;  1 drivers
v0x281cb70_0 .net *"_s2", 0 0, L_0x281d740;  1 drivers
v0x281cc10_0 .net "carryin", 0 0, v0x281d2c0_0;  1 drivers
v0x281ccb0_0 .net "carryout", 0 0, L_0x281dc50;  alias, 1 drivers
v0x281cd50_0 .net "control", 2 0, v0x281d4a0_0;  1 drivers
v0x281cdf0_0 .net "out", 0 0, L_0x281f000;  alias, 1 drivers
v0x281cec0_0 .net "sum", 0 0, L_0x281d9a0;  1 drivers
v0x281cff0_0 .net "y", 0 0, L_0x281d680;  1 drivers
L_0x281d740 .part v0x281d4a0_0, 0, 1;
L_0x281ed50 .part v0x281d4a0_0, 0, 2;
L_0x281f110 .part v0x281d4a0_0, 2, 1;
S_0x27fbe90 .scope module, "adder" "full_adder" 3 29, 3 1 0, S_0x27f9c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x281d880 .functor XOR 1, v0x281d0f0_0, L_0x281d680, C4<0>, C4<0>;
L_0x281d9a0 .functor XOR 1, L_0x281d880, v0x281d2c0_0, C4<0>, C4<0>;
L_0x281da30 .functor AND 1, v0x281d0f0_0, L_0x281d680, C4<1>, C4<1>;
L_0x281db50 .functor AND 1, L_0x281d880, v0x281d2c0_0, C4<1>, C4<1>;
L_0x281dc50 .functor OR 1, L_0x281da30, L_0x281db50, C4<0>, C4<0>;
v0x27fc060_0 .net "a", 0 0, v0x281d0f0_0;  alias, 1 drivers
v0x2818ce0_0 .net "b", 0 0, L_0x281d680;  alias, 1 drivers
v0x2818da0_0 .net "cin", 0 0, v0x281d2c0_0;  alias, 1 drivers
v0x2818e70_0 .net "cout", 0 0, L_0x281dc50;  alias, 1 drivers
v0x2818f30_0 .net "partial_c1", 0 0, L_0x281da30;  1 drivers
v0x2819040_0 .net "partial_c2", 0 0, L_0x281db50;  1 drivers
v0x2819100_0 .net "partial_s", 0 0, L_0x281d880;  1 drivers
v0x28191c0_0 .net "sum", 0 0, L_0x281d9a0;  alias, 1 drivers
S_0x2819320 .scope module, "l1" "logicunit" 3 30, 4 2 0, S_0x27f9c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 2 "control"
L_0x281dcc0 .functor AND 1, v0x281d0f0_0, v0x281d1b0_0, C4<1>, C4<1>;
L_0x281dde0 .functor OR 1, v0x281d0f0_0, v0x281d1b0_0, C4<0>, C4<0>;
L_0x281de70 .functor NOR 1, v0x281d0f0_0, v0x281d1b0_0, C4<0>, C4<0>;
L_0x281d910 .functor XOR 1, v0x281d0f0_0, v0x281d1b0_0, C4<0>, C4<0>;
v0x281b940_0 .net "A", 0 0, v0x281d0f0_0;  alias, 1 drivers
v0x281ba00_0 .net "B", 0 0, v0x281d1b0_0;  alias, 1 drivers
v0x281baa0_0 .net "a", 0 0, L_0x281dcc0;  1 drivers
v0x281bb90_0 .net "control", 1 0, L_0x281ed50;  1 drivers
v0x281bc30_0 .net "no", 0 0, L_0x281de70;  1 drivers
v0x281bd70_0 .net "o", 0 0, L_0x281dde0;  1 drivers
v0x281be60_0 .net "out", 0 0, L_0x281eb10;  alias, 1 drivers
v0x281bf50_0 .net "xo", 0 0, L_0x281d910;  1 drivers
S_0x2819580 .scope module, "r" "mux4" 4 13, 5 16 0, S_0x2819320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 2 "control"
v0x281b1f0_0 .net "A", 0 0, L_0x281dcc0;  alias, 1 drivers
v0x281b2b0_0 .net "B", 0 0, L_0x281dde0;  alias, 1 drivers
v0x281b380_0 .net "C", 0 0, L_0x281de70;  alias, 1 drivers
v0x281b480_0 .net "D", 0 0, L_0x281d910;  alias, 1 drivers
v0x281b550_0 .net "abo", 0 0, L_0x281e280;  1 drivers
v0x281b690_0 .net "cdo", 0 0, L_0x281e6c0;  1 drivers
v0x281b780_0 .net "control", 1 0, L_0x281ed50;  alias, 1 drivers
v0x281b820_0 .net "out", 0 0, L_0x281eb10;  alias, 1 drivers
L_0x281e340 .part L_0x281ed50, 0, 1;
L_0x281e7d0 .part L_0x281ed50, 0, 1;
L_0x281ec20 .part L_0x281ed50, 1, 1;
S_0x2819830 .scope module, "ab" "mux2" 5 23, 5 2 0, S_0x2819580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x281e010 .functor NOT 1, L_0x281e340, C4<0>, C4<0>, C4<0>;
L_0x281e080 .functor AND 1, L_0x281dcc0, L_0x281e010, C4<1>, C4<1>;
L_0x281e180 .functor AND 1, L_0x281dde0, L_0x281e340, C4<1>, C4<1>;
L_0x281e280 .functor OR 1, L_0x281e080, L_0x281e180, C4<0>, C4<0>;
v0x2819ac0_0 .net "A", 0 0, L_0x281dcc0;  alias, 1 drivers
v0x2819ba0_0 .net "B", 0 0, L_0x281dde0;  alias, 1 drivers
v0x2819c60_0 .net "control", 0 0, L_0x281e340;  1 drivers
v0x2819d30_0 .net "not_control", 0 0, L_0x281e010;  1 drivers
v0x2819df0_0 .net "out", 0 0, L_0x281e280;  alias, 1 drivers
v0x2819f00_0 .net "wA", 0 0, L_0x281e080;  1 drivers
v0x2819fc0_0 .net "wB", 0 0, L_0x281e180;  1 drivers
S_0x281a100 .scope module, "cd" "mux2" 5 24, 5 2 0, S_0x2819580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x281e430 .functor NOT 1, L_0x281e7d0, C4<0>, C4<0>, C4<0>;
L_0x281e4c0 .functor AND 1, L_0x281de70, L_0x281e430, C4<1>, C4<1>;
L_0x281e5c0 .functor AND 1, L_0x281d910, L_0x281e7d0, C4<1>, C4<1>;
L_0x281e6c0 .functor OR 1, L_0x281e4c0, L_0x281e5c0, C4<0>, C4<0>;
v0x281a360_0 .net "A", 0 0, L_0x281de70;  alias, 1 drivers
v0x281a420_0 .net "B", 0 0, L_0x281d910;  alias, 1 drivers
v0x281a4e0_0 .net "control", 0 0, L_0x281e7d0;  1 drivers
v0x281a5b0_0 .net "not_control", 0 0, L_0x281e430;  1 drivers
v0x281a670_0 .net "out", 0 0, L_0x281e6c0;  alias, 1 drivers
v0x281a780_0 .net "wA", 0 0, L_0x281e4c0;  1 drivers
v0x281a840_0 .net "wB", 0 0, L_0x281e5c0;  1 drivers
S_0x281a980 .scope module, "o" "mux2" 5 25, 5 2 0, S_0x2819580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x281e870 .functor NOT 1, L_0x281ec20, C4<0>, C4<0>, C4<0>;
L_0x281e8e0 .functor AND 1, L_0x281e280, L_0x281e870, C4<1>, C4<1>;
L_0x281ea10 .functor AND 1, L_0x281e6c0, L_0x281ec20, C4<1>, C4<1>;
L_0x281eb10 .functor OR 1, L_0x281e8e0, L_0x281ea10, C4<0>, C4<0>;
v0x281abf0_0 .net "A", 0 0, L_0x281e280;  alias, 1 drivers
v0x281acc0_0 .net "B", 0 0, L_0x281e6c0;  alias, 1 drivers
v0x281ad90_0 .net "control", 0 0, L_0x281ec20;  1 drivers
v0x281ae60_0 .net "not_control", 0 0, L_0x281e870;  1 drivers
v0x281af00_0 .net "out", 0 0, L_0x281eb10;  alias, 1 drivers
v0x281aff0_0 .net "wA", 0 0, L_0x281e8e0;  1 drivers
v0x281b0b0_0 .net "wB", 0 0, L_0x281ea10;  1 drivers
S_0x281c0a0 .scope module, "m2" "mux2" 3 31, 5 2 0, S_0x27f9c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x281edf0 .functor NOT 1, L_0x281f110, C4<0>, C4<0>, C4<0>;
L_0x281ee60 .functor AND 1, L_0x281d9a0, L_0x281edf0, C4<1>, C4<1>;
L_0x281ef90 .functor AND 1, L_0x281eb10, L_0x281f110, C4<1>, C4<1>;
L_0x281f000 .functor OR 1, L_0x281ee60, L_0x281ef90, C4<0>, C4<0>;
v0x281c2e0_0 .net "A", 0 0, L_0x281d9a0;  alias, 1 drivers
v0x281c380_0 .net "B", 0 0, L_0x281eb10;  alias, 1 drivers
v0x281c420_0 .net "control", 0 0, L_0x281f110;  1 drivers
v0x281c4c0_0 .net "not_control", 0 0, L_0x281edf0;  1 drivers
v0x281c560_0 .net "out", 0 0, L_0x281f000;  alias, 1 drivers
v0x281c670_0 .net "wA", 0 0, L_0x281ee60;  1 drivers
v0x281c730_0 .net "wB", 0 0, L_0x281ef90;  1 drivers
    .scope S_0x27f9b00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x281d0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x281d1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x281d2c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x281d4a0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x27f9b00;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x281d0f0_0;
    %nor/r;
    %store/vec4 v0x281d0f0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x27f9b00;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0x281d1b0_0;
    %nor/r;
    %store/vec4 v0x281d1b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x27f9b00;
T_3 ;
    %delay 4, 0;
    %load/vec4 v0x281d2c0_0;
    %nor/r;
    %store/vec4 v0x281d2c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x27f9b00;
T_4 ;
    %vpi_call 2 13 "$dumpfile", "alu1.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x27f9b00 {0 0 0};
    %delay 8, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x281d4a0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x281d4a0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x281d4a0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x281d4a0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x281d4a0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x281d4a0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x281d4a0_0, 0, 3;
    %delay 8, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "alu1_tb.v";
    "alu1.v";
    "logicunit.v";
    "mux.v";
