# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do pipeline_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {pipeline.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:03 on Dec 02,2019
# vcom -reportprogress 300 -93 -work work pipeline.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity pipeline
# -- Compiling architecture structure of pipeline
# End time: 13:33:05 on Dec 02,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
vsim work.pipeline
# vsim work.pipeline 
# Start time: 13:33:49 on Dec 02,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.pipeline(structure)
# Loading work.hard_block(structure)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_clkctrl(vital_clkctrl)
# Loading fiftyfivenm.fiftyfivenm_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
# ** Warning: Design size of 243032 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position end  sim:/pipeline/d0
add wave -position end  sim:/pipeline/RELOJ
add wave -position end  sim:/pipeline/RESET
add wave -position end  sim:/pipeline/d1
add wave -position end  sim:/pipeline/d2
add wave -position end  sim:/pipeline/d3
add wave -position end  sim:/pipeline/salida
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: angel  Hostname: DESKTOP-9PM7NAR  ProcessID: 9132
#           Attempting to use alternate WLF file "./wlftdvgweb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdvgweb
force -freeze sim:/pipeline/RELOJ 1 0, 0 {25 ps} -r 50
force -freeze sim:/pipeline/RESET 1 0
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 14:08:55 on Dec 02,2019, Elapsed time: 0:35:06
# Errors: 0, Warnings: 3
