--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr Top_Level.pcf
-ucf SOURCE.ucf

Design file:              Top_Level.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sdClkFb_i
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
sdData_io<0> |    2.643(R)|      SLOW  |   -1.001(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<1> |    2.048(R)|      SLOW  |   -0.668(R)|      SLOW  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<2> |    2.324(R)|      SLOW  |   -0.873(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<3> |    2.173(R)|      SLOW  |   -0.773(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<4> |    2.696(R)|      SLOW  |   -1.072(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<5> |    2.128(R)|      SLOW  |   -0.734(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<6> |    3.109(R)|      SLOW  |   -1.376(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<7> |    2.601(R)|      SLOW  |   -1.096(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<8> |    2.443(R)|      SLOW  |   -0.924(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<9> |    2.019(R)|      SLOW  |   -0.623(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<10>|    1.651(R)|      SLOW  |   -0.430(R)|      SLOW  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<11>|    2.070(R)|      SLOW  |   -0.677(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<12>|    1.908(R)|      SLOW  |   -0.560(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<13>|    2.035(R)|      SLOW  |   -0.726(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<14>|    2.073(R)|      SLOW  |   -0.704(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<15>|    2.429(R)|      SLOW  |   -0.895(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock fpgaClk_i to Pad
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                         | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)        | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------------+--------+
sdClk_o     |        10.451(R)|      SLOW  |         4.058(R)|      FAST  |XLXI_23/u0/genClkN_s_BUFG|   0.000|
            |        10.513(R)|      SLOW  |         4.124(R)|      FAST  |XLXI_23/u0/genClkP_s_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------------+--------+

Clock sdClkFb_i to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
sdAddr_o<0>  |        11.574(R)|      SLOW  |         4.980(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<1>  |        11.927(R)|      SLOW  |         5.210(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<2>  |        10.578(R)|      SLOW  |         4.431(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<3>  |        10.417(R)|      SLOW  |         4.357(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<4>  |        11.494(R)|      SLOW  |         4.997(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<5>  |        11.351(R)|      SLOW  |         4.895(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<6>  |        11.451(R)|      SLOW  |         4.966(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<7>  |        11.216(R)|      SLOW  |         4.798(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<8>  |         9.863(R)|      SLOW  |         4.057(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<9>  |         9.919(R)|      SLOW  |         4.115(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<10> |        11.409(R)|      SLOW  |         4.895(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<11> |        11.952(R)|      SLOW  |         5.256(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdAddr_o<12> |         9.561(R)|      SLOW  |         3.828(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdCas_bo     |        10.641(R)|      SLOW  |         4.492(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdCke_o      |         9.609(R)|      SLOW  |         3.879(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<0> |        12.353(R)|      SLOW  |         4.704(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<1> |        12.353(R)|      SLOW  |         4.887(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<2> |        12.120(R)|      SLOW  |         4.772(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<3> |        11.959(R)|      SLOW  |         4.990(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<4> |        12.120(R)|      SLOW  |         4.932(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<5> |        12.236(R)|      SLOW  |         5.034(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<6> |        12.798(R)|      SLOW  |         5.421(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<7> |        12.540(R)|      SLOW  |         5.359(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<8> |        14.336(R)|      SLOW  |         4.726(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<9> |        12.718(R)|      SLOW  |         4.478(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<10>|        12.310(R)|      SLOW  |         4.267(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<11>|        12.315(R)|      SLOW  |         4.463(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<12>|        11.933(R)|      SLOW  |         4.304(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<13>|        11.933(R)|      SLOW  |         4.484(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<14>|        12.723(R)|      SLOW  |         4.367(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdData_io<15>|        14.185(R)|      SLOW  |         4.525(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdRas_bo     |         9.722(R)|      SLOW  |         3.998(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
sdWe_bo      |        12.095(R)|      SLOW  |         5.340(R)|      FAST  |sdClkFb_i_BUFGP   |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |    7.006|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 24 09:47:12 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4598 MB



