# RISCv Based Myth VSD Workshop

Content of the workshop covered:

| S.No | Topic of the Day                                  | Contents of the Day                                                                 | Link of Work       |
|------|---------------------------------------------------|--------------------------------------------------------------------------------------|--------------------|
| 1    | Introduction to RISC-V ISA and GNU Compiler Toolchain | - Introduction to RISC-V basic keywords  <br> - Labwork for RISC-V software toolchain <br> - Integer number representation | [Link to Day 1 Work](https://github.com/EkthaReddy/RISCv-Based-Myth-VSD-Workshop/blob/main/Day%201/About%20Lab%20Work%20-%20%20Day%201.md) |
| 2    | Introduction to ABI and Basic Verification Flow        | - Application Binary Interface (ABI) <br> - Lab work using ABI function calls <br> - Basic verification flow using iverilog | [Link to Day 2 Work](https://github.com/EkthaReddy/RISCv-Based-Myth-VSD-Workshop/blob/main/Day%202/About%20Lab%20Work%20-%20Day%202.md) |
| 3    | Digital Logic with TL-Verilog and Makerchip           | - Combinational logic in TL-Verilog using Makerchip <br> - Sequential logic <br> - Pipelined logic <br> - Validity | [Link to Day 3 Work](https://github.com/EkthaReddy/RISCv-Based-Myth-VSD-Workshop/blob/main/Day%203/About%20Lab%20Work%20-%20Day%203.md) |
| 4    | Basic RISC-V CPU Micro-Architecture                   | - Introduction to Simple RISC-V Micro-architecture <br> - Fetch and decode <br> - RISC-V control logic | [Link to Day 4 Work](https://github.com/EkthaReddy/RISCv-Based-Myth-VSD-Workshop/blob/main/Day%204/About%20Lab%20Work%20-%20Day%204.md) |
| 5    | Complete Pipelined RISC-V CPU Micro-Architecture      | - Pipelining the CPU <br> - Solutions to Pipeline Hazards <br> - Load/Store Instructions and Completing RISC-V CPU | [Link to Day 5 Work](https://github.com/EkthaReddy/RISCv-Based-Myth-VSD-Workshop/blob/main/Day%205/About%20Lab%20Work%20-%20Day%205.md) |

Click on the links to view the Work. 
> Note:
> The link may not work after some days. The work has been save by `.v` extension for the respective Day Work.

