
---------- Begin Simulation Statistics ----------
final_tick                                   49559500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 247451                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662144                       # Number of bytes of host memory used
host_op_rate                                   291598                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              951811758                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       12868                       # Number of instructions simulated
sim_ops                                         15180                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000050                       # Number of seconds simulated
sim_ticks                                    49559500                       # Number of ticks simulated
system.cpu.committedInsts                       12868                       # Number of instructions committed
system.cpu.committedOps                         15180                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.702751                       # CPI: cycles per instruction
system.cpu.discardedOps                          2188                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           75196                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.129824                       # IPC: instructions per cycle
system.cpu.numCycles                            99119                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   10465     68.94%     68.94% # Class of committed instruction
system.cpu.op_class_0::IntMult                     48      0.32%     69.26% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.14%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.39% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2325     15.32%     84.71% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2321     15.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    15180                       # Class of committed instruction
system.cpu.tickCycles                           23923                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           602                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          753                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    4452                       # Number of BP lookups
system.cpu.branchPred.condPredicted              3015                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               665                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2100                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1031                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             49.095238                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             209                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 48                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              161                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           86                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         4560                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4560                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4597                       # number of overall hits
system.cpu.dcache.overall_hits::total            4597                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          240                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            240                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          257                       # number of overall misses
system.cpu.dcache.overall_misses::total           257                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18696500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18696500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18696500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18696500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4800                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4800                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4854                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4854                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.052946                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052946                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77902.083333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77902.083333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72749.027237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72749.027237                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           59                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           59                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          193                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          193                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     15145000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15145000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037708                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037708                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.039761                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039761                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78116.022099                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78116.022099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78471.502591                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78471.502591                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8304000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8304000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.042652                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042652                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75490.909091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75490.909091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7800000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7800000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.039938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75728.155340                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75728.155340                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          130                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          130                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10392500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10392500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2221                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2221                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058532                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058532                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79942.307692                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79942.307692                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           52                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           78                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6339000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6339000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81269.230769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81269.230769                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           37                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            37                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           54                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           54                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.314815                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.314815                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1006000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1006000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.222222                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           109.339977                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4862                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               193                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.191710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   109.339977                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.106777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.106777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.186523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             10045                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            10045                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               12072                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2860                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1572                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         4769                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4769                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4769                       # number of overall hits
system.cpu.icache.overall_hits::total            4769                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          455                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            455                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          455                       # number of overall misses
system.cpu.icache.overall_misses::total           455                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34043500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34043500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34043500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34043500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5224                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5224                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5224                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5224                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.087098                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.087098                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.087098                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.087098                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74820.879121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74820.879121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74820.879121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74820.879121                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          103                       # number of writebacks
system.cpu.icache.writebacks::total               103                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          455                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          455                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33589500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33589500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33589500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33589500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.087098                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.087098                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.087098                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.087098                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73823.076923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73823.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73823.076923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73823.076923                       # average overall mshr miss latency
system.cpu.icache.replacements                    103                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4769                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4769                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          455                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           455                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34043500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34043500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.087098                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.087098                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74820.879121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74820.879121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33589500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33589500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.087098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.087098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73823.076923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73823.076923                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           192.124954                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5223                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               454                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.504405                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   192.124954                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.375244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.375244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10902                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10902                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     49559500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                    12868                       # Number of Instructions committed
system.cpu.thread_0.numOps                      15180                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   14                       # number of demand (read+write) hits
system.l2.demand_hits::total                       40                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  26                       # number of overall hits
system.l2.overall_hits::.cpu.data                  14                       # number of overall hits
system.l2.overall_hits::total                      40                       # number of overall hits
system.l2.demand_misses::.cpu.inst                429                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                179                       # number of demand (read+write) misses
system.l2.demand_misses::total                    608                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               429                       # number of overall misses
system.l2.overall_misses::.cpu.data               179                       # number of overall misses
system.l2.overall_misses::total                   608                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32627000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     14690500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         47317500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32627000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     14690500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        47317500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              193                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  648                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             193                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 648                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.942857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.927461                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.938272                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.942857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.927461                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.938272                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76053.613054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82069.832402                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77824.835526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76053.613054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82069.832402                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77824.835526                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               603                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              603                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28288000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     12676500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     40964500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28288000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     12676500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     40964500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.906736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.930556                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.906736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.930556                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66093.457944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72437.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67934.494196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66093.457944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72437.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67934.494196                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           95                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               95                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           95                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           95                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              78                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  78                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6221000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6221000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79756.410256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79756.410256                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           78                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             78                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      5441000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5441000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69756.410256                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69756.410256                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          429                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              429                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32627000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32627000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.942857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.942857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76053.613054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76053.613054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          428                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          428                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28288000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28288000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940659                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940659                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66093.457944                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66093.457944                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8469500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8469500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.878261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.878261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83856.435644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83856.435644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7235500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7235500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.843478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.843478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74592.783505                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74592.783505                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   317.381133                       # Cycle average of tags in use
system.l2.tags.total_refs                         739                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       602                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.227575                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       215.915792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       101.465341                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.006589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.009686                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          474                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.018372                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6562                       # Number of tag accesses
system.l2.tags.data_accesses                     6562                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000556000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1207                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         602                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       602                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   602                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   38528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    777.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      49480000                       # Total gap between requests
system.mem_ctrls.avgGap                      82192.69                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        27328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        11200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 551417992.514048814774                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 225990980.538544595242                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          427                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          175                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     10813000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      5467750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25323.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31244.29                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        27328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        11200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         38528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        27328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        27328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          427                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          175                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            602                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    551417993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    225990981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        777408973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    551417993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    551417993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    551417993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    225990981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       777408973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  602                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           79                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           57                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           78                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 4993250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               3010000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           16280750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8294.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27044.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 465                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          132                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   283.636364                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   195.485334                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   257.970212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           36     27.27%     27.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           35     26.52%     53.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           25     18.94%     72.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           14     10.61%     83.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           11      8.33%     91.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            1      0.76%     92.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      1.52%     93.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            8      6.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          132                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 38528                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              777.408973                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.07                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          449820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          239085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1420860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     20341590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      1901280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      28040475                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   565.794146                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      4783250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     43216250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          528360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          261855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2877420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     22303530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       249120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      29908125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   603.479151                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       456000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     47543500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                524                       # Transaction distribution
system.membus.trans_dist::ReadExReq                78                       # Transaction distribution
system.membus.trans_dist::ReadExResp               78                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           524                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1204                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1204                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        38528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   38528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               602                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     602    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 602                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              684000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3208750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          103                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               78                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              78                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           455                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          115                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1012                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          388                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1400                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        35648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        12416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  48064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              648                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041667                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.199981                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    621     95.83%     95.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     27      4.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                648                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     49559500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             480500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            681499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            291496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
