Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep 19 20:15:24 2019
| Host         : DESKTOP-64C0FQA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/Clock_Divider_0/U0/tmp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.816      -12.900                      4                 2710        0.047        0.000                      0                 2710        4.020        0.000                       0                  1162  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -5.816      -12.900                      4                 2700        0.047        0.000                      0                 2700        4.020        0.000                       0                  1162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.280        0.000                      0                   10        0.838        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -5.816ns,  Total Violation      -12.900ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.816ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.677ns  (logic 8.967ns (57.197%)  route 6.710ns (42.803%))
  Logic Levels:           30  (CARRY4=18 LUT3=6 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.637     2.931    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y79         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=26, routed)          0.869     4.256    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[7][4]
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.380 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.177     4.557    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X46Y79         LUT4 (Prop_lut4_I2_O)        0.124     4.681 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.879     5.560    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.684 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6/O
                         net (fo=1, routed)           0.000     5.684    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.082 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.082    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.196 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.467 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.841     7.308    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.373     7.681 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_12/O
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_12_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.213 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.213    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.370 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.722     9.092    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329     9.421 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_41/O
                         net (fo=1, routed)           0.000     9.421    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_41_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.954 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.111 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.677    10.788    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.332    11.120 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37/O
                         net (fo=1, routed)           0.000    11.120    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.670 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.670    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.784 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.784    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.941 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          0.652    12.593    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[3]
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.329    12.922 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    12.922    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_26_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.472 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.472    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_11_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.586 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.586    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.743 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          0.750    14.493    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[2]
    SLICE_X37Y83         LUT3 (Prop_lut3_I0_O)        0.329    14.822 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.822    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_8_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.372 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.372    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_1_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.529 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.650    16.180    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[1]
    SLICE_X38Y83         LUT3 (Prop_lut3_I0_O)        0.329    16.509 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_5/O
                         net (fo=1, routed)           0.000    16.509    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_5_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.042 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    17.042    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.159 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.159    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry__0_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.413 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.341    17.754    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[0]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.367    18.121 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[0]_i_4/O
                         net (fo=1, routed)           0.151    18.272    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[0]_i_4_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I5_O)        0.124    18.396 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[0]_i_2/O
                         net (fo=1, routed)           0.000    18.396    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[0]_i_2_n_0
    SLICE_X39Y85         MUXF7 (Prop_muxf7_I0_O)      0.212    18.608 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.608    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[0]
    SLICE_X39Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.474    12.653    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X39Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X39Y85         FDCE (Setup_fdce_C_D)        0.064    12.792    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -18.608    
  -------------------------------------------------------------------
                         slack                                 -5.816    

Slack (VIOLATED) :        -4.005ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.913ns  (logic 7.693ns (55.295%)  route 6.220ns (44.705%))
  Logic Levels:           26  (CARRY4=15 LUT3=5 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.637     2.931    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y79         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=26, routed)          0.869     4.256    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[7][4]
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.380 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.177     4.557    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X46Y79         LUT4 (Prop_lut4_I2_O)        0.124     4.681 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.879     5.560    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.684 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6/O
                         net (fo=1, routed)           0.000     5.684    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.082 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.082    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.196 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.467 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.841     7.308    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.373     7.681 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_12/O
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_12_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.213 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.213    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.370 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.722     9.092    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329     9.421 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_41/O
                         net (fo=1, routed)           0.000     9.421    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_41_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.954 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.111 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.677    10.788    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.332    11.120 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37/O
                         net (fo=1, routed)           0.000    11.120    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.670 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.670    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.784 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.784    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.941 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          0.652    12.593    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[3]
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.329    12.922 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    12.922    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_26_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.472 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.472    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_11_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.586 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.586    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.743 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          0.750    14.493    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[2]
    SLICE_X37Y83         LUT3 (Prop_lut3_I0_O)        0.329    14.822 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_8/O
                         net (fo=1, routed)           0.000    14.822    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_8_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.372 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.372    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_1_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.529 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.491    16.020    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[1]
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.329    16.349 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[1]_i_4/O
                         net (fo=1, routed)           0.162    16.511    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[1]_i_4_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I4_O)        0.124    16.635 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[1]_i_2/O
                         net (fo=1, routed)           0.000    16.635    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[1]_i_2_n_0
    SLICE_X36Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    16.844 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.844    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[1]
    SLICE_X36Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.472    12.651    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X36Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X36Y83         FDCE (Setup_fdce_C_D)        0.113    12.839    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -16.844    
  -------------------------------------------------------------------
                         slack                                 -4.005    

Slack (VIOLATED) :        -2.222ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.129ns  (logic 6.657ns (54.883%)  route 5.472ns (45.117%))
  Logic Levels:           23  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.637     2.931    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y79         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=26, routed)          0.869     4.256    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[7][4]
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.380 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.177     4.557    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X46Y79         LUT4 (Prop_lut4_I2_O)        0.124     4.681 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.879     5.560    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.684 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6/O
                         net (fo=1, routed)           0.000     5.684    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.082 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.082    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.196 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.467 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.841     7.308    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.373     7.681 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_12/O
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_12_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.213 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.213    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.370 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.722     9.092    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329     9.421 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_41/O
                         net (fo=1, routed)           0.000     9.421    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_41_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.954 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.111 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.677    10.788    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.332    11.120 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37/O
                         net (fo=1, routed)           0.000    11.120    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.670 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.670    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.784 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.784    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.941 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          0.652    12.593    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[3]
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.329    12.922 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    12.922    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_26_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.472 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.472    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_11_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.586 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.586    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.743 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          0.494    14.237    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[2]
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.329    14.566 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[2]_i_4/O
                         net (fo=1, routed)           0.162    14.727    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[2]_i_4_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I4_O)        0.124    14.851 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[2]_i_2/O
                         net (fo=1, routed)           0.000    14.851    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[2]_i_2_n_0
    SLICE_X42Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    15.060 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    15.060    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[2]
    SLICE_X42Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.472    12.651    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X42Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X42Y83         FDCE (Setup_fdce_C_D)        0.113    12.839    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                 -2.222    

Slack (VIOLATED) :        -0.857ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.716ns  (logic 5.510ns (51.418%)  route 5.206ns (48.582%))
  Logic Levels:           19  (CARRY4=10 LUT3=3 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.637     2.931    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y79         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=26, routed)          0.869     4.256    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[7][4]
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.380 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.177     4.557    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X46Y79         LUT4 (Prop_lut4_I2_O)        0.124     4.681 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.879     5.560    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.684 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6/O
                         net (fo=1, routed)           0.000     5.684    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.082 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.082    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.196 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.467 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.841     7.308    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.373     7.681 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_12/O
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_12_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.213 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.213    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.370 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.722     9.092    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329     9.421 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_41/O
                         net (fo=1, routed)           0.000     9.421    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_41_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.954 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.111 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.677    10.788    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.332    11.120 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37/O
                         net (fo=1, routed)           0.000    11.120    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.670 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.670    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.784 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.784    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.941 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          0.375    12.315    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[3]
    SLICE_X40Y83         LUT4 (Prop_lut4_I0_O)        0.329    12.644 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[3]_i_5/O
                         net (fo=1, routed)           0.667    13.311    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[3]_i_5_n_0
    SLICE_X40Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.435 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[3]_i_2/O
                         net (fo=1, routed)           0.000    13.435    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[3]_i_2_n_0
    SLICE_X40Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    13.647 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.647    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[3]
    SLICE_X40Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.472    12.651    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X40Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X40Y83         FDCE (Setup_fdce_C_D)        0.064    12.790    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -13.647    
  -------------------------------------------------------------------
                         slack                                 -0.857    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 4.357ns (49.874%)  route 4.379ns (50.126%))
  Logic Levels:           15  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.637     2.931    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y79         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=26, routed)          0.869     4.256    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[7][4]
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.380 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.177     4.557    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X46Y79         LUT4 (Prop_lut4_I2_O)        0.124     4.681 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.879     5.560    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.684 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6/O
                         net (fo=1, routed)           0.000     5.684    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.082 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.082    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.196 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.467 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.841     7.308    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.373     7.681 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_12/O
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_12_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.213 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.213    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.370 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.722     9.092    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.329     9.421 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_41/O
                         net (fo=1, routed)           0.000     9.421    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_41_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.954 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.954    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.111 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.729    10.840    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X42Y84         LUT6 (Prop_lut6_I0_O)        0.332    11.172 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[4]_i_4/O
                         net (fo=1, routed)           0.162    11.334    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[4]_i_4_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I4_O)        0.124    11.458 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[4]_i_2/O
                         net (fo=1, routed)           0.000    11.458    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[4]_i_2_n_0
    SLICE_X42Y84         MUXF7 (Prop_muxf7_I0_O)      0.209    11.667 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.667    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[4]
    SLICE_X42Y84         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.473    12.652    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X42Y84         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X42Y84         FDCE (Setup_fdce_C_D)        0.113    12.840    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 3.338ns (45.982%)  route 3.921ns (54.018%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.637     2.931    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y79         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=26, routed)          0.869     4.256    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[7][4]
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124     4.380 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.177     4.557    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X46Y79         LUT4 (Prop_lut4_I2_O)        0.124     4.681 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.879     5.560    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.684 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6/O
                         net (fo=1, routed)           0.000     5.684    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_6_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.082 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.082    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.196 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.196    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.467 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.841     7.308    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.373     7.681 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_12/O
                         net (fo=1, routed)           0.000     7.681    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_12_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.213 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.213    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.370 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.557     8.927    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X42Y83         LUT6 (Prop_lut6_I0_O)        0.329     9.256 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_4/O
                         net (fo=1, routed)           0.599     9.854    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_4_n_0
    SLICE_X44Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.978 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_2/O
                         net (fo=1, routed)           0.000     9.978    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_2_n_0
    SLICE_X44Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    10.190 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.190    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[5]
    SLICE_X44Y81         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.468    12.647    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X44Y81         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X44Y81         FDCE (Setup_fdce_C_D)        0.064    12.786    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 2.052ns (29.390%)  route 4.930ns (70.610%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.638     2.932    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y79         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=25, routed)          1.830     5.218    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[7][3]
    SLICE_X45Y84         LUT2 (Prop_lut2_I1_O)        0.124     5.342 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___22_carry_i_8/O
                         net (fo=2, routed)           0.671     6.012    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___22_carry_i_8_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I1_O)        0.124     6.136 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___22_carry_i_4/O
                         net (fo=1, routed)           0.000     6.136    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___22_carry_i_4_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.384 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___22_carry/O[3]
                         net (fo=3, routed)           1.118     7.502    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___22_carry_n_4
    SLICE_X46Y82         LUT4 (Prop_lut4_I2_O)        0.306     7.808 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry__0_i_2/O
                         net (fo=1, routed)           0.423     8.232    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry__0_i_2_n_0
    SLICE_X44Y83         LUT5 (Prop_lut5_I4_O)        0.124     8.356 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.356    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry__0_i_1_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.603 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry__0/O[0]
                         net (fo=1, routed)           0.444     9.047    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry__0_n_7
    SLICE_X44Y80         LUT4 (Prop_lut4_I3_O)        0.299     9.346 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[7]_i_5/O
                         net (fo=1, routed)           0.444     9.790    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[7]_i_5_n_0
    SLICE_X44Y80         LUT4 (Prop_lut4_I2_O)        0.124     9.914 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[7]_i_2/O
                         net (fo=1, routed)           0.000     9.914    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[7]
    SLICE_X44Y80         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.467    12.646    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X44Y80         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/C
                         clock pessimism              0.263    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X44Y80         FDCE (Setup_fdce_C_D)        0.029    12.784    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 1.706ns (27.621%)  route 4.470ns (72.379%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.835     6.199    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.323 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.452     6.775    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.899 r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.572     8.471    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X33Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.595 r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.612     9.207    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X33Y84         FDRE                                         r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.473    12.652    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X33Y84         FDRE (Setup_fdre_C_CE)      -0.205    12.522    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 1.706ns (27.621%)  route 4.470ns (72.379%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.835     6.199    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.323 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.452     6.775    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.899 r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.572     8.471    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X33Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.595 r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.612     9.207    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X33Y84         FDRE                                         r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.473    12.652    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X33Y84         FDRE (Setup_fdre_C_CE)      -0.205    12.522    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.176ns  (logic 1.706ns (27.621%)  route 4.470ns (72.379%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.835     6.199    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.323 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.452     6.775    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.899 r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.572     8.471    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X33Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.595 r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.612     9.207    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X33Y84         FDRE                                         r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.473    12.652    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X33Y84         FDRE (Setup_fdre_C_CE)      -0.205    12.522    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  3.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.468%)  route 0.121ns (48.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.121     1.241    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[29]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.019     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.074%)  route 0.159ns (52.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.159     1.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[20]
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.059     1.235    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.995%)  route 0.172ns (55.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.172     1.305    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[28]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.070     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.175%)  route 0.201ns (58.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.201     1.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[30]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.070     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.441%)  route 0.169ns (54.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.169     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.227ns (61.452%)  route 0.142ns (38.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.142     1.262    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X27Y98         LUT4 (Prop_lut4_I3_O)        0.099     1.361 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.829%)  route 0.181ns (56.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.181     1.213    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.552     0.888    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y85         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=1, routed)           0.054     1.083    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[14]
    SLICE_X36Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.128 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.128    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X36Y85         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.819     1.185    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y85         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.121     1.022    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.610%)  route 0.197ns (51.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.197     1.330    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X27Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.375 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.375    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.998%)  route 0.177ns (58.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.177     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[31]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.013     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y33     design_1_i/my_multiplier_1/U0/my_multiplier_v1_0_S00_AXI_inst/multiplier_0/p_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y32     design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/multiplier_0/p_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y80    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y83    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y83    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y83    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y83    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y83    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y83    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.642ns (16.905%)  route 3.156ns (83.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.011     4.668    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.792 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         2.145     6.937    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X44Y81         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.468    12.647    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X44Y81         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X44Y81         FDCE (Recov_fdce_C_CLR)     -0.405    12.217    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.642ns (19.576%)  route 2.638ns (80.424%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.011     4.668    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.792 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         1.627     6.419    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X42Y84         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.473    12.652    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X42Y84         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X42Y84         FDCE (Recov_fdce_C_CLR)     -0.319    12.308    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.642ns (20.324%)  route 2.517ns (79.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.011     4.668    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.792 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         1.506     6.298    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X42Y83         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.472    12.651    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X42Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X42Y83         FDCE (Recov_fdce_C_CLR)     -0.319    12.307    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.642ns (21.109%)  route 2.399ns (78.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.011     4.668    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.792 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         1.388     6.180    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X42Y85         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.474    12.653    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X42Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X42Y85         FDCE (Recov_fdce_C_CLR)     -0.319    12.309    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.642ns (22.350%)  route 2.230ns (77.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.011     4.668    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.792 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         1.220     6.011    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X40Y83         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.472    12.651    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X40Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X40Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.221    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.642ns (23.369%)  route 2.105ns (76.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.011     4.668    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.792 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         1.094     5.886    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X44Y80         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.467    12.646    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X44Y80         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X44Y80         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.642ns (23.895%)  route 2.045ns (76.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.011     4.668    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.792 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         1.034     5.826    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X39Y85         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.474    12.653    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X39Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X39Y85         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.642ns (25.156%)  route 1.910ns (74.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.011     4.668    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.792 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         0.899     5.691    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X36Y83         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.472    12.651    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X36Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X36Y83         FDCE (Recov_fdce_C_CLR)     -0.319    12.307    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.642ns (25.879%)  route 1.839ns (74.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.011     4.668    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.792 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         0.828     5.620    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X38Y91         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.478    12.657    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X38Y91         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X38Y91         FDCE (Recov_fdce_C_CLR)     -0.319    12.313    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.642ns (25.879%)  route 1.839ns (74.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.845     3.139    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.011     4.668    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.124     4.792 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         0.828     5.620    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X38Y91         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        1.478    12.657    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X38Y91         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X38Y91         FDCE (Recov_fdce_C_CLR)     -0.319    12.313    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  6.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.209ns (22.051%)  route 0.739ns (77.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.406     1.547    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.592 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         0.333     1.925    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X38Y91         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.823     1.189    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X38Y91         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.209ns (22.051%)  route 0.739ns (77.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.406     1.547    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.592 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         0.333     1.925    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X38Y91         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.823     1.189    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X38Y91         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.209ns (20.732%)  route 0.799ns (79.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.406     1.547    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.592 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         0.393     1.985    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X36Y83         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.817     1.183    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X36Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.209ns (20.277%)  route 0.822ns (79.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.406     1.547    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.592 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         0.416     2.008    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X39Y85         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.819     1.185    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X39Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X39Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.209ns (19.347%)  route 0.871ns (80.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.406     1.547    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.592 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         0.465     2.057    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X44Y80         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.814     1.180    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X44Y80         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X44Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.209ns (18.151%)  route 0.942ns (81.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.406     1.547    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.592 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         0.537     2.128    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X40Y83         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.817     1.183    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X40Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X40Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.056    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.197%)  route 1.006ns (82.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.406     1.547    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.592 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         0.600     2.192    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X42Y85         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.819     1.185    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X42Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X42Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.083    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.209ns (16.709%)  route 1.042ns (83.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.406     1.547    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.592 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         0.636     2.228    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X42Y83         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.817     1.183    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X42Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X42Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.081    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.209ns (16.320%)  route 1.072ns (83.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.406     1.547    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.592 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         0.666     2.258    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X42Y84         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.818     1.184    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X42Y84         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X42Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.082    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.209ns (13.610%)  route 1.327ns (86.390%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.406     1.547    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X36Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.592 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=148, routed)         0.921     2.513    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X44Y81         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1162, routed)        0.815     1.181    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X44Y81         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X44Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  1.459    





