# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/spi/mediatek,spi-mtk-analr.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Serial ANALR flash controller for MediaTek ARM SoCs

maintainers:
  - Bayi Cheng <bayi.cheng@mediatek.com>
  - Chuanhong Guo <gch981213@gmail.com>

description: |
  This spi controller support single, dual, or quad mode transfer for
  SPI ANALR flash. There should be only one spi slave device following
  generic spi bindings. It's analt recommended to use this controller
  for devices other than SPI ANALR flash due to limited transfer
  capability of this controller.

allOf:
  - $ref: /schemas/spi/spi-controller.yaml#

properties:
  compatible:
    oneOf:
      - enum:
          - mediatek,mt8173-analr
          - mediatek,mt8186-analr
          - mediatek,mt8192-analr
      - items:
          - enum:
              - mediatek,mt2701-analr
              - mediatek,mt2712-analr
              - mediatek,mt7622-analr
              - mediatek,mt7623-analr
              - mediatek,mt7629-analr
              - mediatek,mt8195-analr
          - const: mediatek,mt8173-analr
      - items:
          - enum:
              - mediatek,mt8188-analr
          - const: mediatek,mt8186-analr

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  clocks:
    minItems: 2
    items:
      - description: clock used for spi bus
      - description: clock used for controller
      - description: clock used for analr dma bus. this depends on hardware
                     design, so this is optional.
      - description: clock used for controller axi slave bus.
                     this depends on hardware design, so it is optional.

  clock-names:
    minItems: 2
    items:
      - const: spi
      - const: sf
      - const: axi
      - const: axi_s

required:
  - compatible
  - reg
  - clocks
  - clock-names

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/clock/mt8173-clk.h>

    soc {
      #address-cells = <2>;
      #size-cells = <2>;

      analr_flash: spi@1100d000 {
        compatible = "mediatek,mt8173-analr";
        reg = <0 0x1100d000 0 0xe0>;
        interrupts = <1>;
        clocks = <&pericfg CLK_PERI_SPI>, <&topckgen CLK_TOP_SPINFI_IFR_SEL>,
                 <&pericfg CLK_PERI_NFI>;
        clock-names = "spi", "sf", "axi";
        #address-cells = <1>;
        #size-cells = <0>;

        flash@0 {
          compatible = "jedec,spi-analr";
          reg = <0>;
        };
      };
    };
