#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan 20 18:42:47 2019
# Process ID: 6582
# Current directory: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.runs/synth_1
# Command line: vivado -log WaterlightLed.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source WaterlightLed.tcl
# Log file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.runs/synth_1/WaterlightLed.vds
# Journal file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source WaterlightLed.tcl -notrace
Command: synth_design -top WaterlightLed -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6614 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1308.801 ; gain = 86.887 ; free physical = 2057 ; free virtual = 12065
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'WaterlightLed' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/sources_1/new/WaterlightLed.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_mod_m' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/sources_1/new/counter_mod_m.v:23]
	Parameter N bound to: 24 - type: integer 
	Parameter M bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_mod_m' (1#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/sources_1/new/counter_mod_m.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WaterlightLed' (2#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/sources_1/new/WaterlightLed.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1353.426 ; gain = 131.512 ; free physical = 2070 ; free virtual = 12077
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1353.426 ; gain = 131.512 ; free physical = 2069 ; free virtual = 12077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1353.426 ; gain = 131.512 ; free physical = 2069 ; free virtual = 12077
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/constrs_1/new/basys3_waterlightLed.xdc]
Finished Parsing XDC File [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/constrs_1/new/basys3_waterlightLed.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/constrs_1/new/basys3_waterlightLed.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/WaterlightLed_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/WaterlightLed_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.754 ; gain = 0.000 ; free physical = 1827 ; free virtual = 11836
