
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               1813571974500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97591                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739080                       # Number of bytes of host memory used
host_op_rate                                    97906                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24170.62                       # Real time elapsed on the host
host_tick_rate                               75032073                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358830041                       # Number of instructions simulated
sim_ops                                    2366440204                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.813572                       # Number of seconds simulated
sim_ticks                                1813571974500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.920574                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              288101163                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           331453359                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24818969                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        450060957                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          42737823                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       43006127                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          268304                       # Number of indirect misses.
system.cpu0.branchPred.lookups              579629430                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3902315                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901234                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16242819                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 535093937                       # Number of branches committed
system.cpu0.commit.bw_lim_events             64534458                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717940                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      158632207                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142771384                       # Number of instructions committed
system.cpu0.commit.committedOps            2144677916                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3324430076                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.645126                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.427210                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2307233918     69.40%     69.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    604839489     18.19%     87.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    138739089      4.17%     91.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    137927798      4.15%     95.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     43347147      1.30%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16192926      0.49%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3358784      0.10%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8256467      0.25%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     64534458      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3324430076                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43223102                       # Number of function calls committed.
system.cpu0.commit.int_insts               2072212189                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668919701                       # Number of loads committed
system.cpu0.commit.membars                    3807643                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807649      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188383585     55.41%     55.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670820927     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259546131     12.10%    100.00% # Class of committed instruction
=======
final_tick                               1938453305500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101252                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702220                       # Number of bytes of host memory used
host_op_rate                                   101579                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23257.82                       # Real time elapsed on the host
host_tick_rate                               83346308                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354889247                       # Number of instructions simulated
sim_ops                                    2362498151                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.938453                       # Number of seconds simulated
sim_ticks                                1938453305500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.815584                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              296745960                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           337919474                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         26628421                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462331212                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40107272                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40646043                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          538771                       # Number of indirect misses.
system.cpu0.branchPred.lookups              588429157                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3958838                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801861                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17297089                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555030130                       # Number of branches committed
system.cpu0.commit.bw_lim_events             59640347                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419475                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       95291950                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224813311                       # Number of instructions committed
system.cpu0.commit.committedOps            2228620459                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3588521699                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.621041                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.379217                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2515271645     70.09%     70.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    635781044     17.72%     87.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    152191601      4.24%     92.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    147594869      4.11%     96.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     45904714      1.28%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15808045      0.44%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8416289      0.23%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7913145      0.22%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     59640347      1.66%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3588521699                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44162682                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150925596                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691554517                       # Number of loads committed
system.cpu0.commit.membars                    7608880                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608886      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238764264     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695356370     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264771407     11.88%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total       2144677916                       # Class of committed instruction
system.cpu0.commit.refs                     930367086                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142771384                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144677916                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.683188                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.683188                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            402304409                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8582117                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           283328467                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2333728612                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1302013283                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1627249437                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16256923                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             26775191                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7781575                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total       2228620459                       # Class of committed instruction
system.cpu0.commit.refs                     960127805                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224813311                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228620459                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.739874                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.739874                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            645471337                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9344603                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           293819672                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2361743844                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1324364590                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1616101218                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17312765                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23692298                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10551691                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  579629430                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                392251552                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2058020025                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10403568                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          186                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2387595228                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49666176                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.160710                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1272752174                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         330838986                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.661991                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3355605627                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.712093                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.924370                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1673953581     49.89%     49.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1246311577     37.14%     87.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               227150300      6.77%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               165569307      4.93%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32759105      0.98%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5639648      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  414486      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     482      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807141      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3355605627                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      251082177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16442471                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               557486900                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.636541                       # Inst execution rate
system.cpu0.iew.exec_refs                  1025243452                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 283850940                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              335578736                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            737306258                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910513                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7549063                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           285803829                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2303284599                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            741392512                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8238966                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2295804894                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1823823                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5217397                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16256923                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9072540                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       176666                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36790319                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        72697                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14860                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     12895755                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     68386557                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     24356444                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14860                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1893889                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14548582                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1016320578                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2277494501                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841215                       # average fanout of values written-back
system.cpu0.iew.wb_producers                854944096                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.631464                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2277813019                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2798685453                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1456983249                       # number of integer regfile writes
system.cpu0.ipc                              0.594111                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.594111                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810683      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1249605520     54.24%     54.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650473      0.81%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802484      0.17%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           745639761     32.36%     87.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          282534887     12.26%    100.00% # Type of FU issued
=======
system.cpu0.fetch.Branches                  588429157                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                400730537                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2292824879                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10772398                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          153                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2403358285                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          171                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               53288248                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.152014                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1294332212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         336853232                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.620879                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3613801601                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.666103                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.917177                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1929948895     53.40%     53.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1240350965     34.32%     87.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               231214490      6.40%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168281937      4.66%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                33017808      0.91%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6069309      0.17%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1111421      0.03%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     423      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3806353      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3613801601                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      257093095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            17515029                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566861672                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.597089                       # Inst execution rate
system.cpu0.iew.exec_refs                  1010399057                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 278337053                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              547074621                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            729552121                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810810                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9701139                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           280321659                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2323875187                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            732062004                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10135066                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2311267286                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3876102                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6268312                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17312765                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14300803                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       201028                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36644728                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       166055                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15539                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      9011789                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37997604                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11748371                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15539                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1981349                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15533680                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1039519091                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2295139584                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841974                       # average fanout of values written-back
system.cpu0.iew.wb_producers                875248214                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.592922                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2295287997                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2826942737                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1466698934                       # number of integer regfile writes
system.cpu0.ipc                              0.574754                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.574754                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611775      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1277056329     55.01%     55.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650339      0.80%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802447      0.16%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           739211468     31.84%     88.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          275069942     11.85%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu0.iq.FU_type_0::total            2304043860                       # Type of FU issued
=======
system.cpu0.iq.FU_type_0::total            2321402352                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu0.iq.fu_busy_cnt                    2524953                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001096                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 472563     18.72%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    38      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1767427     70.00%     88.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               284921     11.28%    100.00% # attempts to use FU when none available
=======
system.cpu0.iq.fu_busy_cnt                    4430807                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001909                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 678905     15.32%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    19      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3289927     74.25%     89.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               461952     10.43%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses            2302758074                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7966373902                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2277494449                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2461904846                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2297566224                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2304043860                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718375                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      158606680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           155710                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           435                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25763947                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3355605627                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.686625                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.867587                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1750633251     52.17%     52.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1076305690     32.07%     84.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          383545903     11.43%     95.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          124227594      3.70%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18460503      0.55%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1070882      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             940282      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             246708      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             174814      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3355605627                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.638825                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses            2318221328                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8261281487                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2295139532                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2419144158                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2312455303                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2321402352                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419884                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       95254725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           244483                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           409                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28909009                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3613801601                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.642371                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.857918                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1996159849     55.24%     55.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1089258076     30.14%     85.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          378660156     10.48%     95.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          130150188      3.60%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16301251      0.45%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1342335      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1314773      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             351701      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             263272      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3613801601                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.599707                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads         24915881                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3318330                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           737306258                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          285803829                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3050                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3606687804                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    20456151                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              359546614                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365912074                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13560611                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1319013121                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13853683                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                40284                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2837011768                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2324206127                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1492339620                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1617164855                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15987381                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16256923                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             43379888                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               126427542                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2837011724                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        244226                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9180                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26917144                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9166                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5563166689                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4637821255                       # The number of ROB writes
system.cpu0.timesIdled                       41767802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3017                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.678830                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13895205                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16217781                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1708128                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22411491                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            667481                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         677373                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9892                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25607610                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        59967                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1901007                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1435664                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20333659                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1754576                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703747                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11860387                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84631447                       # Number of instructions committed
system.cpu1.commit.committedOps              86532664                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    439339604                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.196961                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.846330                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    402064040     91.52%     91.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18399802      4.19%     95.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6521857      1.48%     97.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6189231      1.41%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1853935      0.42%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       522726      0.12%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1778582      0.40%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       254855      0.06%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1754576      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    439339604                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              976815                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81535963                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23233731                       # Number of loads committed
system.cpu1.commit.membars                    3802090                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802090      4.39%      4.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51418283     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25134738     29.05%     92.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6177409      7.14%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads         35142127                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         7356677                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           729552121                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          280321659                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3870894696                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6012096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              588749079                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421331787                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25281475                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1343633852                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15103614                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                62852                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2878582887                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2350770254                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1509295916                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1605399220                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17739862                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17312765                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             58475229                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                87964125                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2878582843                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        231456                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8856                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 51950599                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8847                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5852756620                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4673144401                       # The number of ROB writes
system.cpu0.timesIdled                       40362153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.480682                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17404568                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18618358                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1760791                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31426644                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            910742                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         919294                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8552                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34592305                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47410                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1360757                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29518895                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2612722                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405409                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12058992                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130075936                       # Number of instructions committed
system.cpu1.commit.committedOps             133877692                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    648238647                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.206525                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.871170                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    590601631     91.11%     91.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29044122      4.48%     95.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9931010      1.53%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9220141      1.42%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2085496      0.32%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       821014      0.13%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3495280      0.54%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       427231      0.07%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2612722      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    648238647                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457323                       # Number of function calls committed.
system.cpu1.commit.int_insts                125281839                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891588                       # Number of loads committed
system.cpu1.commit.membars                    7603278                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603278      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457279     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693165     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123826      6.07%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         86532664                       # Class of committed instruction
system.cpu1.commit.refs                      31312159                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84631447                       # Number of Instructions Simulated
system.cpu1.committedOps                     86532664                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.255218                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.255218                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            375877767                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               280757                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13249067                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             104016143                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17173549                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 43151862                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1437438                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               750655                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4121604                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        133877692                       # Class of committed instruction
system.cpu1.commit.refs                      48817003                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130075936                       # Number of Instructions Simulated
system.cpu1.committedOps                    133877692                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.020105                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.020105                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            566497582                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               417029                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16772785                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             151411064                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22677131                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52355911                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1361790                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1148236                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              7787154                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   25607610                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14998007                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    422584825                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               349841                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     106401413                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3419804                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.057577                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17467492                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14562686                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.239235                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         441762220                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.245163                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.678817                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               374501866     84.77%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40689760      9.21%     93.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16019628      3.63%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7800384      1.77%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1872576      0.42%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  585130      0.13%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  292584      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     282      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           441762220                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2994481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1530807                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21876577                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.212522                       # Inst execution rate
system.cpu1.iew.exec_refs                    34126943                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8730177                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              330537176                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26072816                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901917                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1501899                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9280403                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           98378972                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25396766                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1375783                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             94520563                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1360607                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2553097                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1437438                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6297884                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        53952                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          808895                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27218                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2493                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4287                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2839085                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1201975                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2493                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       533089                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        997718                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 51543261                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93327773                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823029                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42421584                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.209840                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93374652                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119086825                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61387726                       # number of integer regfile writes
system.cpu1.ipc                              0.190287                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.190287                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802307      3.97%      3.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57494155     59.95%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27656053     28.84%     92.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6943671      7.24%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   34592305                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22646845                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    624347191                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               346279                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     152495377                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3523648                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052975                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24570552                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18315310                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.233532                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         650679568                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.240207                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.684388                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               556271006     85.49%     85.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54856914      8.43%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23708201      3.64%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11112973      1.71%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3489555      0.54%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  719412      0.11%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  520989      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     505      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           650679568                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2315350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1456282                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31127756                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.217932                       # Inst execution rate
system.cpu1.iew.exec_refs                    51643952                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12340294                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              491628784                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39737346                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802250                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1470677                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12713584                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          145924550                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39303658                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1287718                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            142308223                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3596101                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3457353                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1361790                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11557580                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        41040                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1001716                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        36922                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1229                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3040                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2845758                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       788169                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1229                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       491526                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        964756                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80715974                       # num instructions consuming a value
system.cpu1.iew.wb_count                    141292154                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849793                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 68591877                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216376                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     141338375                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               176899075                       # number of integer regfile reads
system.cpu1.int_regfile_writes               94830902                       # number of integer regfile writes
system.cpu1.ipc                              0.199199                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.199199                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603381      5.29%      5.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84005754     58.50%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43398836     30.22%     94.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8587824      5.98%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              95896346                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             143595941                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    2127987                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022190                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 363810     17.10%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1578407     74.17%     91.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               185766      8.73%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    3847042                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026791                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 540849     14.06%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3029119     78.74%     92.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               277070      7.20%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              94222010                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         635824536                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93327761                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        110227064                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  92674838                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 95896346                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704134                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11846307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           141665                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           387                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5874762                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    441762220                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.217077                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.665284                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          381686957     86.40%     86.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38642857      8.75%     95.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13226280      2.99%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4309068      0.98%     99.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2698780      0.61%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             457608      0.10%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             505398      0.11%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             123999      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             111273      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      441762220                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.215615                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             139839586                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         941939082                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    141292142                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157972407                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134518905                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                143595941                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405645                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12046857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           220618                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           236                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5150208                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    650679568                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.220686                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.671729                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          560008383     86.07%     86.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           60326990      9.27%     95.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17637351      2.71%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6146164      0.94%     98.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4800127      0.74%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             667804      0.10%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             775314      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             175135      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             142300      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      650679568                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.219904                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads         13088973                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1673815                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26072816                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9280403                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu1.numCycles                       444756701                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3182369139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              350787672                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56678608                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12836483                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19454492                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3010496                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                38287                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            129650302                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102002789                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           66768737                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43601796                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9789687                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1437438                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             26450879                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10090129                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       129650290                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29943                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               877                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25702779                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           877                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   535976948                       # The number of ROB reads
system.cpu1.rob.rob_writes                  199219448                       # The number of ROB writes
system.cpu1.timesIdled                          79453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.797172                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15101642                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            18925034                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          4001298                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         29371587                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            537189                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         724875                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          187686                       # Number of indirect misses.
system.cpu2.branchPred.lookups               32133779                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35565                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1901018                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2318869                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16246955                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1732296                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703763                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       50203566                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70482500                       # Number of instructions committed
system.cpu2.commit.committedOps              72383726                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    409314353                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.176841                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.816179                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    378249709     92.41%     92.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     15676539      3.83%     96.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5382219      1.31%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4946598      1.21%     98.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1259236      0.31%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       435771      0.11%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1395107      0.34%     99.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       236878      0.06%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1732296      0.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    409314353                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              818971                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67913729                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19717141                       # Number of loads committed
system.cpu2.commit.membars                    3802101                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802101      5.25%      5.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42303886     58.44%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21618159     29.87%     93.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4659436      6.44%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72383726                       # Class of committed instruction
system.cpu2.commit.refs                      26277607                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70482500                       # Number of Instructions Simulated
system.cpu2.committedOps                     72383726                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.949004                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.949004                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            326412259                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1692305                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13716699                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             134204597                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                25099614                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 58655205                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2320022                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1879315                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              4733912                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads         23657269                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2280119                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39737346                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12713584                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       652994918                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3223893658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              529174122                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331132                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24120134                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25948633                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4341396                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35063                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            186603246                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             149406776                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          100264003                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 55035475                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9825143                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1361790                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39127623                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10932871                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       186603234                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31925                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               655                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 47458654                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           655                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   791562401                       # The number of ROB reads
system.cpu1.rob.rob_writes                  294321111                       # The number of ROB writes
system.cpu1.timesIdled                          56782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   32133779                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 22616878                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    386836964                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               277453                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     153767680                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                8004902                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.076637                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          26381596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15638831                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.366724                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         417221012                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.383136                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.875487                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               323592685     77.56%     77.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                54384368     13.03%     90.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                23541620      5.64%     96.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 8810751      2.11%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 4227935      1.01%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  942080      0.23%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1721110      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     454      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           417221012                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        2079686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2392988                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                21650633                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.204914                       # Inst execution rate
system.cpu2.iew.exec_refs                    28307689                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6919968                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              290522451                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             34978117                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           4288732                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1856032                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            11973444                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          122574430                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21387721                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1003644                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             85920426                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1962435                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2347545                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2320022                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6111391                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        37102                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          649841                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        23731                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1406                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         4162                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     15260976                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      5412978                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1406                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       582751                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1810237                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 47856979                       # num instructions consuming a value
system.cpu2.iew.wb_count                     85147745                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.816035                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 39052980                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.203071                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      85182402                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               109198068                       # number of integer regfile reads
system.cpu2.int_regfile_writes               55151094                       # number of integer regfile writes
system.cpu2.ipc                              0.168095                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.168095                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802318      4.37%      4.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             54538835     62.74%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23509502     27.05%     94.16% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5073263      5.84%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              86924070                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2081841                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.023950                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 362253     17.40%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     17.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1547602     74.34%     91.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               171982      8.26%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              85203577                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         593305542                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     85147733                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        172766170                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 109584688                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 86924070                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded           12989742                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       50190703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           154577                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       7285979                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     37310379                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    417221012                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.208341                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.650319                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          361500573     86.64%     86.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           37783592      9.06%     95.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10484905      2.51%     98.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3759372      0.90%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2570095      0.62%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             432913      0.10%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             479016      0.11%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             110857      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              99689      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      417221012                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.207307                       # Inst issue rate
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads         25416914                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         3674198                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            34978117                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           11973444                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu2.numCycles                       419300698                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3207825291                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              306942056                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48065009                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               8207028                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                28602215                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2677325                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                30319                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            159236348                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             128413811                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           85084207                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 57326461                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9153644                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2320022                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             21999864                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                37019198                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       159236336                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30394                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               875                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 20386599                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           873                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   530168348                       # The number of ROB reads
system.cpu2.rob.rob_writes                  253087527                       # The number of ROB writes
system.cpu2.timesIdled                          53442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.530122                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8594677                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9288518                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1545707                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17349478                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            414236                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         569377                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          155141                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18907400                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        13985                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900979                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1060938                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13557239                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1435894                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703688                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       13504772                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60944710                       # Number of instructions committed
system.cpu3.commit.committedOps              62845898                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    355307906                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.176877                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.822442                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    328677073     92.50%     92.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13440880      3.78%     96.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4520787      1.27%     97.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4186874      1.18%     98.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       906466      0.26%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       376608      0.11%     99.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1536502      0.43%     99.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       226822      0.06%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1435894      0.40%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    355307906                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669648                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58691268                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17414989                       # Number of loads committed
system.cpu3.commit.membars                    3802052                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802052      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36015109     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19315968     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3712625      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62845898                       # Class of committed instruction
system.cpu3.commit.refs                      23028605                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60944710                       # Number of Instructions Simulated
system.cpu3.committedOps                     62845898                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.879794                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.879794                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            308766606                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               491534                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7966802                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              81902857                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13500052                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 30706034                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1061545                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               779733                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3725719                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   18907400                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12776957                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    342144435                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               204597                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      88157282                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3092628                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.052764                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14069187                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9008913                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.246014                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         357759956                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.254598                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.733267                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               304275339     85.05%     85.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30792066      8.61%     93.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13937519      3.90%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5143312      1.44%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2101205      0.59%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  480527      0.13%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1029754      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           357759956                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         582371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1110092                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                15063568                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.190973                       # Inst execution rate
system.cpu3.iew.exec_refs                    24471782                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5787553                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              270759346                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             21014074                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2284890                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1255230                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6663901                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           76341178                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18684229                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           645034                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             68433571                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1858243                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2382046                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1061545                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6084592                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        25765                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          495370                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        19216                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          502                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1332                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3599085                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1050285                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           502                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       570592                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        539500                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38917031                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67973017                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.850467                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 33097660                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.189687                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67994284                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                85109549                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45600003                       # number of integer regfile writes
system.cpu3.ipc                              0.170074                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.170074                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802271      5.50%      5.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             40666778     58.87%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.37% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20705776     29.97%     94.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3903633      5.65%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              69078605                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2028265                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029362                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 347031     17.11%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1521320     75.01%     92.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               159910      7.88%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              67304583                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         498126391                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67973005                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         89836866                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  69382424                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 69078605                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6958754                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       13495279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           180988                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1255066                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8493400                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    357759956                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.193086                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.642324                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          314591020     87.93%     87.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28759321      8.04%     95.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8286329      2.32%     98.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2659419      0.74%     99.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2436506      0.68%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             406484      0.11%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             438731      0.12%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              99629      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              82517      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      357759956                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.192773                       # Inst issue rate
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads         13866085                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1443968                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            21014074                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6663901                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu3.numCycles                       358342327                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3268783901                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              287702360                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42099687                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               9965677                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15443057                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2708223                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                19795                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98496812                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              79542792                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           53783536                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31581454                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               8923150                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1061545                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             21940844                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                11683849                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        98496800                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30696                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               890                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 20894728                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           889                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   430221382                       # The number of ROB reads
system.cpu3.rob.rob_writes                  155155282                       # The number of ROB writes
system.cpu3.timesIdled                          15600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2684997                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                67224                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2853022                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              23286666                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9194885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18239067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1351414                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       202152                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     96233973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7364293                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    193321416                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7566445                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4381324                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5583382                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3460686                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              968                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            615                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4809992                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4809944                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4381324                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2080                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27430315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27430315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    945577600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               945577600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1474                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9194979                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9194979    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4347120                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                14927                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4419707                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18681573                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9794955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19465460                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       743231                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       147450                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     92936115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6453149                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    185858590                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6600599                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5248923                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5523263                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4147111                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              329                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            249                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4545211                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4545208                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5248923                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           374                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29259591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29259591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    980313216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               980313216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              532                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9795086                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9795086    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total             9194979                       # Request fanout histogram
system.membus.respLayer1.occupancy        48912089502                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         43028748161                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                279                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11454087453.571428                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   71688385754.284393                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          136     97.14%     97.14% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     97.86% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     98.57% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7e+11-7.5e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 704992315000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   209999731000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1603572243500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     22547085                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        22547085                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     22547085                       # number of overall hits
system.cpu2.icache.overall_hits::total       22547085                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        69793                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         69793                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        69793                       # number of overall misses
system.cpu2.icache.overall_misses::total        69793                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2155370000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2155370000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2155370000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2155370000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     22616878                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     22616878                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     22616878                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     22616878                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003086                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003086                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003086                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003086                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 30882.323442                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 30882.323442                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 30882.323442                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 30882.323442                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    31.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        61204                       # number of writebacks
system.cpu2.icache.writebacks::total            61204                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         8557                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8557                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         8557                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8557                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        61236                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        61236                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        61236                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        61236                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1915434000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1915434000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1915434000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1915434000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002708                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002708                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002708                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002708                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 31279.541446                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 31279.541446                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 31279.541446                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 31279.541446                       # average overall mshr miss latency
system.cpu2.icache.replacements                 61204                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     22547085                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       22547085                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        69793                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        69793                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2155370000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2155370000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     22616878                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     22616878                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003086                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003086                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 30882.323442                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 30882.323442                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         8557                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8557                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        61236                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        61236                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1915434000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1915434000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002708                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002708                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 31279.541446                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 31279.541446                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.993778                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           22364486                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            61204                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           365.408895                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349466000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.993778                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999806                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999806                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         45294992                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        45294992                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20512908                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20512908                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20512908                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20512908                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4731892                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4731892                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4731892                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4731892                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 457493005030                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 457493005030                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 457493005030                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 457493005030                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25244800                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25244800                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25244800                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25244800                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.187440                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.187440                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.187440                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.187440                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 96682.892388                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96682.892388                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 96682.892388                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96682.892388                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3089279                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       722133                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            37002                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7698                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    83.489514                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    93.807872                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1968422                       # number of writebacks
system.cpu2.dcache.writebacks::total          1968422                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3496682                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3496682                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3496682                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3496682                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1235210                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1235210                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1235210                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1235210                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 121113183113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 121113183113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 121113183113                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 121113183113                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.048929                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048929                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.048929                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048929                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98050.682162                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98050.682162                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98050.682162                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98050.682162                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1968422                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17824145                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17824145                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2761634                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2761634                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 252791896000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 252791896000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20585779                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20585779                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.134153                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.134153                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 91537.074066                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91537.074066                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2141382                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2141382                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       620252                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       620252                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  53915150500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53915150500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030130                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030130                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 86924.589522                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86924.589522                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2688763                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2688763                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1970258                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1970258                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 204701109030                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 204701109030                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4659021                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4659021                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.422891                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.422891                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 103895.585771                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 103895.585771                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1355300                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1355300                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614958                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614958                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  67198032613                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  67198032613                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.131993                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.131993                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 109272.556196                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 109272.556196                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          324                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          234                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          234                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5587000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5587000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.419355                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.419355                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23876.068376                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23876.068376                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          156                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           78                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           78                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       459000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       459000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.139785                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.139785                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5884.615385                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5884.615385                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1032500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1032500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.445040                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.445040                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6219.879518                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6219.879518                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       890500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       890500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.436997                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.436997                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5463.190184                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5463.190184                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       349000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       349000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       328000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       328000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154915                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154915                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746103                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746103                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  77178599500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  77178599500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1901018                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1901018                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392476                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392476                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 103442.285449                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 103442.285449                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746102                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746102                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  76432496500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  76432496500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392475                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392475                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 102442.422752                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 102442.422752                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.656275                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23649403                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1981124                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            11.937366                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349477500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.656275                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.895509                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.895509                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56274650                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56274650                       # Number of data accesses
system.cpu3.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    13731468105.042017                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   77628433427.323547                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          115     96.64%     96.64% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     97.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 704992278000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   179527270000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1634044704500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12758591                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12758591                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12758591                       # number of overall hits
system.cpu3.icache.overall_hits::total       12758591                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18366                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18366                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18366                       # number of overall misses
system.cpu3.icache.overall_misses::total        18366                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    615914498                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    615914498                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    615914498                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    615914498                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12776957                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12776957                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12776957                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12776957                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001437                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001437                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001437                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001437                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 33535.581945                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 33535.581945                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 33535.581945                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 33535.581945                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          219                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    31.285714                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17260                       # number of writebacks
system.cpu3.icache.writebacks::total            17260                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1074                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1074                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1074                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1074                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17292                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17292                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17292                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17292                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    560473000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    560473000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    560473000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    560473000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001353                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001353                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001353                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001353                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 32412.271571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 32412.271571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 32412.271571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 32412.271571                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17260                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12758591                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12758591                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18366                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18366                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    615914498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    615914498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12776957                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12776957                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001437                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001437                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 33535.581945                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 33535.581945                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1074                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1074                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17292                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17292                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    560473000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    560473000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001353                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001353                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 32412.271571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 32412.271571                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.993694                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12535900                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17260                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           726.297798                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        356180000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.993694                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999803                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999803                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         25571206                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        25571206                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17469587                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17469587                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17469587                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17469587                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4330678                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4330678                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4330678                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4330678                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 424031473907                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 424031473907                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 424031473907                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 424031473907                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21800265                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21800265                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21800265                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21800265                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.198653                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.198653                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.198653                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.198653                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 97913.415384                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97913.415384                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 97913.415384                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97913.415384                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2541030                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       597888                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            25719                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5888                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    98.799720                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   101.543478                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1699704                       # number of writebacks
system.cpu3.dcache.writebacks::total          1699704                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3226461                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3226461                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3226461                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3226461                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1104217                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1104217                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1104217                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1104217                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 108293694739                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 108293694739                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 108293694739                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 108293694739                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050652                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050652                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050652                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050652                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 98072.837802                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98072.837802                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 98072.837802                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98072.837802                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1699704                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15541268                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15541268                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2546798                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2546798                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 237020583500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 237020583500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18088066                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18088066                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.140800                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.140800                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 93066.110269                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93066.110269                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1977645                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1977645                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       569153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       569153                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  50486769500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50486769500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031466                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031466                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 88705.092480                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88705.092480                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1928319                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1928319                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1783880                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1783880                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 187010890407                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 187010890407                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3712199                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3712199                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.480545                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.480545                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 104833.783891                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 104833.783891                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1248816                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1248816                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       535064                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       535064                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  57806925239                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  57806925239                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144137                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144137                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 108037.403449                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108037.403449                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          319                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          253                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5264500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5264500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.442308                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.442308                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20808.300395                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20808.300395                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          181                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          181                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           72                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       545000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       545000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.125874                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.125874                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7569.444444                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7569.444444                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1233500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1233500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.467532                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.467532                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6852.777778                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6852.777778                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          176                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1078500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1078500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.457143                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.457143                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6127.840909                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6127.840909                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       384000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       384000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       363000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       363000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299564                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299564                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601415                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601415                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  61058150500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  61058150500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900979                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900979                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316371                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316371                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 101524.156365                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 101524.156365                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601415                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601415                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  60456735500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  60456735500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316371                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316371                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 100524.156365                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 100524.156365                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.613476                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20473349                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1705444                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.004703                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        356191500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.613476                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.894171                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.894171                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49109872                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49109872                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 30                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       681872200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1185808664.700890                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        89000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3871780000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1803343891500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  10228083000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    338680704                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       338680704                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    338680704                       # number of overall hits
system.cpu0.icache.overall_hits::total      338680704                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53570846                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53570846                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53570846                       # number of overall misses
system.cpu0.icache.overall_misses::total     53570846                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 684542103494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 684542103494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 684542103494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 684542103494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    392251550                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    392251550                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    392251550                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    392251550                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136573                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136573                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136573                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136573                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12778.258225                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12778.258225                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12778.258225                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12778.258225                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2525                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.589041                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47895139                       # number of writebacks
system.cpu0.icache.writebacks::total         47895139                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5675674                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5675674                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5675674                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5675674                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47895172                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47895172                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47895172                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47895172                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 588685240994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 588685240994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 588685240994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 588685240994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122103                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122103                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122103                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122103                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12291.118633                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12291.118633                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12291.118633                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12291.118633                       # average overall mshr miss latency
system.cpu0.icache.replacements              47895139                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    338680704                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      338680704                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53570846                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53570846                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 684542103494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 684542103494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    392251550                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    392251550                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136573                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136573                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12778.258225                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12778.258225                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5675674                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5675674                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47895172                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47895172                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 588685240994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 588685240994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122103                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122103                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12291.118633                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12291.118633                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          386574456                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47895139                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.071267                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999970                       # Average occupied blocks per requestor
=======
system.membus.snoop_fanout::total             9795086                       # Request fanout histogram
system.membus.respLayer1.occupancy        51822492255                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44229468131                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       501008500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   638051941.846587                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        45500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1563559500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1935447254500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3006051000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    347223407                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       347223407                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    347223407                       # number of overall hits
system.cpu0.icache.overall_hits::total      347223407                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53507129                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53507129                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53507129                       # number of overall misses
system.cpu0.icache.overall_misses::total     53507129                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 682079394494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 682079394494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 682079394494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 682079394494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    400730536                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    400730536                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    400730536                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    400730536                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.133524                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.133524                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.133524                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.133524                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12747.448933                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12747.448933                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12747.448933                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12747.448933                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2612                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               82                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.853659                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47816551                       # number of writebacks
system.cpu0.icache.writebacks::total         47816551                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5690545                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5690545                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5690545                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5690545                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47816584                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47816584                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47816584                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47816584                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 586160658994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 586160658994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 586160658994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 586160658994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119324                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119324                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119324                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119324                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12258.522252                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12258.522252                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12258.522252                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12258.522252                       # average overall mshr miss latency
system.cpu0.icache.replacements              47816551                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    347223407                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      347223407                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53507129                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53507129                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 682079394494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 682079394494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    400730536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    400730536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.133524                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.133524                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12747.448933                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12747.448933                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5690545                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5690545                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47816584                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47816584                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 586160658994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 586160658994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12258.522252                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12258.522252                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          395038601                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47816551                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.261545                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.cpu0.icache.tags.tag_accesses        832398271                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       832398271                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    894615893                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       894615893                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    894615893                       # number of overall hits
system.cpu0.dcache.overall_hits::total      894615893                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55823805                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55823805                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55823805                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55823805                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1455740039610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1455740039610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1455740039610                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1455740039610                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    950439698                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    950439698                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    950439698                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    950439698                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058735                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058735                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058735                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058735                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26077.406218                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26077.406218                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26077.406218                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26077.406218                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10935501                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1097252                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           193490                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          10719                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.517138                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   102.365146                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42795132                       # number of writebacks
system.cpu0.dcache.writebacks::total         42795132                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13704011                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13704011                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13704011                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13704011                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42119794                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42119794                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42119794                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42119794                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 751429040305                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 751429040305                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 751429040305                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 751429040305                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044316                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044316                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044316                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044316                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17840.282892                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17840.282892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17840.282892                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17840.282892                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42795132                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    647758356                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      647758356                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43141232                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43141232                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1008751667000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1008751667000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690899588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690899588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062442                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062442                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23382.541950                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23382.541950                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8106900                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8106900                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35034332                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35034332                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 579240483000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 579240483000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050708                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050708                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16533.510129                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16533.510129                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246857537                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246857537                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12682573                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12682573                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 446988372610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 446988372610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259540110                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259540110                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048866                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048866                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 35244.297242                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35244.297242                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5597111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5597111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7085462                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7085462                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 172188557305                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 172188557305                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027300                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027300                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24301.669715                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24301.669715                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3243                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3243                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2884                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2884                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     18505500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     18505500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.470703                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.470703                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6416.608877                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6416.608877                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2859                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2859                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1098500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1098500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004080                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004080                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        43940                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        43940                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5747                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5747                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          292                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          292                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2362000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2362000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6039                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6039                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.048352                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048352                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8089.041096                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8089.041096                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          287                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          287                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2080000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2080000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.047524                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047524                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7247.386760                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7247.386760                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        85500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        85500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        80500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        80500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691127                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691127                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  72293804000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  72293804000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901234                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901234                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363515                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363515                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 104602.777782                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 104602.777782                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691127                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691127                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  71602677000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  71602677000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363515                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363515                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 103602.777782                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 103602.777782                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.939101                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          938646272                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42810604                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.925555                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.939101                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998097                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998097                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1947516832                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1947516832                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47751665                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40474037                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               77273                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              345985                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               49114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              322649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               13782                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              320631                       # number of demand (read+write) hits
system.l2.demand_hits::total                 89355136                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47751665                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40474037                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              77273                       # number of overall hits
system.l2.overall_hits::.cpu1.data             345985                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              49114                       # number of overall hits
system.l2.overall_hits::.cpu2.data             322649                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              13782                       # number of overall hits
system.l2.overall_hits::.cpu3.data             320631                       # number of overall hits
system.l2.overall_hits::total                89355136                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            143505                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2319203                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17853                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1744107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             12122                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1645375                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3510                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1378465                       # number of demand (read+write) misses
system.l2.demand_misses::total                7264140                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           143505                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2319203                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17853                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1744107                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            12122                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1645375                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3510                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1378465                       # number of overall misses
system.l2.overall_misses::total               7264140                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  12676350493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 254258251890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1779503981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 200642841899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1259380986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 189674710964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    374791993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 161383892383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     822049724589                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  12676350493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 254258251890                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1779503981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 200642841899                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1259380986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 189674710964                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    374791993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 161383892383                       # number of overall miss cycles
system.l2.overall_miss_latency::total    822049724589                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47895170                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42793240                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           95126                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2090092                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           61236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1968024                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17292                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1699096                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96619276                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47895170                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42793240                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          95126                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2090092                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          61236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1968024                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17292                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1699096                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96619276                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002996                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.054196                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.187677                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.834464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.197955                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.836054                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.202984                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.811293                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075183                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002996                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.054196                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.187677                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.834464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.197955                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.836054                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.202984                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.811293                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075183                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88333.859399                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109631.736372                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99675.347617                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115040.442988                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 103892.178353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 115277.496597                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 106778.345584                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 117075.074364                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113165.457245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88333.859399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109631.736372                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99675.347617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115040.442988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 103892.178353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 115277.496597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 106778.345584                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 117075.074364                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113165.457245                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1748630                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     36871                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      47.425619                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    961707                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5583383                       # number of writebacks
system.l2.writebacks::total                   5583383                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          70866                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1276                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          27298                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          26075                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            534                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          24050                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              151837                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         70866                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1276                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         27298                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         26075                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           534                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         24050                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             151837                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       142899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2248337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1716809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        10990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1619300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1354415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7112303                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       142899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2248337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1716809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        10990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1619300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1354415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2101790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9214093                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11199609994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 225519096905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1518278482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 180440820988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1061239989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 170549644127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    303887494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 145089200983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 735681778962                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11199609994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 225519096905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1518278482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 180440820988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1061239989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 170549644127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    303887494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 145089200983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 209873616576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 945555395538                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.052540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.174264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.821404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.179470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.822805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.172103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.797139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073612                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.052540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.174264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.821404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.179470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.822805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.172103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.797139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095365                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78374.306286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100304.846162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91589.460216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105102.443538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 96564.148226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 105323.068071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 102112.733199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 107123.149834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103437.913003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78374.306286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100304.846162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91589.460216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105102.443538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 96564.148226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 105323.068071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 102112.733199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 107123.149834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99854.703170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102620.561301                       # average overall mshr miss latency
system.l2.replacements                       16565677                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12292095                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12292095                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12292095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12292095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83806524                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83806524                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83806524                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83806524                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2101790                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2101790                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 209873616576                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 209873616576                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99854.703170                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99854.703170                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  127                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 98                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1657500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1657500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              225                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.881720                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.104167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.085106                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.189189                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.435556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20213.414634                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16913.265306                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1645000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        83500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       144000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1974000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.881720                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.104167                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.085106                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.189189                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.435556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20060.975610                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20571.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20142.857143                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                115                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           77                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            173                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.298701                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.466667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.440000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.243902                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.335260                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       469500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       287000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       221500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       201000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1179000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.298701                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.466667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.440000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.243902                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.335260                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20413.043478                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20136.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20327.586207                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6326578                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           137174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           143086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           160776                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6767614                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1454121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1270201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1205202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         969759                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4899283                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 163328537527                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 146264542704                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 139233748907                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 114028815726                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  562855644864                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7780699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1407375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1348288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1130535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11666897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.186888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.902532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.893876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.857788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.419930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112321.146264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115150.706624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115527.313187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117584.694472                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114885.309721                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        43433                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        16644                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        16120                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        15526                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91723                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1410688                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1253557                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1189082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       954233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4807560                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 145165273265                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 131797415967                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 125448464661                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 102671601004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 505082754897                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.181306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.890706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.881920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.844054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.412068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102903.883258                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105138.749947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105500.263784                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107595.944601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105060.104273                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47751665                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         77273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         49114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         13782                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47891834                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       143505                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        12122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           176990                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  12676350493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1779503981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1259380986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    374791993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16090027453                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47895170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        95126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        61236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       48068824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.187677                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.197955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.202984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003682                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88333.859399                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99675.347617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 103892.178353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 106778.345584                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90909.246020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          606                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1276                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1132                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          534                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3548                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       142899                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16577                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        10990                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       173442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11199609994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1518278482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1061239989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    303887494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14083015959                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002984                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.174264                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.179470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.172103                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78374.306286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91589.460216                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 96564.148226                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 102112.733199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81197.264555                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34147459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       208811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       179563                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       159855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34695688                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       865082                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       473906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       440173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       408706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2187867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  90929714363                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  54378299195                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50440962057                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  47355076657                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 243104052272                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35012541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       682717                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       619736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       568561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36883555                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024708                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.694147                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.710259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.718843                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105111.092778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114744.905519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 114593.494051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 115865.870961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111114.639177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27433                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10654                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         9955                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         8524                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        56566                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       837649                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       463252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       430218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       400182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2131301                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  80353823640                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  48643405021                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  45101179466                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42417599979                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 216516008106                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.678542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.694196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.703851                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95927.797490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105004.198624                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 104833.315821                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 105995.771871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101588.657870                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          639                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          262                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          269                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          241                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1411                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1018                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          552                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          509                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          436                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2515                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14091458                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      9777932                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      8789431                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      8223428                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     40882249                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1657                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          814                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          778                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          677                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3926                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.614363                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.678133                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.654242                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.644018                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.640601                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13842.296660                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 17713.644928                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 17268.037328                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 18861.073394                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16255.367396                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          157                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           88                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          102                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           90                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          437                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          861                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          464                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          407                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          346                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2078                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     17487167                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      9735892                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      8438424                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      7251916                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     42913399                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.519614                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.570025                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.523136                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.511078                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.529292                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20310.298490                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20982.525862                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20733.228501                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20959.294798                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20651.298845                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999930                       # Cycle average of tags in use
system.l2.tags.total_refs                   194646615                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16567523                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.748685                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.229243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.737977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.328745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.036941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.032721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.016767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.909416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.736917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.967605                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.456707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.089656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.145762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.265119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1558345347                       # Number of tag accesses
system.l2.tags.data_accesses               1558345347                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9145472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     143956736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1060928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     109908352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        703360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     103669184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        190464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      86714752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    132891904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          588241152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9145472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1060928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       703360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       190464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11100224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    357336448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       357336448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         142898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2249324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16577                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1717318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          10990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1619831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1354918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2076436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9191268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5583382                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5583382                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5042795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         79377460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           584994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         60603248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           387831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57162983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           105021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         47814343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     73276333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             324355008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5042795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       584994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       387831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       105021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6120642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      197034611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            197034611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      197034611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5042795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        79377460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          584994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        60603248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          387831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57162983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          105021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        47814343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     73276333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            521389619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5556519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    142898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2200977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1699708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     10990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1595012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1328922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2071990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009788896750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       342512                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       342512                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18602960                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5235601                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9191268                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5583382                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9191268                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5583382                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 121218                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 26863                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            466626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            464738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            526404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            923421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            582724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            640051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            642653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            561364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            557025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            524222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           647735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           513173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           527139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           507834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           479436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           505505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            300588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            288407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            297252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            389488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            433503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            432723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            382545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            385398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            356857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           362026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           357219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           330702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           314956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           311443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           319624                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 413148005093                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45350250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            583211442593                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45550.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64300.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        20                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4225574                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2754457                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.57                       # Row buffer hit rate for writes
=======
system.cpu0.icache.tags.tag_accesses        849277655                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       849277655                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    893688872                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       893688872                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    893688872                       # number of overall hits
system.cpu0.dcache.overall_hits::total      893688872                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56599883                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56599883                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56599883                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56599883                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1556582435041                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1556582435041                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1556582435041                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1556582435041                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    950288755                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    950288755                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    950288755                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    950288755                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059561                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059561                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059561                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059561                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27501.513299                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27501.513299                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27501.513299                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27501.513299                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10560151                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1271210                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           219210                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          14157                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.173674                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.793742                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41402108                       # number of writebacks
system.cpu0.dcache.writebacks::total         41402108                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16655508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16655508                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16655508                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16655508                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39944375                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39944375                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39944375                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39944375                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 768494367619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 768494367619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 768494367619                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 768494367619                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042034                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19239.113583                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19239.113583                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19239.113583                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19239.113583                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41402108                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    641447251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      641447251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44075945                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44075945                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1074269408500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1074269408500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    685523196                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    685523196                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064295                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064295                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24373.145227                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24373.145227                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9026797                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9026797                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35049148                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35049148                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 588850781500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 588850781500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051128                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051128                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16800.715997                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16800.715997                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252241621                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252241621                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12523938                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12523938                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 482313026541                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 482313026541                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264765559                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264765559                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047302                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047302                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38511.291460                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38511.291460                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7628711                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7628711                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4895227                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4895227                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 179643586119                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 179643586119                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018489                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018489                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36697.702909                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36697.702909                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3200                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3200                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2743                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2743                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16072500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16072500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.461551                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.461551                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5859.460445                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5859.460445                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2727                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2727                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       806500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       806500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002692                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002692                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 50406.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50406.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       652000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       652000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024719                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024719                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4496.551724                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4496.551724                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       508000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       508000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024719                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024719                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3503.448276                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3503.448276                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336690                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336690                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465171                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465171                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 131551751000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 131551751000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385383                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385383                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89785.936932                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89785.936932                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465171                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465171                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 130086580000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 130086580000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385383                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385383                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88785.936932                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88785.936932                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994949                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          937444140                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41409318                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.638483                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994949                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999842                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1949614200                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1949614200                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47699320                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37773095                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               49649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1010328                       # number of demand (read+write) hits
system.l2.demand_hits::total                 86532392                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47699320                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37773095                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              49649                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1010328                       # number of overall hits
system.l2.overall_hits::total                86532392                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            117263                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3628180                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14639                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2628458                       # number of demand (read+write) misses
system.l2.demand_misses::total                6388540                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           117263                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3628180                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14639                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2628458                       # number of overall misses
system.l2.overall_misses::total               6388540                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10204753500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 362252280483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1374569000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 269103920979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     642935523962                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10204753500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 362252280483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1374569000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 269103920979                       # number of overall miss cycles
system.l2.overall_miss_latency::total    642935523962                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47816583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41401275                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           64288                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3638786                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             92920932                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47816583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41401275                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          64288                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3638786                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            92920932                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.087634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.227710                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.722345                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068752                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.087634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.227710                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.722345                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068752                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87024.496218                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99844.076226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93897.738917                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102380.909636                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100638.882117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87024.496218                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99844.076226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93897.738917                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102380.909636                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100638.882117                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              26150                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       325                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      80.461538                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1664111                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5523264                       # number of writebacks
system.l2.writebacks::total                   5523264                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            150                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          87780                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            198                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          40512                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              128640                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           150                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         87780                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           198                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         40512                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             128640                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       117113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3540400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2587946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6259900                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       117113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3540400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2587946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3548657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9808557                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9024633000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 319948077987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1218193500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 239625522985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 569816427472                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9024633000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 319948077987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1218193500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 239625522985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 298010549463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 867826976935                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.085514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.224630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.711211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067368                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.085514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.224630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.711211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105558                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77059.190696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90370.601623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84356.588879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92592.937791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91026.442511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77059.190696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90370.601623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84356.588879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92592.937791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83978.403510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88476.518711                       # average overall mshr miss latency
system.l2.replacements                       16243576                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9391561                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9391561                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9391561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9391561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83159925                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83159925                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83159925                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83159925                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3548657                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3548657                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 298010549463                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 298010549463                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83978.403510                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83978.403510                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       182000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       362000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.703704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.683333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8181.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9578.947368                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8829.268293                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       442000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       372500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       814500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.703704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.683333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20090.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19605.263158                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19865.853659                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        44000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        65000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       109000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.555556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        22000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        21800                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3770273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           421499                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4191772                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2582306                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2049623                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4631929                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 257420715493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 207736508988                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  465157224481                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6352579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2471122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8823701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.406497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.829430                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.524942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99686.371597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101353.521593                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100424.083461                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        58102                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        29908                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            88010                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2524204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2019715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4543919                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 227080228997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 184612557492                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 411692786489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.397351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.817327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.514967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89961.123981                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91405.251480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90603.020540                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47699320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         49649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47748969                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       117263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14639                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           131902                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10204753500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1374569000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11579322500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47816583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        64288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47880871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.227710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002755                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87024.496218                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93897.738917                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87787.315583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          150                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          198                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           348                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       117113                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14441                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       131554                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9024633000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1218193500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10242826500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.224630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77059.190696                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84356.588879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77860.243702                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34002822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       588829                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34591651                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1045874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       578835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1624709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 104831564990                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61367411991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 166198976981                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35048696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1167664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36216360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.495721                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100233.455454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106018.834367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102294.612131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29678                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10604                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        40282                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1016196                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       568231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1584427                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  92867848990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55012965493                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 147880814483                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028994                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.486639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91387.733262                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96814.439010                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93333.939956                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          321                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               329                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          408                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             428                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2835000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       153000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2988000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          729                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           757                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.559671                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.714286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.565390                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  6948.529412                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data         7650                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  6981.308411                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           54                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           56                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          354                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          372                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6950998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       350999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7301997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.485597                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.642857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.491413                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19635.587571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19499.944444                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19629.024194                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999942                       # Cycle average of tags in use
system.l2.tags.total_refs                   188878254                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16243959                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.627600                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.560704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.320326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.348124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.231106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.514737                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.430636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.083130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.177314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.273668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1500029975                       # Number of tag accesses
system.l2.tags.data_accesses               1500029975                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7495168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     226644928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        924224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     165654336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    226105728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          626824384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7495168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       924224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8419392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    353488832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       353488832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         117112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3541327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2588349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3532902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9794131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5523263                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5523263                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3866571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        116920499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           476784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85456965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    116642339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             323363159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3866571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       476784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4343356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182356124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182356124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182356124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3866571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       116920499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          476784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85456965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    116642339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            505719283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5508128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    117112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3483996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2526607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3525477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015378994250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335840                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335840                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21761683                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5187381                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9794131                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5523263                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9794131                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5523263                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 126498                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15135                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            487483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            500966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            616174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            994062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            679874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            649708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            676735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            619805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            589419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            597018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           673251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           518127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           532383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           529741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           499293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           503594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            292950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            343558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            330089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            422639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            395406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            413312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            386970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            368701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            380395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           355650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           321218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           308371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           316740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           296164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           289992                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 315457291772                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                48338165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            496725410522                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32630.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51380.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5609116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2920786                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.03                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6               9191268                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6               9794131                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              5583382                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2202763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2361203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1737041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  993071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  444400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  206602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  149720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  119650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  100632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   93624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 101643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 130104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 109556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  80062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  72084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  62283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  53052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  12102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5662                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              5523263                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3729596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2423747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1074406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  818471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  641065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  309471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  187552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  131355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  100479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   75563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  56478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  45369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  31580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  10537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     48                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                  26103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 124402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 225170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 311876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 356394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 370087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 375157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 378703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 382973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 391574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 379352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 372547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 364359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 351236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 345219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 353124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  27970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  17908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  18788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  18968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  18784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  18431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  18233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  17722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  19625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     49                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7646501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    122.421292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.684567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.855352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5530380     72.33%     72.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1305549     17.07%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       378722      4.95%     94.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       169139      2.21%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        69581      0.91%     97.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34412      0.45%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21738      0.28%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17015      0.22%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119965      1.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7646501                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       342512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.480929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.202211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    409.438163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       342507    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        342512                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       342512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.222763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.206231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.777069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           311509     90.95%     90.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2471      0.72%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18387      5.37%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6311      1.84%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2284      0.67%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              898      0.26%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              350      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              145      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               79      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               49      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        342512                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              580483200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7757952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               355615424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               588241152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            357336448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       320.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       196.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    324.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    197.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1813571956500                       # Total gap between requests
system.mem_ctrls.avgGap                     122748.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9145472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    140862528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1060928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    108781312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       703360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    102080768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       190464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     85051008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    132607360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    355615424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5042795.173608369194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 77671319.352426394820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 584993.600980461109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 59981800.297719582915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 387831.312950188061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 56287133.587925873697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 105021.472915355742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 46896957.604039110243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 73119436.043645143509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 196085641.485523521900                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       142898                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2249324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16577                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1717318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        10990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1619831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1354918                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2076436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5583382                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5284408635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 132027553518                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    818924679                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 108699846067                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    596700436                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 102949553540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    178290802                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  88613187488                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 144042977428                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 43412928020468                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36980.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58696.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49401.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63296.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     54294.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63555.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     59909.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65401.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69370.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7775382.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          27314334180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14517893940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30431172660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14293534500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     143161334160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     298144228500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     445342814400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       973205312340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.623484                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1154485139019                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  60558940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 598527895481                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27281747220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14500577355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34328984340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14711348520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     143161334160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     451085365950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     316550277600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1001619635145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.291086                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 818092657266                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  60558940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 934920377234                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12237318938.461538                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   74332432690.275421                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 704992222000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   222720512500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1590851462000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14889935                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14889935                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14889935                       # number of overall hits
system.cpu1.icache.overall_hits::total       14889935                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       108072                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        108072                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       108072                       # number of overall misses
system.cpu1.icache.overall_misses::total       108072                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3134489500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3134489500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3134489500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3134489500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14998007                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14998007                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14998007                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14998007                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007206                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007206                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007206                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007206                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29003.715116                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29003.715116                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29003.715116                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29003.715116                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          232                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        95094                       # number of writebacks
system.cpu1.icache.writebacks::total            95094                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12946                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12946                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12946                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12946                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        95126                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        95126                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        95126                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        95126                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2800134000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2800134000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2800134000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2800134000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006343                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006343                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006343                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006343                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29436.053235                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29436.053235                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29436.053235                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29436.053235                       # average overall mshr miss latency
system.cpu1.icache.replacements                 95094                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14889935                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14889935                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       108072                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       108072                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3134489500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3134489500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14998007                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14998007                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007206                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007206                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29003.715116                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29003.715116                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12946                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12946                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        95126                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        95126                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2800134000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2800134000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006343                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006343                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29436.053235                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29436.053235                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993896                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14773807                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            95094                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           155.360033                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342241000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993896                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999809                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999809                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30091140                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30091140                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     25409592                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25409592                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     25409592                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25409592                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5134338                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5134338                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5134338                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5134338                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 493780032360                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 493780032360                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 493780032360                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 493780032360                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30543930                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30543930                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30543930                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30543930                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.168097                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.168097                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.168097                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.168097                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 96172.093142                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96172.093142                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 96172.093142                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96172.093142                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4185178                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       668695                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            55730                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7745                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.097398                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.338928                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2090885                       # number of writebacks
system.cpu1.dcache.writebacks::total          2090885                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3801912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3801912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3801912                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3801912                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1332426                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1332426                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1332426                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1332426                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 129576233084                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 129576233084                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 129576233084                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 129576233084                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043623                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043623                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043623                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043623                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97248.352317                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97248.352317                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97248.352317                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97248.352317                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2090885                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21367767                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21367767                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2999175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2999175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 272592133000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 272592133000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24366942                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24366942                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.123084                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.123084                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90889.038819                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90889.038819                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2315927                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2315927                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       683248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       683248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  58302582500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  58302582500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.028040                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028040                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85331.508471                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85331.508471                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4041825                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4041825                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2135163                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2135163                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 221187899360                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 221187899360                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6176988                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6176988                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.345664                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.345664                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 103592.980658                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103592.980658                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1485985                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1485985                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       649178                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       649178                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  71273650584                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  71273650584                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105096                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105096                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109790.613028                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109790.613028                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          235                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          235                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5538000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5538000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.417407                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.417407                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23565.957447                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23565.957447                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           86                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           86                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       594000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       594000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.152753                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.152753                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6906.976744                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6906.976744                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          171                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1193500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1193500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.456000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.456000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6979.532164                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6979.532164                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1042500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1042500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.448000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.448000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6205.357143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6205.357143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       294000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       294000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       277000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       277000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1124945                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1124945                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       776062                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       776062                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  80234000500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  80234000500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1901007                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1901007                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408237                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408237                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 103386.070314                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 103386.070314                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       776062                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       776062                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  79457938500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  79457938500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408237                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408237                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 102386.070314                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 102386.070314                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.129666                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28642366                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2108322                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.585385                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342252500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.129666                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.941552                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.941552                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67000101                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67000101                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1813571974500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84954814                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17875478                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     84330720                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10982294                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3523241                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1094                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           730                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1824                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           64                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11715628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11715628                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      48068826                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36885991                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3926                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3926                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143685480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    128401429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       285346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6290614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       183676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5918852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        51844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5105434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             289922675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6130579712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5477655616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12174080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    267581952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7836160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251932160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2211328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    217522880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12367493888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20141579                       # Total snoops (count)
system.tol2bus.snoopTraffic                 360615552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        116775213                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083622                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.331637                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              108258629     92.71%     92.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7861432      6.73%     99.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 167701      0.14%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 381664      0.33%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 105782      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      5      0.00%    100.00% # Request fanout histogram
=======
system.mem_ctrls.wrQLenPdf::15                  39591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 135677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 254099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 318185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 342187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 351549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 356560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 364528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 368331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 372816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 383067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 367024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 362875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 357482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 348414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 346162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 348324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6645833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    146.143483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.703489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.763825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4446371     66.90%     66.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1147523     17.27%     84.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       451983      6.80%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       250073      3.76%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        95618      1.44%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        46860      0.71%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29229      0.44%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22302      0.34%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       155874      2.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6645833                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.786419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.675328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    417.316304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       335835    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335840                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.400992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.374097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.986795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           279169     83.13%     83.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7697      2.29%     85.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            30028      8.94%     94.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12520      3.73%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4195      1.25%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1394      0.42%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              494      0.15%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              204      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               81      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               34      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335840                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              618728512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8095872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352518976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               626824384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            353488832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       319.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    323.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1938453287500                       # Total gap between requests
system.mem_ctrls.avgGap                     126552.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7495168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    222975744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       924224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    161702848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    225630528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352518976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3866571.342592497822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 115027658.064988151193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 476784.247202492144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83418490.164915665984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 116397195.310207083821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181855799.672756165266                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       117112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3541327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2588349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3532902                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5523263                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4173388496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 173151279909                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    611314218                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 132400879598                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 186388548301                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 46141961575707                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35635.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48894.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42331.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51152.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52757.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8354112.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23017010940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12233820060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         31721777640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13766345820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     153019545120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     320193882780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     474729115680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1028681498040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.671281                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1230653877431                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  64729080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 643070348069                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          24434286660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12987116175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37305121980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14985983160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     153019545120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     499620612870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     323632921920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1065985587885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.915536                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 835899395421                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  64729080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1037824830079                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18524333655.172413                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   89055092892.318680                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 694480928500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   326836277500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1611617028000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22578117                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22578117                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22578117                       # number of overall hits
system.cpu1.icache.overall_hits::total       22578117                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        68728                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         68728                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        68728                       # number of overall misses
system.cpu1.icache.overall_misses::total        68728                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2207075500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2207075500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2207075500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2207075500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22646845                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22646845                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22646845                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22646845                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003035                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32113.192585                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32113.192585                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32113.192585                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32113.192585                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        64256                       # number of writebacks
system.cpu1.icache.writebacks::total            64256                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4440                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4440                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4440                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4440                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        64288                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        64288                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        64288                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        64288                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2030382000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2030382000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2030382000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2030382000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002839                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002839                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002839                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002839                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31582.597063                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31582.597063                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31582.597063                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31582.597063                       # average overall mshr miss latency
system.cpu1.icache.replacements                 64256                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22578117                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22578117                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        68728                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        68728                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2207075500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2207075500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22646845                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22646845                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32113.192585                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32113.192585                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4440                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4440                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        64288                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        64288                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2030382000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2030382000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002839                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002839                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31582.597063                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31582.597063                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994386                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22279703                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            64256                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           346.733426                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338876000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994386                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999825                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999825                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45357978                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45357978                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38036309                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38036309                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38036309                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38036309                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8222046                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8222046                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8222046                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8222046                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 587067753226                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 587067753226                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 587067753226                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 587067753226                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46258355                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46258355                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46258355                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46258355                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177742                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177742                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177742                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177742                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 71401.662460                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71401.662460                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 71401.662460                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71401.662460                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2546693                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       838318                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39697                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9612                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.153286                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.215772                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3638695                       # number of writebacks
system.cpu1.dcache.writebacks::total          3638695                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5922147                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5922147                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5922147                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5922147                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2299899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2299899                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2299899                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2299899                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 169107759354                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 169107759354                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 169107759354                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 169107759354                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049719                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049719                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049719                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049719                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73528.341616                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73528.341616                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73528.341616                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73528.341616                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3638695                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33516841                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33516841                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4618127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4618127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 320754045000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 320754045000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38134968                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38134968                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.121100                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.121100                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69455.440485                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69455.440485                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3450238                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3450238                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1167889                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1167889                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  70270903000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  70270903000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030625                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030625                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 60169.162480                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 60169.162480                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4519468                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4519468                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3603919                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3603919                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 266313708226                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 266313708226                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.443647                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.443647                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73895.586506                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73895.586506                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2471909                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2471909                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1132010                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1132010                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  98836856354                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  98836856354                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139352                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139352                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87310.939262                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87310.939262                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6764500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6764500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.341513                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.341513                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40505.988024                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40505.988024                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2912000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2912000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096115                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096115                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61957.446809                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61957.446809                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       559000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       559000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5036.036036                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5036.036036                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       450000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       450000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.244989                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244989                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4090.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4090.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455329                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455329                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346248                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346248                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119635139500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119635139500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354129                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354129                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88865.602400                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88865.602400                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346248                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346248                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118288891500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118288891500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354129                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354129                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87865.602400                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87865.602400                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.053332                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44136225                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3646036                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.105263                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338887500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.053332                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.907917                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.907917                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103767802                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103767802                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1938453305500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84097934                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14914825                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83530039                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10720312                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6059788                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             345                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            598                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8837591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8837590                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47880872                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36217063                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          757                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          757                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143449717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    124213849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       192832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10923842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             278780240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6120520512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5299416128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8226816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465758528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11893921984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22318490                       # Total snoops (count)
system.tol2bus.snoopTraffic                 354423104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        115240315                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065131                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251890                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              107882095     93.61%     93.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7210738      6.26%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 147480      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          116775213                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       193294468143                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2974541017                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          92518037                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2560428945                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26251777                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64224640700                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71917924817                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3165823958                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         143468788                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          115240315                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       185850945898                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       62118781848                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71804603721                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5472410519                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          96643575                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               1948609179500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 527279                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750008                       # Number of bytes of host memory used
host_op_rate                                   528945                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5151.05                       # Real time elapsed on the host
host_tick_rate                               26215466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2716041790                       # Number of instructions simulated
sim_ops                                    2724623200                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.135037                       # Number of seconds simulated
sim_ticks                                135037205000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.970287                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20312197                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            22085608                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3675960                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37259695                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             47981                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          70644                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22663                       # Number of indirect misses.
system.cpu0.branchPred.lookups               40345528                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11992                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6776                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2787188                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19677154                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5722398                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         811291                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58345341                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            92794334                       # Number of instructions committed
system.cpu0.commit.committedOps              93193301                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    237195144                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.392897                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.425540                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    206212283     86.94%     86.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16475003      6.95%     93.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3417401      1.44%     95.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2395266      1.01%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       788877      0.33%     96.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       441441      0.19%     96.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       641524      0.27%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1100951      0.46%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5722398      2.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    237195144                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84365                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91317179                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21406484                       # Number of loads committed
system.cpu0.commit.membars                     600006                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       600771      0.64%      0.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        67973692     72.94%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8070      0.01%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21412632     22.98%     96.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3192295      3.43%    100.00% # Class of committed instruction
=======
final_tick                               2144680928000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 683800                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710024                       # Number of bytes of host memory used
host_op_rate                                   685962                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3965.22                       # Real time elapsed on the host
host_tick_rate                               52009162                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711417035                       # Number of instructions simulated
sim_ops                                    2719986401                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.206228                       # Number of seconds simulated
sim_ticks                                206227622500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.528694                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               38440746                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            41100484                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7149663                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         69946992                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             48922                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          66510                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17588                       # Number of indirect misses.
system.cpu0.branchPred.lookups               75416750                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11522                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9836                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5333559                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38617861                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10989447                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1376773                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      105798040                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181964807                       # Number of instructions committed
system.cpu0.commit.committedOps             182646081                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    379151784                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.481723                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.560507                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    318052415     83.89%     83.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     32661164      8.61%     92.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6717900      1.77%     94.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4603716      1.21%     95.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1629584      0.43%     95.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       934650      0.25%     96.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1309549      0.35%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2253359      0.59%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10989447      2.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    379151784                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               90147                       # Number of function calls committed.
system.cpu0.commit.int_insts                179080140                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42120799                       # Number of loads committed
system.cpu0.commit.membars                    1024959                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025724      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133790180     73.25%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7582      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42130007     23.07%     96.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5686747      3.11%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total         93193301                       # Class of committed instruction
system.cpu0.commit.refs                      24605891                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   92794334                       # Number of Instructions Simulated
system.cpu0.committedOps                     93193301                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.796659                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.796659                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            142980043                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               893293                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17579630                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             165531409                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18008279                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 80576257                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2790506                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2721547                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3386217                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total        182646081                       # Class of committed instruction
system.cpu0.commit.refs                      47817718                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181964807                       # Number of Instructions Simulated
system.cpu0.committedOps                    182646081                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.252562                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.252562                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            197233282                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1824105                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            33485291                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             314664148                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31847248                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                157763746                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5335803                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5561492                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6116144                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                   40345528                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11840476                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    227640500                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               193070                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1321                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     190282827                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            2                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7358556                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.155466                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16420118                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20360178                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.733227                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         247741302                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.773366                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.997325                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               127947964     51.65%     51.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                67487779     27.24%     78.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                38049984     15.36%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11790280      4.76%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  948773      0.38%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  890381      0.36%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  289247      0.12%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   41584      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  295310      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           247741302                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3091                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2258                       # number of floating regfile writes
system.cpu0.idleCycles                       11772821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3035957                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27008839                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.511339                       # Inst execution rate
system.cpu0.iew.exec_refs                    38024658                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3272684                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               77605520                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35183056                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            353840                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1839679                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3440185                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          151449282                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             34751974                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3119675                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            132699574                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                618694                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9046477                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2790506                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10181582                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       777658                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           52237                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          328                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          359                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13776572                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       240778                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           359                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       952877                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2083080                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 99993954                       # num instructions consuming a value
system.cpu0.iew.wb_count                    125850673                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.794050                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79400196                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.484947                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     126166285                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               170237277                       # number of integer regfile reads
system.cpu0.int_regfile_writes               95565361                       # number of integer regfile writes
system.cpu0.ipc                              0.357569                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.357569                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           603773      0.44%      0.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96091881     70.75%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8550      0.01%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2306      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1540      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            35839591     26.39%     97.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3269441      2.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            713      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             135819249                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3744                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7455                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3623                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3737                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1702461                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012535                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 995048     58.45%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    38      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     52      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     58.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                660254     38.78%     97.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                47032      2.76%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               21      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             136914193                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         521625575                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    125847050                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        209701885                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 150332572                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                135819249                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1116710                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       58255983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           550769                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        305419                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29432902                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    247741302                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.548230                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.140036                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          179019662     72.26%     72.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           35464264     14.32%     86.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16127375      6.51%     93.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7926502      3.20%     96.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5429596      2.19%     98.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1307313      0.53%     99.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1359403      0.55%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             948134      0.38%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             159053      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      247741302                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.523360                       # Inst issue rate
=======
system.cpu0.fetch.Branches                   75416750                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21209523                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    363862492                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               256473                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          829                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     355526632                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14303814                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.183994                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          27280921                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          38489668                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.867377                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         398296223                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.900480                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.023876                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               174410193     43.79%     43.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               126352174     31.72%     75.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                70539271     17.71%     93.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22048189      5.54%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1874174      0.47%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1640202      0.41%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  995710      0.25%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   79806      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  356504      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           398296223                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3097                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2259                       # number of floating regfile writes
system.cpu0.idleCycles                       11590752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5775834                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                51913165                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.621780                       # Inst execution rate
system.cpu0.iew.exec_refs                    72303647                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5852282                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              104097512                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             67131859                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            568852                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3497054                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6110526                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          288291007                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             66451365                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5932593                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            254859547                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1060697                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12183092                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5335803                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14091719                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1471058                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          109473                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          341                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          489                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25011060                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       413607                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           489                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1821343                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3954491                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                192342321                       # num instructions consuming a value
system.cpu0.iew.wb_count                    242408370                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.799555                       # average fanout of values written-back
system.cpu0.iew.wb_producers                153788213                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.591403                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     242957492                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               327204396                       # number of integer regfile reads
system.cpu0.int_regfile_writes              184606368                       # number of integer regfile writes
system.cpu0.ipc                              0.443939                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.443939                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1027572      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            185347016     71.07%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8003      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2271      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1546      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            68556150     26.29%     97.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5847462      2.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            666      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             260792140                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3682                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7348                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3630                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3655                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2793822                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.010713                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1627803     58.26%     58.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    73      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     15      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     58.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1117622     40.00%     98.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                48293      1.73%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             262554708                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         923649541                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    242404740                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        393932747                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 286442336                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                260792140                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1848671                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      105644928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           982564                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        471898                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     52483010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    398296223                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.654769                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.201227                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          264761606     66.47%     66.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           69023118     17.33%     83.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32108806      8.06%     91.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15168712      3.81%     95.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10568125      2.65%     98.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2393109      0.60%     98.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2374700      0.60%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1625347      0.41%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             272700      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      398296223                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.636254                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads           657040                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           67174                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35183056                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3440185                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6950                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       259514123                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10560308                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              103420142                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             69968743                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2364007                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22146464                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17605851                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               808918                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            205222050                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             159339671                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          122028890                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 78589852                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2344035                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2790506                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23935604                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52060151                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3169                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       205218881                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      16858734                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            341175                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11660842                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        341210                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   382976561                       # The number of ROB reads
system.cpu0.rob.rob_writes                  313654475                       # The number of ROB writes
system.cpu0.timesIdled                         123427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3002                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.413286                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19540582                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20059463                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3475529                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         35530261                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             20528                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          26740                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6212                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38408805                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2186                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6440                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2645363                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18875955                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5619661                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         536488                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       57833276                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            88922916                       # Number of instructions committed
system.cpu1.commit.committedOps              89186561                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    223521630                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.399006                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.448562                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    194553413     87.04%     87.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     15301315      6.85%     93.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3009157      1.35%     95.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2175141      0.97%     96.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       747319      0.33%     96.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       400438      0.18%     96.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       613547      0.27%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1101639      0.49%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5619661      2.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    223521630                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28828                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87527472                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20632612                       # Number of loads committed
system.cpu1.commit.membars                     396929                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       396929      0.45%      0.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65633037     73.59%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            237      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20639052     23.14%     97.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2516924      2.82%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads          1229076                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          121768                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            67131859                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6110526                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5800                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       409886975                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2568274                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              138818821                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137704448                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3819351                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39867303                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              25556642                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1268330                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            390536143                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             303133733                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          232746644                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                153686080                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2181782                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5335803                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             34632655                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                95042200                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3103                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       390533040                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      25955561                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            560318                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 20167164                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        560426                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   656585671                       # The number of ROB reads
system.cpu0.rob.rob_writes                  596087733                       # The number of ROB writes
system.cpu0.timesIdled                         123464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1846                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.772830                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               36482607                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            37699225                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6693708                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         65634740                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             26397                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          32361                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5964                       # Number of indirect misses.
system.cpu1.branchPred.lookups               70969738                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1718                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5087057                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36907235                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10822106                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         570066                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      105400198                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174562981                       # Number of instructions committed
system.cpu1.commit.committedOps             174842169                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    352082823                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.496594                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.595492                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    294899754     83.76%     83.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30384365      8.63%     92.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5725422      1.63%     94.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4432831      1.26%     95.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1533544      0.44%     95.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       873831      0.25%     95.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1248502      0.35%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2162468      0.61%     96.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10822106      3.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    352082823                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37133                       # Number of function calls committed.
system.cpu1.commit.int_insts                171906595                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40419902                       # Number of loads committed
system.cpu1.commit.membars                     422104                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422104      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129202659     73.90%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40428827     23.12%     97.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4787880      2.74%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         89186561                       # Class of committed instruction
system.cpu1.commit.refs                      23155976                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   88922916                       # Number of Instructions Simulated
system.cpu1.committedOps                     89186561                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.655507                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.655507                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            134153702                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               834109                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17118718                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             160733966                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15062133                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 78772279                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2647208                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2639310                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3254573                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        174842169                       # Class of committed instruction
system.cpu1.commit.refs                      45216707                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174562981                       # Number of Instructions Simulated
system.cpu1.committedOps                    174842169                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.139001                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.139001                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            176974125                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1614223                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            32676090                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             305772319                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28434396                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                154712372                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5088141                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5118693                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5817259                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   38408805                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10563234                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    217615584                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               133054                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     182339908                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6954748                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.162656                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12796839                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19561110                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.772184                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         233889895                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.783604                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.981332                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               118533020     50.68%     50.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64974477     27.78%     78.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36953795     15.80%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11324093      4.84%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  856570      0.37%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  809265      0.35%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  263096      0.11%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   33076      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  142503      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           233889895                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2245523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2891051                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26166146                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.543736                       # Inst execution rate
system.cpu1.iew.exec_refs                    36417212                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2589207                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               77702824                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34304437                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            208317                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1767613                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2675986                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          146933408                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33828005                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3034010                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            128395365                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                622504                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8072976                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2647208                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9206186                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       747384                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           43039                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13671825                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       152622                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           126                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       939337                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1951714                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 97801481                       # num instructions consuming a value
system.cpu1.iew.wb_count                    121661936                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.794434                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77696784                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.515221                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     121971785                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               164364825                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93000078                       # number of integer regfile writes
system.cpu1.ipc                              0.376576                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.376576                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           398676      0.30%      0.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             93522432     71.16%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 291      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            34923270     26.57%     98.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2584324      1.97%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   70969738                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19574818                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    341008517                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               229144                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     341407237                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               13389584                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.190068                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23322984                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          36509004                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.914344                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         371026293                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.922300                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.985426                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               154074402     41.53%     41.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               123241655     33.22%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                68540928     18.47%     93.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21446407      5.78%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1745916      0.47%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1590266      0.43%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  221433      0.06%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   50964      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  114322      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           371026293                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2364103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5527804                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                50262890                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.661882                       # Inst execution rate
system.cpu1.iew.exec_refs                    69492014                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4945235                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              104196081                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             65230428                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            189170                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3462298                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5022402                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          280096206                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             64546779                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5968845                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            247140278                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1059280                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10446038                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5088141                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12356530                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1433138                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          101680                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          268                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          220                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     24810526                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       225597                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           220                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1779355                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3748449                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                188139642                       # num instructions consuming a value
system.cpu1.iew.wb_count                    234830576                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.798795                       # average fanout of values written-back
system.cpu1.iew.wb_producers                150285082                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.628914                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     235374896                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               316921867                       # number of integer regfile reads
system.cpu1.int_regfile_writes              179954668                       # number of integer regfile writes
system.cpu1.ipc                              0.467508                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.467508                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423014      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            181109208     71.55%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 322      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            66636849     26.33%     98.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4939348      1.95%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total             131429375                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             253109123                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    1623365                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012352                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 985275     60.69%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     60.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                634917     39.11%     99.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3173      0.20%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    2718909                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010742                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1625507     59.79%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     59.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1090488     40.11%     99.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2914      0.11%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses             132654064                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         498922783                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    121661936                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        204680378                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 146244952                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                131429375                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             688456                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       57746847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           550773                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        151968                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     29278021                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    233889895                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.561928                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.154882                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          167858316     71.77%     71.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           33584852     14.36%     86.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15845830      6.77%     92.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7619948      3.26%     96.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5314670      2.27%     98.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1226036      0.52%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1331399      0.57%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             954987      0.41%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             153857      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      233889895                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.556585                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             255405018                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         880940019                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    234830576                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        385350458                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 279428095                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                253109123                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             668111                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      105254037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           976571                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         98045                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     52043415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    371026293                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.682186                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.223070                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          242575751     65.38%     65.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65107481     17.55%     82.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31682538      8.54%     91.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14866392      4.01%     95.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10314606      2.78%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2246023      0.61%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2355074      0.63%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1609017      0.43%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             269411      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      371026293                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.677867                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads           563028                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           54991                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34304437                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2675986                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1747                       # number of misc regfile reads
system.cpu1.numCycles                       236135418                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    33849667                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              102411980                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67544661                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2368931                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19098657                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              17093189                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               812877                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            198967673                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             154712275                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          119237905                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 76757691                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1335026                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2647208                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22314339                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                51693244                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       198967673                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10660020                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            197553                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11221820                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        197564                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   364910054                       # The number of ROB reads
system.cpu1.rob.rob_writes                  304437832                       # The number of ROB writes
system.cpu1.timesIdled                          25558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.353319                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19356503                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            20089088                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3434613                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         34844406                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             19647                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          26943                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            7296                       # Number of indirect misses.
system.cpu2.branchPred.lookups               37730648                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2098                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6606                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2621479                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18588168                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5596532                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         343392                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57791473                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87762481                       # Number of instructions committed
system.cpu2.commit.committedOps              87929625                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    218113061                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.403138                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.460220                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    189822870     87.03%     87.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14879692      6.82%     93.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2866591      1.31%     95.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2130844      0.98%     96.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       726074      0.33%     96.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       389163      0.18%     96.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       607213      0.28%     96.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1094082      0.50%     97.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5596532      2.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    218113061                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28826                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86409712                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20367403                       # Number of loads committed
system.cpu2.commit.membars                     252092                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       252092      0.29%      0.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64900593     73.81%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            233      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20374009     23.17%     97.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2402316      2.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         87929625                       # Class of committed instruction
system.cpu2.commit.refs                      22776325                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87762481                       # Number of Instructions Simulated
system.cpu2.committedOps                     87929625                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.629095                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.629095                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            129432983                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               816951                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            17070664                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             159381472                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14911118                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 78274270                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2623324                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2674246                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3213528                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads           770921                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           56896                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            65230428                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5022402                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    910                       # number of misc regfile reads
system.cpu1.numCycles                       373390396                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    38975338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              137185053                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            132885471                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3822893                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36082793                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              24714394                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1265208                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            379646222                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             294899990                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          227877602                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                150704494                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                890465                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5088141                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             32299070                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                94992131                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       379646222                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       9666742                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            172781                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 19209825                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        172791                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   621497026                       # The number of ROB reads
system.cpu1.rob.rob_writes                  579483306                       # The number of ROB writes
system.cpu1.timesIdled                          24325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   37730648                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10356763                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    212474154                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               128674                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     180301809                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6872916                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.163523                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12544493                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19376150                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.781421                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         228455223                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.791538                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.969260                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               113956003     49.88%     49.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                64668191     28.31%     78.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                36717673     16.07%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11220814      4.91%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  843483      0.37%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  815277      0.36%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  114372      0.05%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   26900      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   92510      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           228455223                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2280658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2866616                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25882177                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.551004                       # Inst execution rate
system.cpu2.iew.exec_refs                    35964918                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2476288                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               77830649                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             34007529                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            121618                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1799619                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2525986                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          145636939                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33488630                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3070164                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            127136451                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                620135                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              7792527                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2623324                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              8932534                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       738076                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           43876                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13640126                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       117064                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           126                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       937098                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1929518                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 97318592                       # num instructions consuming a value
system.cpu2.iew.wb_count                    120468620                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.792684                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77142857                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.522106                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     120779284                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               162703517                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92301612                       # number of integer regfile writes
system.cpu2.ipc                              0.380359                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.380359                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           253834      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             92881392     71.33%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 264      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34599459     26.57%     98.10% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2471284      1.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             130206615                       # Type of FU issued
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu2.iq.fu_busy_cnt                    1613778                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.012394                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 987062     61.16%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     61.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                625446     38.76%     99.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1270      0.08%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             131566559                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         491032873                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    120468620                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        203344377                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 145210254                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                130206615                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             426685                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       57707314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           550642                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         83293                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     29195999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    228455223                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.569944                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.163232                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          163384199     71.52%     71.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32725944     14.32%     85.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15789649      6.91%     92.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7634618      3.34%     96.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5291506      2.32%     98.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1195693      0.52%     98.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1334902      0.58%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             946078      0.41%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             152634      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      228455223                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.564310                       # Inst issue rate
=======
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads           383882                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           31279                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            34007529                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2525986                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1742                       # number of misc regfile reads
system.cpu2.numCycles                       230735881                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    39249201                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              102337870                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66786512                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2392869                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18923556                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              17167478                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               807912                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            197292663                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             153456791                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          118497794                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 76236571                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1071980                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2623324                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             22090555                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                51711282                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       197292663                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6243347                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            110328                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10988610                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        110332                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   358226798                       # The number of ROB reads
system.cpu2.rob.rob_writes                  301814115                       # The number of ROB writes
system.cpu2.timesIdled                          25951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.365938                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19203592                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            20136741                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3474042                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         34644429                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             19977                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          27658                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7681                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37522122                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2196                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6418                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2637655                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18537886                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5589654                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         292063                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58139321                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87732018                       # Number of instructions committed
system.cpu3.commit.committedOps              87873509                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    217788285                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.403481                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.457048                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    189354063     86.94%     86.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14928333      6.85%     93.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2943574      1.35%     95.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2216340      1.02%     96.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       735615      0.34%     96.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       394413      0.18%     96.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       606800      0.28%     96.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1019493      0.47%     97.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5589654      2.57%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    217788285                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28705                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86399081                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20257824                       # Number of loads committed
system.cpu3.commit.membars                     213622                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       213622      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64935778     73.90%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            229      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20264242     23.06%     97.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2459256      2.80%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         87873509                       # Class of committed instruction
system.cpu3.commit.refs                      22723498                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87732018                       # Number of Instructions Simulated
system.cpu3.committedOps                     87873509                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.626056                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.626056                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            128445724                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               840052                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            17053458                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             159735273                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15094570                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 78808578                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2639499                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2694854                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3169974                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   37522122                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10398176                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    212019619                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               128506                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     180156774                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6951772                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.162864                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12662784                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19223569                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.781967                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         228158345                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.791047                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.964891                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               113612249     49.80%     49.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                64943420     28.46%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                36456665     15.98%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11267006      4.94%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  905383      0.40%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  808431      0.35%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   66061      0.03%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   26832      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   72298      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           228158345                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2230840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2885919                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                25898868                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.553173                       # Inst execution rate
system.cpu3.iew.exec_refs                    36007386                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2531758                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               77571521                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             33995761                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            101170                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1801009                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2574111                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          145929394                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33475628                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3090635                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            127445006                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                619205                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7805846                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2639499                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8935900                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       739582                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           43665                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13737937                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       108437                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           140                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       925940                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1959979                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 97182601                       # num instructions consuming a value
system.cpu3.iew.wb_count                    120714349                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.794598                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77221093                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.523958                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     121025880                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               163179459                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92501394                       # number of integer regfile writes
system.cpu3.ipc                              0.380799                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.380799                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           215355      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93221484     71.41%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 233      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34571295     26.48%     98.06% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2526892      1.94%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             130535641                       # Type of FU issued
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu3.iq.fu_busy_cnt                    1622371                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012429                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 990873     61.08%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     61.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                629369     38.79%     99.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2129      0.13%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             131942657                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         491394616                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    120714349                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        203985414                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 145583931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                130535641                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             345463                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       58055885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           542618                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         53400                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     29272930                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    228158345                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.572127                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.164064                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          162808472     71.36%     71.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           32881219     14.41%     85.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           15999069      7.01%     92.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7586206      3.32%     96.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5235074      2.29%     98.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1201693      0.53%     98.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1333756      0.58%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             956479      0.42%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             156377      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      228158345                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.566588                       # Inst issue rate
=======
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads           371619                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           32013                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            33995761                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2574111                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1733                       # number of misc regfile reads
system.cpu3.numCycles                       230389185                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    39595841                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              102130333                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66749500                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2368915                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19103040                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              17021806                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               816133                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            197938873                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             153858641                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          118898706                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 76744749                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1283388                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2639499                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             22131914                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                52149206                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       197938873                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5408810                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             90385                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10909275                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         90375                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   358199644                       # The number of ROB reads
system.cpu3.rob.rob_writes                  302425665                       # The number of ROB writes
system.cpu3.timesIdled                          25173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4921482                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                78577                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5397723                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                209                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              25338257                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11343992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21556742                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2884408                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1100947                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10382058                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7781722                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22391833                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8882669                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11087300                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       870930                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9342478                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            42190                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10034                       # Transaction distribution
system.membus.trans_dist::ReadExReq            202399                       # Transaction distribution
system.membus.trans_dist::ReadExResp           201769                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11087301                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1410                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32845811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32845811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    778239936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               778239936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            46242                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11343334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11343334    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6918099                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                64032                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7380546                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18921286                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12481509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24352152                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1268306                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       455461                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11063024                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7054277                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22125328                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7509738                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12236834                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       841163                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11029765                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           103109                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3584                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136334                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135920                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12236835                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1362                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36724906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36724906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    845690688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               845690688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            93803                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12481224                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12481224    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            11343334                       # Request fanout histogram
system.membus.respLayer1.occupancy        58420332953                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             43.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         27399968119                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1820                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          911                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    21591350.164654                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   104428516.932704                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          911    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1621358000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            911                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   115367485000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  19669720000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10329282                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10329282                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10329282                       # number of overall hits
system.cpu2.icache.overall_hits::total       10329282                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27481                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27481                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27481                       # number of overall misses
system.cpu2.icache.overall_misses::total        27481                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1796560499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1796560499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1796560499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1796560499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10356763                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10356763                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10356763                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10356763                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002653                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002653                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002653                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002653                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65374.640624                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65374.640624                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65374.640624                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65374.640624                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2349                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          408                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    31.320000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          204                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25708                       # number of writebacks
system.cpu2.icache.writebacks::total            25708                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1773                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1773                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1773                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1773                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25708                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25708                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25708                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25708                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1654096499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1654096499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1654096499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1654096499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002482                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002482                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002482                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002482                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64341.702933                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64341.702933                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64341.702933                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64341.702933                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25708                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10329282                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10329282                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27481                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27481                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1796560499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1796560499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10356763                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10356763                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002653                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002653                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65374.640624                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65374.640624                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1773                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1773                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25708                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25708                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1654096499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1654096499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002482                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002482                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64341.702933                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64341.702933                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10598825                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25740                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           411.764763                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20739234                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20739234                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     21775912                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21775912                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     21775912                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21775912                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10221709                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10221709                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10221709                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10221709                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 813625183654                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 813625183654                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 813625183654                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 813625183654                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     31997621                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31997621                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     31997621                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31997621                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.319452                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.319452                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.319452                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.319452                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 79597.764293                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79597.764293                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 79597.764293                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79597.764293                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     43063237                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        50155                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           778515                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            796                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    55.314589                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    63.008794                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2654970                       # number of writebacks
system.cpu2.dcache.writebacks::total          2654970                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7538240                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7538240                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7538240                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7538240                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2683469                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2683469                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2683469                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2683469                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 236209515729                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 236209515729                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 236209515729                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 236209515729                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.083865                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.083865                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.083865                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.083865                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 88023.940552                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88023.940552                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 88023.940552                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88023.940552                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2654954                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     20028340                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20028340                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9649917                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9649917                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 758764889500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 758764889500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29678257                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29678257                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.325151                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.325151                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 78629.162251                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 78629.162251                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      7050219                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7050219                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2599698                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2599698                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 229837987500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 229837987500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.087596                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.087596                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 88409.495064                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88409.495064                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1747572                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1747572                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       571792                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       571792                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  54860294154                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  54860294154                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2319364                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2319364                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.246530                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.246530                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 95944.494071                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 95944.494071                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       488021                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       488021                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        83771                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        83771                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   6371528229                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6371528229                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.036118                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.036118                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 76058.877523                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 76058.877523                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        82486                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        82486                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1639                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1639                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     52974500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     52974500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        84125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        84125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.019483                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.019483                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 32321.232459                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 32321.232459                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          644                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          644                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          995                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          995                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14803500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14803500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.011828                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.011828                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14877.889447                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14877.889447                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        79706                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        79706                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2964                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2964                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     19396000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     19396000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82670                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82670                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.035853                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.035853                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6543.859649                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6543.859649                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2883                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2883                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     16704000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     16704000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.034874                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.034874                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5793.964620                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5793.964620                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2879000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2879000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2688000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2688000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1210                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1210                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5396                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5396                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    179592500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    179592500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6606                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6606                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.816833                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.816833                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 33282.524092                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 33282.524092                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5395                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5395                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    174196500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    174196500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.816682                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.816682                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 32288.507878                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 32288.507878                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.954504                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           24635676                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2678949                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.196023                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.954504                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.967328                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.967328                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         67020965                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        67020965                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1654                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          828                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    23965007.246377                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   113061564.438016                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          828    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1661613000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            828                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   115194179000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  19843026000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10370561                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10370561                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10370561                       # number of overall hits
system.cpu3.icache.overall_hits::total       10370561                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27615                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27615                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27615                       # number of overall misses
system.cpu3.icache.overall_misses::total        27615                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1788767495                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1788767495                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1788767495                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1788767495                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10398176                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10398176                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10398176                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10398176                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002656                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002656                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002656                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002656                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64775.212566                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64775.212566                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64775.212566                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64775.212566                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2532                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          341                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.200000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets   170.500000                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25762                       # number of writebacks
system.cpu3.icache.writebacks::total            25762                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1853                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1853                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1853                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1853                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25762                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25762                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25762                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25762                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1644636995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1644636995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1644636995                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1644636995                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002478                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002478                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002478                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002478                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63839.647349                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63839.647349                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63839.647349                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63839.647349                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25762                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10370561                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10370561                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27615                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27615                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1788767495                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1788767495                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10398176                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10398176                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002656                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002656                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64775.212566                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64775.212566                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1853                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1853                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25762                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25762                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1644636995                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1644636995                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002478                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002478                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63839.647349                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63839.647349                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10636306                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25794                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           412.355819                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20822114                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20822114                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     21793336                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21793336                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     21793336                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21793336                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10263856                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10263856                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10263856                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10263856                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 815634631010                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 815634631010                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 815634631010                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 815634631010                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     32057192                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     32057192                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     32057192                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     32057192                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.320173                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.320173                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.320173                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.320173                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 79466.686887                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79466.686887                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 79466.686887                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79466.686887                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     43136656                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        57359                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           780553                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            795                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    55.264224                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    72.149686                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2660400                       # number of writebacks
system.cpu3.dcache.writebacks::total          2660400                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7575451                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7575451                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7575451                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7575451                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2688405                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2688405                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2688405                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2688405                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 236471727742                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 236471727742                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 236471727742                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 236471727742                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.083863                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.083863                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.083863                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.083863                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 87959.860119                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87959.860119                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 87959.860119                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87959.860119                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2660387                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     20011046                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20011046                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9657180                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9657180                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 756464208500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 756464208500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29668226                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29668226                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.325506                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.325506                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 78331.791320                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 78331.791320                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      7058507                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      7058507                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2598673                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2598673                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 229570087000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 229570087000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.087591                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.087591                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 88341.275336                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88341.275336                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1782290                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1782290                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       606676                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       606676                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  59170422510                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  59170422510                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2388966                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2388966                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.253949                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.253949                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 97532.162983                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 97532.162983                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       516944                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       516944                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        89732                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89732                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   6901640742                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6901640742                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037561                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037561                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 76913.929724                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 76913.929724                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69819                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69819                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1584                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1584                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     49855500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     49855500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        71403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        71403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.022184                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.022184                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31474.431818                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31474.431818                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          651                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          651                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          933                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          933                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     13708500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     13708500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.013067                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.013067                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14692.926045                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14692.926045                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66887                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66887                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     21682000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     21682000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        70055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        70055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.045222                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.045222                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6844.065657                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6844.065657                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3045                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3045                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     18808000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     18808000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.043466                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.043466                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6176.683087                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6176.683087                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2617000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2617000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2446000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2446000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1196                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1196                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5222                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5222                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    175460000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    175460000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6418                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6418                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.813649                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.813649                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 33600.153198                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 33600.153198                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5221                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5221                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    170238000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    170238000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.813493                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.813493                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 32606.397242                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 32606.397242                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.892706                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           24633966                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2683750                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.178935                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.892706                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.965397                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.965397                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         67093860                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        67093860                       # Number of data accesses
system.cpu0.numPwrStateTransitions                652                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          326                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16197291.411043                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   104455468.027073                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          326    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1278566000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            326                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   129756888000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5280317000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11709576                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11709576                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11709576                       # number of overall hits
system.cpu0.icache.overall_hits::total       11709576                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       130900                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        130900                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       130900                       # number of overall misses
system.cpu0.icache.overall_misses::total       130900                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9176606484                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9176606484                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9176606484                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9176606484                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11840476                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11840476                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11840476                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11840476                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011055                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011055                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011055                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011055                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70103.945638                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70103.945638                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70103.945638                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70103.945638                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        40736                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              475                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    85.760000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       120474                       # number of writebacks
system.cpu0.icache.writebacks::total           120474                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10425                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10425                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10425                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10425                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       120475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       120475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       120475                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       120475                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8459723484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8459723484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8459723484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8459723484                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010175                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010175                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010175                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010175                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70219.742552                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70219.742552                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70219.742552                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70219.742552                       # average overall mshr miss latency
system.cpu0.icache.replacements                120474                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11709576                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11709576                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       130900                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       130900                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9176606484                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9176606484                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11840476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11840476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011055                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011055                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70103.945638                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70103.945638                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10425                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10425                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       120475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       120475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8459723484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8459723484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010175                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010175                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70219.742552                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70219.742552                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11831469                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           120506                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            98.181576                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         23801426                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23801426                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     22833995                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        22833995                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     22833995                       # number of overall hits
system.cpu0.dcache.overall_hits::total       22833995                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10804550                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10804550                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10804550                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10804550                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 846388793754                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 846388793754                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 846388793754                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 846388793754                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33638545                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33638545                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33638545                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33638545                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.321196                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.321196                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.321196                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.321196                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78336.329949                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78336.329949                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78336.329949                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78336.329949                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     45184212                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        57959                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           830976                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            779                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.374870                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.401797                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2863936                       # number of writebacks
system.cpu0.dcache.writebacks::total          2863936                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7916919                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7916919                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7916919                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7916919                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2887631                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2887631                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2887631                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2887631                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 249034839016                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 249034839016                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 249034839016                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 249034839016                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085843                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085843                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085843                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085843                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86241.919073                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86241.919073                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86241.919073                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86241.919073                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2863925                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     20777460                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20777460                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9869195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9869195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 771072820000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 771072820000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30646655                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30646655                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.322032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.322032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78129.251677                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78129.251677                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7135766                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7135766                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2733429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2733429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 238174978500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 238174978500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089192                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089192                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 87134.137561                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87134.137561                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2056535                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2056535                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       935355                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       935355                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  75315973754                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  75315973754                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2991890                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2991890                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.312630                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.312630                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80521.271340                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80521.271340                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       781153                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       781153                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       154202                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       154202                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  10859860516                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10859860516                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051540                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051540                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70426.197559                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70426.197559                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       199194                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       199194                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2559                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2559                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     61739000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     61739000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       201753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       201753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012684                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012684                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24126.221180                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24126.221180                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2142                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2142                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          417                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          417                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3611000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3611000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002067                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002067                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8659.472422                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8659.472422                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       196880                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       196880                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3807                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3807                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     37491500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     37491500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       200687                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       200687                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018970                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018970                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9848.043079                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9848.043079                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3683                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3683                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     33838500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     33838500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.018352                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018352                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9187.754548                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9187.754548                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       455500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       455500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       425500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       425500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2266                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2266                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4510                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4510                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    164350000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    164350000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6776                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6776                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.665584                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.665584                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36441.241685                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36441.241685                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4509                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4509                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    159840000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    159840000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.665437                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.665437                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35449.101796                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35449.101796                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.769786                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26131103                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2881802                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.067626                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.769786                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992806                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992806                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         70977292                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        70977292                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               24444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              778201                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9078                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              717032                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9152                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              698856                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                9217                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              704103                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2950083                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              24444                       # number of overall hits
system.l2.overall_hits::.cpu0.data             778201                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9078                       # number of overall hits
system.l2.overall_hits::.cpu1.data             717032                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9152                       # number of overall hits
system.l2.overall_hits::.cpu2.data             698856                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               9217                       # number of overall hits
system.l2.overall_hits::.cpu3.data             704103                       # number of overall hits
system.l2.overall_hits::total                 2950083                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             96030                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2078051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17016                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1982109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             16556                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1957787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16545                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1957324                       # number of demand (read+write) misses
system.l2.demand_misses::total                8121418                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            96030                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2078051                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17016                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1982109                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            16556                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1957787                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16545                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1957324                       # number of overall misses
system.l2.overall_misses::total               8121418                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7992984974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 233132056486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1529928481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 224427688622                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1495614987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 221642572683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1485206490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 221853633461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     913559686184                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7992984974                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 233132056486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1529928481                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 224427688622                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1495614987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 221642572683                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1485206490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 221853633461                       # number of overall miss cycles
system.l2.overall_miss_latency::total    913559686184                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          120474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2856252                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           26094                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2699141                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25708                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2656643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25762                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2661427                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11071501                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         120474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2856252                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          26094                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2699141                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25708                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2656643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25762                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2661427                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11071501                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.797101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.727545                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.652104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.734348                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.644002                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.736940                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.642225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.735442                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.733543                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.797101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.727545                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.652104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.734348                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.644002                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.736940                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.642225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.735442                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.733543                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83234.249443                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112187.841629                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89911.170722                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113226.713880                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90336.735141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113210.769447                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89767.693563                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113345.380459                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112487.706726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83234.249443                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112187.841629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89911.170722                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113226.713880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90336.735141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113210.769447                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89767.693563                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113345.380459                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112487.706726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3392375                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    163188                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.788140                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2727458                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              870929                       # number of writebacks
system.l2.writebacks::total                    870929                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1621                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          66915                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           6399                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59000                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6594                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          56755                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           6388                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          57052                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              260724                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1621                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         66915                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          6399                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59000                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6594                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         56755                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          6388                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         57052                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             260724                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2011136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1923109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1901032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1900272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7860694                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2011136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1923109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1901032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1900272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3959583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11820277                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6931050975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 208520488217                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    888546982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 201221541380                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    856465493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 198850014424                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    856504493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 199025343172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 817149955136                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6931050975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 208520488217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    888546982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 201221541380                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    856465493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 198850014424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    856504493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 199025343172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 331192113916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1148342069052                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.783646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.704117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.406875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.712489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.387506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.715577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.394263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.714005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.709994                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.783646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.704117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.406875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.712489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.387506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.715577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.394263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.714005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.067631                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73415.150833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103682.937512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83690.965621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104633.456232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85973.247641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104601.087422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84326.522891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104735.186948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103953.919989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73415.150833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103682.937512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83690.965621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104633.456232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85973.247641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104601.087422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84326.522891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104735.186948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83643.180081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97150.182610                       # average overall mshr miss latency
system.l2.replacements                       18537605                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1237089                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1237089                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1237089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1237089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7857671                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7857671                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      7857671                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7857671                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3959583                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3959583                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 331192113916                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 331192113916                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83643.180081                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83643.180081                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             659                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1012                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1051                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             952                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3674                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1457                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1253                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1290                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          1247                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5247                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     12551000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2360500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      2666999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2486000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     20064499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2265                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2341                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2199                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8921                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.688563                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.553201                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.551047                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.567076                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.588163                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8614.275909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1883.878691                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2067.441085                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1993.584603                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3823.994473                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1457                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1253                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1290                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1247                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5247                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     29295989                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     25178488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     25963980                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     25074987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    105513444                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.688563                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.553201                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.551047                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.567076                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.588163                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20107.061771                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20094.563448                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20127.116279                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20108.249399                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20109.289880                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           635                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           322                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           316                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           293                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1566                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          569                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          217                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          186                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          249                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1221                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      8568499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2752000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2884500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      3232499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     17437498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1204                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          539                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          502                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          542                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2787                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.472591                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.402597                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.370518                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.459410                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.438105                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 15058.873462                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 12682.027650                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 15508.064516                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 12981.923695                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14281.325143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          569                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          215                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          186                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          249                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1219                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11441999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4374000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      3736000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      4957499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     24509498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.472591                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.398887                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.370518                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.459410                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.437388                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20108.961336                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20344.186047                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20086.021505                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19909.634538                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20106.232978                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            52806                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            29532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            26966                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            30662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                139966                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          85666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          48921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          45808                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          48055                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              228450                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9841401871                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6454991389                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   5861933381                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6344655362                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28502982003                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       138472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        78453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        72774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        78717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            368416                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.618652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.623571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.629456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.610478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.620087                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114881.071499                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131947.249423                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 127967.459418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 132029.036770                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124766.828641                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        12348                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5162                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4390                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         4960                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            26860                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        73318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        43759                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        41418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        43095                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         201590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   8127118423                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   5587712440                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   5104036443                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   5505673934                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24324541240                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.529479                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.557773                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.569132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.547468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.547180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 110847.519340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 127692.873238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 123232.325148                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 127756.675577                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120663.431916                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         24444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9152                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          9217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              51891                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        96030                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17016                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        16556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           146147                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7992984974                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1529928481                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1495614987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1485206490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12503734932                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       120474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        26094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25762                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         198038                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.797101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.652104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.644002                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.642225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.737975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83234.249443                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89911.170722                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90336.735141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89767.693563                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85555.878205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1621                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         6399                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6594                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         6388                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         21002                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94409                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10617                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9962                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       125145                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6931050975                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    888546982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    856465493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    856504493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9532567943                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.783646                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.406875                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.387506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.394263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.631924                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73415.150833                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83690.965621                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85973.247641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84326.522891                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76172.183811                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       725395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       687500                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       671890                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       673441                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2758226                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1992385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1933188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1911979                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1909269                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7746821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 223290654615                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 217972697233                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 215780639302                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 215508978099                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 872552969249                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2717780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2620688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2583869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2582710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10505047                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.733093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.737664                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.739967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.739250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.737438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112072.041606                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112752.974482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112857.222439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112875.125558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112633.681513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        54567                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        53838                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        52365                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        52092                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       212862                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1937818                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1879350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1859614                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1857177                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7533959                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 200393369794                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 195633828940                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 193745977981                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 193519669238                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 783292845953                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.713015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.717121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.719701                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.719081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.717175                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103411.863134                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104096.538133                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 104186.125713                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104200.983125                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103968.291565                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2668                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          123                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2825                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1814                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           52                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1933                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     36535498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       516500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       419000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     37470998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4482                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          175                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4758                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.404730                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.297143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.771429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.606061                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.406263                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20140.847850                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9932.692308                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data        10475                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19384.892913                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          534                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          545                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1280                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           47                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1388                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     25297977                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       918999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       533499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       665998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     27416473                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.285587                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.268571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.771429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.515152                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.291719                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19764.044531                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19553.170213                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19759.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19588.176471                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19752.502161                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997837                       # Cycle average of tags in use
system.l2.tags.total_refs                    23343496                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18541017                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.259019                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.637552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.368711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.852306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.110992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.839047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.112135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.645135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.110094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.703564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.618301                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.384962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.021386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.107067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.091235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.088205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.089118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.212786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999966                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 180008577                       # Number of tag accesses
system.l2.tags.data_accesses                180008577                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6042176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     128754112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        679488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     123111360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        637568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     121691968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        650048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     121642176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    219291520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          722500416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6042176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       679488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       637568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       650048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8009280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     55739520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55739520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2011783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1923615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1901437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1900659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3426430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11289069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       870930                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             870930                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         44744528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        953471393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5031858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        911684746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          4721425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        901173628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          4813844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        900804900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1623934085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5350380408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     44744528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5031858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      4721425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      4813844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         59311654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      412771577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            412771577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      412771577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        44744528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       953471393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5031858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       911684746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         4721425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       901173628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         4813844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       900804900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1623934085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5763151985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    826599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1991695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1907517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1884237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1884596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3413781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443050500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        50966                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        50966                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16226713                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             781330                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11289070                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     870930                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11289070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   870930                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  82098                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44331                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            335699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            345060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            339556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            356772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            584189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            797371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            784370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1594496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1994681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1521055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           903474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           321245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           337932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           334181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             62942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            46729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47291                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 502201444513                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                56034860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            712332169513                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44811.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63561.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8896215                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  753080                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.11                       # Row buffer hit rate for writes
=======
system.membus.snoop_fanout::total            12481224                       # Request fanout histogram
system.membus.respLayer1.occupancy        63889518467                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30016277865                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   206227622500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   206227622500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                494                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          247                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5199435.222672                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13969789.979706                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          247    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    143312000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            247                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   204943362000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1284260500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21080966                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21080966                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21080966                       # number of overall hits
system.cpu0.icache.overall_hits::total       21080966                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       128555                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        128555                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       128555                       # number of overall misses
system.cpu0.icache.overall_misses::total       128555                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8838904472                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8838904472                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8838904472                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8838904472                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21209521                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21209521                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21209521                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21209521                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006061                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006061                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006061                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006061                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68755.820248                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68755.820248                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68755.820248                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68755.820248                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        39407                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              464                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    84.928879                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           66                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       119165                       # number of writebacks
system.cpu0.icache.writebacks::total           119165                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9374                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9374                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9374                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9374                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       119181                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       119181                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       119181                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       119181                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8209507972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8209507972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8209507972                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8209507972                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005619                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005619                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005619                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005619                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68882.690798                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68882.690798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68882.690798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68882.690798                       # average overall mshr miss latency
system.cpu0.icache.replacements                119165                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21080966                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21080966                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       128555                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       128555                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8838904472                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8838904472                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21209521                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21209521                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006061                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006061                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68755.820248                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68755.820248                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9374                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9374                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       119181                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       119181                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8209507972                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8209507972                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005619                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005619                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68882.690798                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68882.690798                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.993854                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21201535                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           119212                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           177.847322                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.993854                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999808                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999808                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         42538222                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        42538222                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     45095714                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        45095714                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     45095714                       # number of overall hits
system.cpu0.dcache.overall_hits::total       45095714                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19220141                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19220141                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19220141                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19220141                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1160446987910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1160446987910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1160446987910                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1160446987910                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     64315855                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     64315855                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     64315855                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     64315855                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.298840                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.298840                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.298840                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.298840                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 60376.611592                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60376.611592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 60376.611592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60376.611592                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     67468423                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        57511                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1569891                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            920                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.976502                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.511957                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5498357                       # number of writebacks
system.cpu0.dcache.writebacks::total          5498357                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13593909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13593909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13593909                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13593909                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5626232                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5626232                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5626232                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5626232                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 371539266163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 371539266163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 371539266163                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 371539266163                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087478                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087478                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087478                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087478                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 66036.961534                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 66036.961534                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 66036.961534                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66036.961534                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5498233                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     41206547                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       41206547                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17761591                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17761591                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1082095763500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1082095763500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     58968138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     58968138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.301207                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.301207                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 60923.357795                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60923.357795                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12425286                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12425286                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5336305                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5336305                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 359462610000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 359462610000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 67361.706274                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67361.706274                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3889167                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3889167                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1458550                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1458550                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  78351224410                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  78351224410                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5347717                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5347717                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.272743                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.272743                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53718.572836                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53718.572836                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1168623                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1168623                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       289927                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       289927                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12076656163                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12076656163                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054215                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054215                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41654.127291                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41654.127291                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338759                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338759                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1396                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1396                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     46402000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     46402000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       340155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       340155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004104                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004104                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33239.255014                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33239.255014                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1036                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1036                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          360                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          360                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6438500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6438500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001058                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001058                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17884.722222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17884.722222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336973                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336973                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2356                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2356                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20005500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20005500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339329                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339329                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006943                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006943                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8491.298812                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8491.298812                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17719500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17719500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006775                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006775                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7707.481514                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7707.481514                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       202000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       202000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       189000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       189000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2550                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2550                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7286                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7286                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    363860499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    363860499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9836                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9836                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.740748                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.740748                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 49939.678699                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 49939.678699                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7286                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7286                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    356574499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    356574499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.740748                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.740748                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 48939.678699                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 48939.678699                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.938956                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           51421810                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5579245                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.216625                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.938956                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998092                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998092                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        135589563                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       135589563                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1987306                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5752                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1921574                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3938576                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23944                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1987306                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5752                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1921574                       # number of overall hits
system.l2.overall_hits::total                 3938576                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95221                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3504310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18699                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3358334                       # number of demand (read+write) misses
system.l2.demand_misses::total                6976564                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95221                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3504310                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18699                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3358334                       # number of overall misses
system.l2.overall_misses::total               6976564                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7755420500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 336249760949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1599101000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 322120354460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     667724636909                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7755420500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 336249760949                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1599101000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 322120354460                       # number of overall miss cycles
system.l2.overall_miss_latency::total    667724636909                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          119165                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5491616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5279908                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10915140                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         119165                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5491616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5279908                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10915140                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.799069                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.638120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.764754                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.636059                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.639164                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.799069                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.638120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.764754                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.636059                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.639164                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81446.534903                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95953.200758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85517.995615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 95916.711816                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95709.669819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81446.534903                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95953.200758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85517.995615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 95916.711816                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95709.669819                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              39779                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1094                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.361060                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3986112                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              841162                       # number of writebacks
system.l2.writebacks::total                    841162                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1884                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          84779                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            553                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          70555                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              157771                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1884                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         84779                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           553                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         70555                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             157771                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        93337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3419531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3287779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6818793                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        93337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3419531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3287779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5781429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12600222                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6698992001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 297342511524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1386146007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 285558286048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 590985935580                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6698992001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 297342511524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1386146007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 285558286048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 434075609528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1025061545108                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.783259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.622682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.742137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.622696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.624710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.783259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.622682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.742137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.622696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.154380                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71772.094678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86954.179250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76388.515761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 86854.464989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86670.168105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71772.094678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86954.179250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76388.515761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 86854.464989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75081.024004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81352.657525                       # average overall mshr miss latency
system.l2.replacements                       19135071                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1213310                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1213310                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1213310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1213310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8587214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8587214                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8587214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8587214                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5781429                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5781429                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 434075609528                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 434075609528                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75081.024004                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75081.024004                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            5833                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            5965                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11798                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          6380                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6355                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              12735                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     12780500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     10448500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     23229000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        12213                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12320                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24533                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.522394                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.515828                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.519097                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2003.213166                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1644.138474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1824.028269                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         6380                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6355                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         12735                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    128114952                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    127313456                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    255428408                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.522394                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.515828                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.519097                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20080.713480                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20033.588670                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20057.197330                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           351                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            88                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                439                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          255                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          165                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              420                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4386500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1266000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5652500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          606                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          253                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            859                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.420792                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.652174                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.488941                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17201.960784                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  7672.727273                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13458.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          254                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          164                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          418                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3340000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8502000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.419142                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.648221                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.486612                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20322.834646                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20365.853659                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20339.712919                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           115141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            89607                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                204748                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          99359                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          60564                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              159923                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9856093498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5883875499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15739968997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       214500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       150171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            364671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.463212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.403300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.438540                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99196.786381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97151.368783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98422.171901                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16270                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7870                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            24140                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        83089                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        52694                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         135783                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7891484499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4909341000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12800825499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.387361                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.350893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.372344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94976.284454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93166.982958                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94274.139612                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5752                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95221                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18699                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           113920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7755420500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1599101000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9354521500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       119165                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.799069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.764754                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.793226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81446.534903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85517.995615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82114.830583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1884                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          553                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2437                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        93337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18146                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       111483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6698992001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1386146007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8085138008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.783259                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.742137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.776258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71772.094678                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76388.515761                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72523.505898                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1872165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1831967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3704132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3404951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3297770                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6702721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 326393667451                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 316236478961                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 642630146412                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5277116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5129737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10406853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.645230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.642873                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.644068                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95858.550520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 95894.037171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95876.010118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        68509                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        62685                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       131194                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3336442                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3235085                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6571527                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 289451027025                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 280648945048                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 570099972073                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.632247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.630653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.631461                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86754.400953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86751.644871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86753.044167                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2835                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           94                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2929                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1788                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1854                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     35634500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     35634500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4623                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          160                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4783                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.386762                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.412500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.387623                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19929.809843                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19220.334412                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          512                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          512                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1276                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1342                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     25224979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1259500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     26484479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.276011                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.412500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.280577                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19768.792320                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19735.081222                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998242                       # Cycle average of tags in use
system.l2.tags.total_refs                    26128263                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19138556                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.365216                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.724273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.933666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.066375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.162738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.154306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.956884                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.339442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.014589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.172912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.158661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.311826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999973                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 185108220                       # Number of tag accesses
system.l2.tags.data_accesses                185108220                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5973568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     218924544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1161344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     210478336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    355318464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          791856256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5973568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1161344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7134912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     53834432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        53834432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          93337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3420696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3288724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5551851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12372754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       841163                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             841163                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         28965897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1061567511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5631370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1020611756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1722943123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3839719657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     28965897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5631370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34597266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      261043750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            261043750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      261043750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        28965897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1061567511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5631370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1020611756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1722943123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4100763408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    807429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     93338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3391586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3262837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5534176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000993184500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49152                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49152                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21590379                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             762718                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12372755                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     841163                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12372755                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   841163                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  72672                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33734                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            380834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            411619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            631162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            827052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            798844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2006374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2084358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1541387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            689247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            392670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           573977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           411191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           389410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           390022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           386056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           385880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             63471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45176                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 336671567558                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61500415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            567298123808                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27371.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46121.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10626803                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  733781                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.88                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              11289070                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              12372755                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6               870930                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  503339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  753573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1009016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1075545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1047019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1001822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  948701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  874757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  787790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  700734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 662072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 686993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 452374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 262823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 186078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 124266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  76122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  37549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  11491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4908                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6               841163                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1762416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1907946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1722793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1527713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1379739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1112261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  836544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  626429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  463303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  332814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 233797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 168778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  99906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  58082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  34103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  19030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   9826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     64                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                   3471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  42522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  44050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  48454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  50436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  49114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  49994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  50187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2384272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.012354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.233530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.623420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       942314     39.52%     39.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       501621     21.04%     60.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       193497      8.12%     68.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       177064      7.43%     76.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        81676      3.43%     79.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        58817      2.47%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        45959      1.93%     83.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36105      1.51%     85.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       347219     14.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2384272                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     219.890299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    112.734401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    370.026602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         44841     87.98%     87.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         5618     11.02%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          406      0.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           43      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            9      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            6      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            9      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           13      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50966                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.218656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.201933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.780556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46592     91.42%     91.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              460      0.90%     92.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2100      4.12%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1114      2.19%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              464      0.91%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              168      0.33%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               25      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50966                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              717246208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5254272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                52902400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               722500480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55739520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5311.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       391.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5350.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    412.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        44.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    41.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  135037176500                       # Total gap between requests
system.mem_ctrls.avgGap                      11105.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6042240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    127468480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       679488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    122081088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       637568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    120591168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       650048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    120614144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    218481984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     52902400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 44745001.942242510617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 943950817.109995722771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5031857.701734866947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 904055204.637862682343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 4721424.736242134124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 893021800.917754530907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 4813843.710701802745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 893191946.619452118874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1617939174.614877462387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 391761663.017240345478                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2011783                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1923615                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1901437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1900659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3426430                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       870930                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3026168667                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 124708469619                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    445080396                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 121036404560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    440304612                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 119602784325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    432422856                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 119789970639                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 222850563839                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3429469484082                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32053.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61989.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41921.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62921.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44198.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62901.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42573.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63025.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65038.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3937709.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8854870920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4706471715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         43335937260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2054221380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10659701520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      60150501150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1201233120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       130962937065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        969.828553                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2486942587                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4509180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 128041082413                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8168866860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4341840525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36681842820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2260630620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10659701520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      59718585930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1564951200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       123396419475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        913.795716                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3369150947                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4509180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 127158874053                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1692                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          847                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20035323.494687                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   85469312.489883                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          847    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1438278000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            847                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118067286000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  16969919000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10535456                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10535456                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10535456                       # number of overall hits
system.cpu1.icache.overall_hits::total       10535456                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27777                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27777                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27777                       # number of overall misses
system.cpu1.icache.overall_misses::total        27777                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1816572500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1816572500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1816572500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1816572500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10563233                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10563233                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10563233                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10563233                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002630                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002630                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002630                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002630                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65398.441156                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65398.441156                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65398.441156                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65398.441156                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3076                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.722222                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        26094                       # number of writebacks
system.cpu1.icache.writebacks::total            26094                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1683                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1683                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1683                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1683                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        26094                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        26094                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        26094                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        26094                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1688309000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1688309000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1688309000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1688309000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002470                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002470                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002470                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002470                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64701.042385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64701.042385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64701.042385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64701.042385                       # average overall mshr miss latency
system.cpu1.icache.replacements                 26094                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10535456                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10535456                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27777                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27777                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1816572500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1816572500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10563233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10563233                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002630                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002630                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65398.441156                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65398.441156                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1683                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1683                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        26094                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        26094                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1688309000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1688309000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002470                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002470                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64701.042385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64701.042385                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10772804                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            26126                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           412.340351                       # Average number of references to valid blocks.
=======
system.mem_ctrls.wrQLenPdf::15                   6030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  53212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  54008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  54585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  52894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  50842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1746913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    480.207085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   299.681510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   388.313527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       417585     23.90%     23.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       242984     13.91%     37.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       206477     11.82%     49.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       191242     10.95%     60.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        73847      4.23%     64.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        53877      3.08%     67.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        44274      2.53%     70.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35761      2.05%     72.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       480866     27.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1746913                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     250.244161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    123.447176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    408.009289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         41404     84.24%     84.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         6772     13.78%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          761      1.55%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          126      0.26%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           33      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           10      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            7      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           17      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49152                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.427022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.395251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.083935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40880     83.17%     83.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1123      2.28%     85.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4021      8.18%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1793      3.65%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              750      1.53%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              331      0.67%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              119      0.24%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               70      0.14%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               30      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               17      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49152                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              787205312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4651008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51674944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               791856320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             53834432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3817.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       250.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3839.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    261.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  206227594000                       # Total gap between requests
system.mem_ctrls.avgGap                      15606.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5973632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    217061504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1161344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    208821568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    354187264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51674944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 28966206.988106064498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1052533610.040526866913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5631369.774434557185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1012578070.137039899826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1717457922.010423183441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 250572369.373069792986                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        93338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3420696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3288724                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5551851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       841163                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2843161158                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 155502189445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    634152392                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 149170833790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 259147787023                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5089244192280                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30460.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45459.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34947.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45358.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46677.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6050247.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4031065500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2142550740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25835754420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2003843160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16279355040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      87597471750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5425115040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       143315155650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        694.936759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13059827067                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6886360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 186281435433                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8441943300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4486984095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         61986838200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2210894460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16279355040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      89696013960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3657921600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       186759950655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        905.601046                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8495197078                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6886360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 190846065422                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                890                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          446                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    43795172.645740                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   155997407.984990                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          446    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1703908000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            446                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   186694975500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  19532647000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19548494                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19548494                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19548494                       # number of overall hits
system.cpu1.icache.overall_hits::total       19548494                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26324                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26324                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26324                       # number of overall misses
system.cpu1.icache.overall_misses::total        26324                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1844776500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1844776500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1844776500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1844776500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19574818                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19574818                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19574818                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19574818                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001345                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001345                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001345                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001345                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70079.642152                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70079.642152                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70079.642152                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70079.642152                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24451                       # number of writebacks
system.cpu1.icache.writebacks::total            24451                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1873                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1873                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1873                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1873                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24451                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24451                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24451                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24451                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1703891500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1703891500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1703891500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1703891500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001249                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001249                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001249                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001249                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69685.963764                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69685.963764                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69685.963764                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69685.963764                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24451                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19548494                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19548494                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26324                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26324                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1844776500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1844776500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19574818                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19574818                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70079.642152                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70079.642152                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1873                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1873                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24451                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24451                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1703891500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1703891500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001249                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001249                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69685.963764                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69685.963764                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19935647                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24483                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           814.264878                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
<<<<<<< HEAD
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21152560                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21152560                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     21995023                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21995023                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     21995023                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21995023                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10298805                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10298805                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10298805                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10298805                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 819115524666                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 819115524666                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 819115524666                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 819115524666                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32293828                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32293828                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32293828                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32293828                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.318909                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.318909                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.318909                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.318909                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79535.006699                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79535.006699                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79535.006699                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79535.006699                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     43718724                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        51756                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           788653                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            736                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.434677                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.320652                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2697926                       # number of writebacks
system.cpu1.dcache.writebacks::total          2697926                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7572903                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7572903                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7572903                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7572903                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2725902                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2725902                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2725902                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2725902                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 239267557975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 239267557975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 239267557975                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 239267557975                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.084409                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.084409                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.084409                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.084409                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87775.553918                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87775.553918                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87775.553918                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87775.553918                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2697906                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20207664                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20207664                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9700612                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9700612                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 759955137000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 759955137000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     29908276                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29908276                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.324345                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.324345                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78340.947664                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78340.947664                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7064259                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7064259                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2636353                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2636353                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 232271761500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 232271761500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.088148                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.088148                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88103.437400                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88103.437400                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1787359                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1787359                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       598193                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       598193                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  59160387666                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  59160387666                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2385552                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2385552                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.250757                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.250757                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98898.495412                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98898.495412                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       508644                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       508644                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        89549                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89549                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6995796475                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6995796475                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037538                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037538                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78122.552736                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78122.552736                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       131058                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       131058                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1459                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1459                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     47695000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     47695000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       132517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       132517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011010                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011010                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32690.198766                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32690.198766                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          608                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          608                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          851                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          851                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12299500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12299500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006422                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006422                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14452.996475                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14452.996475                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       128528                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       128528                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2652                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2652                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     19082000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     19082000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       131180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       131180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.020216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.020216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7195.324284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7195.324284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2572                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2572                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     16701000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     16701000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.019607                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.019607                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6493.390358                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6493.390358                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2858000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2858000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2667000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2667000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1244                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1244                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5196                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5196                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    176519500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    176519500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6440                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6440                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.806832                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.806832                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 33972.190146                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 33972.190146                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5196                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5196                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    171323500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    171323500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.806832                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.806832                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 32972.190146                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 32972.190146                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.269664                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           24994880                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2721050                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.185748                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.269664                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.977177                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977177                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67848951                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67848951                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 135037205000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10766676                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2108018                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9838114                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17666676                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6190134                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           45720                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11600                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          57320                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          583                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          583                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           391499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          391499                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        198038                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10568656                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4758                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4758                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       361422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8624576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        78282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8134989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        77124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8007693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        77286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8022659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33384031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15420672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    366091200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3340032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    345411200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3290624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    339942144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3297536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    340596096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1417389504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24860633                       # Total snoops (count)
system.tol2bus.snoopTraffic                  61325504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36002143                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.388224                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.684105                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24972819     69.36%     69.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9097310     25.27%     94.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1102489      3.06%     97.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 643506      1.79%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 186019      0.52%    100.00% # Request fanout histogram
=======
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39174087                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39174087                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43462152                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43462152                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43462152                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43462152                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18617627                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18617627                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18617627                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18617627                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1123482767713                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1123482767713                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1123482767713                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1123482767713                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     62079779                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     62079779                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     62079779                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     62079779                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.299898                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.299898                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.299898                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.299898                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 60345.110991                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60345.110991                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 60345.110991                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60345.110991                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     64880318                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        57475                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1519895                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            849                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.687369                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.697291                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5279406                       # number of writebacks
system.cpu1.dcache.writebacks::total          5279406                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     13208582                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     13208582                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     13208582                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     13208582                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5409045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5409045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5409045                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5409045                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 356350708471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 356350708471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 356350708471                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 356350708471                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.087131                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.087131                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.087131                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.087131                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 65880.522065                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65880.522065                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 65880.522065                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65880.522065                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5279292                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     39919647                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39919647                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17510379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17510379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1065525095500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1065525095500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     57430026                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     57430026                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.304899                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.304899                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 60851.058421                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60851.058421                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     12322002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     12322002                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5188377                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5188377                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 348730824500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 348730824500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.090343                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.090343                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67213.855990                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67213.855990                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3542505                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3542505                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1107248                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1107248                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  57957672213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  57957672213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4649753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4649753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.238130                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.238130                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 52343.894243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52343.894243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       886580                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       886580                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       220668                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       220668                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7619883971                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7619883971                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047458                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047458                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 34530.987597                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34530.987597                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137584                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137584                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          863                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          863                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     45691000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     45691000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.006233                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.006233                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 52944.380070                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52944.380070                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          331                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          331                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          532                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          532                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23901500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23901500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003843                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003843                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 44927.631579                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44927.631579                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136265                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136265                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1819                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1819                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12597500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12597500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.013173                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.013173                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6925.508521                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6925.508521                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1756                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1756                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10860500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10860500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.012717                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.012717                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6184.794989                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6184.794989                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       285000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       285000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       266000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       266000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1719                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1719                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7206                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7206                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    367752499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    367752499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.807395                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.807395                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 51034.207466                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 51034.207466                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7206                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7206                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    360546499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    360546499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.807395                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.807395                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 50034.207466                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 50034.207466                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.587598                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49169542                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5362127                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.169783                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.587598                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987112                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987112                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        130092571                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       130092571                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 206227622500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10669826                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2054472                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9707845                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18293909                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9649889                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          114758                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4023                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         118781                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           32                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           32                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           410541                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          410542                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143631                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10526195                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4783                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4783                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       357510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16646326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     15993245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33070434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15253120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    703351744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3129728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    675788352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1397522944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29043608                       # Total snoops (count)
system.tol2bus.snoopTraffic                  64410944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39989025                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.234388                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.449724                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               31071869     77.70%     77.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8461507     21.16%     98.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 455518      1.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    131      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36002143                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22319133279                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4054300498                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          41901022                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4061427041                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          41887493                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4353908820                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         181604265                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4117284591                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          42391659                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39989025                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21990258096                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8418037818                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         179732571                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8096050724                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36994363                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93

---------- End Simulation Statistics   ----------
