*******************************************************************************
** © Copyright 2023—2024 AMD, Inc. All rights reserved.
** This file contains confidential and proprietary information of AMD, Inc. and 
** is protected under U.S. and international copyright and other intellectual property laws.
*******************************************************************************
** ______________ 
** \  \          | 
**  \__\  ____   |  Vendor: AMD 
**  /  / | |  |  |  
** /__/  | |  |  | 
** |  |   ¯¯¯¯/\ |  
** |  |      /\ \|  Associated Filename: EK_SCU35_RevB3_XDC.zip
**  ¯¯ ¯¯¯¯¯¯  ¯¯ 
** 
**  Device: Spartan Ultrascale+
**  Purpose: Master constraints file for the SCU35 Evaluation Kit.
**  Reference:
**  
**   
*******************************************************************************
**
**  Disclaimer: 
**
**		This disclaimer is not a license and does not grant any rights to the materials 
**              distributed herewith. Except as otherwise provided in a valid license issued to you 
**              by AMD, and to the maximum extent permitted by applicable law: 
**              (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, 
**              AND AMD HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, 
**              INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR 
**              FITNESS FOR ANY PARTICULAR PURPOSE; and (2) AMD shall not be liable (whether in contract 
**              or tort, including negligence, or under any other theory of liability) for any loss or damage 
**              of any kind or nature related to, arising under or in connection with these materials, 
**              including for any direct, or any indirect, special, incidental, or consequential loss 
**              or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered 
**              as a result of any action brought by a third party) even if such damage or loss was 
**              reasonably foreseeable or AMD had been advised of the possibility of the same.


**  Critical Applications:
**
**		AMD products are not designed or intended to be fail-safe, or for use in any application 
**		requiring fail-safe performance, such as life-support or safety devices or systems, 
**		Class III medical devices, nuclear facilities, applications related to the deployment of airbags,
**		or any other applications that could lead to death, personal injury, or severe property or 
**		environmental damage (individually and collectively, "Critical Applications"). Customer assumes 
**		the sole risk and liability of any use of AMD products in Critical Applications, subject only 
**		to applicable laws and regulations governing limitations on product liability.

**  THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.

*******************************************************************************
REVISION HISTORY
 
            Readme  
Date        Version     Revision Description
=========================================================================
21NOV2025   1.0         Initial release
=========================================================================

set_property PACKAGE_PIN B22      [get_ports "HYPERRAM_DQ7"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L24N_T3U_N11_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HYPERRAM_DQ7"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L24N_T3U_N11_46
set_property PACKAGE_PIN B21      [get_ports "HYPERRAM_DQ6"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L24P_T3U_N10_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HYPERRAM_DQ6"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L24P_T3U_N10_46
set_property PACKAGE_PIN A21      [get_ports "HYPERRAM_DQ5"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L23N_T3U_N9_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HYPERRAM_DQ5"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L23N_T3U_N9_46
set_property PACKAGE_PIN A20      [get_ports "HYPERRAM_DQ4"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L23P_T3U_N8_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HYPERRAM_DQ4"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L23P_T3U_N8_46
set_property PACKAGE_PIN A24      [get_ports "HYPERRAM_DQ3"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L22N_T3U_N7_DBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HYPERRAM_DQ3"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L22N_T3U_N7_DBC_46
set_property PACKAGE_PIN A23      [get_ports "HYPERRAM_DQ2"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L22P_T3U_N6_DBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HYPERRAM_DQ2"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L22P_T3U_N6_DBC_46
set_property PACKAGE_PIN B20      [get_ports "HYPERRAM_DQ1"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L21N_T3L_N5_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HYPERRAM_DQ1"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L21N_T3L_N5_46
set_property PACKAGE_PIN C20      [get_ports "HYPERRAM_DQ0"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L21P_T3L_N4_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HYPERRAM_DQ0"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L21P_T3L_N4_46
set_property PACKAGE_PIN B25      [get_ports "HYPERRAM_CK#"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L20N_T3L_N3_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HYPERRAM_CK#"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L20N_T3L_N3_46
set_property PACKAGE_PIN B24      [get_ports "HYPERRAM_CK"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L20P_T3L_N2_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HYPERRAM_CK"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L20P_T3L_N2_46
set_property PACKAGE_PIN B23      [get_ports "HYPERRAM_CS#"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L19N_T3L_N1_DBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HYPERRAM_CS#"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L19N_T3L_N1_DBC_46
set_property PACKAGE_PIN C22      [get_ports "HYPERRAM_RWDS"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L19P_T3L_N0_DBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HYPERRAM_RWDS"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L19P_T3L_N0_DBC_46
set_property PACKAGE_PIN E21      [get_ports "HYPERRAM_RESET#"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_T3U_N12_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HYPERRAM_RESET#"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_T3U_N12_46
set_property PACKAGE_PIN F21      [get_ports "CDSDefaultIO_2p5v"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_T2U_N12_46
set_property IOSTANDARD  LVCMOSxx [get_ports "CDSDefaultIO_2p5v"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_T2U_N12_46
set_property PACKAGE_PIN E20      [get_ports "HSIO_C2P_CLKN"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L18N_T2U_N11_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_C2P_CLKN"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L18N_T2U_N11_46
set_property PACKAGE_PIN F20      [get_ports "HSIO_C2P_CLKP"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L18P_T2U_N10_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_C2P_CLKP"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L18P_T2U_N10_46
set_property PACKAGE_PIN D22      [get_ports "HSIO_S27"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L17N_T2U_N9_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_S27"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L17N_T2U_N9_46
set_property PACKAGE_PIN E22      [get_ports "HSIO_S25"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L17P_T2U_N8_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_S25"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L17P_T2U_N8_46
set_property PACKAGE_PIN C23      [get_ports "HSIO_S26"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L16N_T2U_N7_QBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_S26"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L16N_T2U_N7_QBC_46
set_property PACKAGE_PIN D23      [get_ports "HSIO_S24"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L16P_T2U_N6_QBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_S24"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L16P_T2U_N6_QBC_46
set_property PACKAGE_PIN C25      [get_ports "HSIO_S23"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L15N_T2L_N5_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_S23"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L15N_T2L_N5_46
set_property PACKAGE_PIN D25      [get_ports "HSIO_S21"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L15P_T2L_N4_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_S21"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L15P_T2L_N4_46
set_property PACKAGE_PIN E23      [get_ports "SYSTEM_R_CLK_N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L14N_T2L_N3_GC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "SYSTEM_R_CLK_N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L14N_T2L_N3_GC_46
set_property PACKAGE_PIN F23      [get_ports "SYSTEM_R_CLK_P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L14P_T2L_N2_GC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "SYSTEM_R_CLK_P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L14P_T2L_N2_GC_46
set_property PACKAGE_PIN F24      [get_ports "HPIO_LB_IO1_N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L13N_T2L_N1_GC_QBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HPIO_LB_IO1_N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L13N_T2L_N1_GC_QBC_46
set_property PACKAGE_PIN G24      [get_ports "HPIO_LB_IO1_P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L13P_T2L_N0_GC_QBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HPIO_LB_IO1_P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L13P_T2L_N0_GC_QBC_46
set_property PACKAGE_PIN G22      [get_ports "HSIO_P2C_CLKN"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L12N_T1U_N11_GC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_P2C_CLKN"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L12N_T1U_N11_GC_46
set_property PACKAGE_PIN H21      [get_ports "HSIO_P2C_CLKP"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L12P_T1U_N10_GC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_P2C_CLKP"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L12P_T1U_N10_GC_46
set_property PACKAGE_PIN G21      [get_ports "HSIO_D7N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L11N_T1U_N9_GC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D7N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L11N_T1U_N9_GC_46
set_property PACKAGE_PIN H20      [get_ports "HSIO_D7P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L11P_T1U_N8_GC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D7P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L11P_T1U_N8_GC_46
set_property PACKAGE_PIN E25      [get_ports "HSIO_D3N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L10N_T1U_N7_QBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D3N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L10N_T1U_N7_QBC_46
set_property PACKAGE_PIN E24      [get_ports "HSIO_D3P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L10P_T1U_N6_QBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D3P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L10P_T1U_N6_QBC_46
set_property PACKAGE_PIN H22      [get_ports "HSIO_D5N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L9N_T1L_N5_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D5N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L9N_T1L_N5_46
set_property PACKAGE_PIN J22      [get_ports "HSIO_D5P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L9P_T1L_N4_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D5P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L9P_T1L_N4_46
set_property PACKAGE_PIN H25      [get_ports "HSIO_D1N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L8N_T1L_N3_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D1N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L8N_T1L_N3_46
set_property PACKAGE_PIN J25      [get_ports "HSIO_D1P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L8P_T1L_N2_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D1P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L8P_T1L_N2_46
set_property PACKAGE_PIN G25      [get_ports "HSIO_D6N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L7N_T1L_N1_QBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D6N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L7N_T1L_N1_QBC_46
set_property PACKAGE_PIN H24      [get_ports "HSIO_D6P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L7P_T1L_N0_QBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D6P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L7P_T1L_N0_QBC_46
set_property PACKAGE_PIN J23      [get_ports "CDSDefaultIO_2p5v"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_T1U_N12_46
set_property IOSTANDARD  LVCMOSxx [get_ports "CDSDefaultIO_2p5v"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_T1U_N12_46
set_property PACKAGE_PIN H23      [get_ports "VRP_47"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_T0U_N12_VRP_46
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_47"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_T0U_N12_VRP_46
set_property PACKAGE_PIN K25      [get_ports "HSIO_S22"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L6N_T0U_N11_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_S22"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L6N_T0U_N11_46
set_property PACKAGE_PIN L25      [get_ports "HSIO_S20"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L6P_T0U_N10_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_S20"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L6P_T0U_N10_46
set_property PACKAGE_PIN J20      [get_ports "HSIO_S19"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L5N_T0U_N9_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_S19"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L5N_T0U_N9_46
set_property PACKAGE_PIN K20      [get_ports "HSIO_S17"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L5P_T0U_N8_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_S17"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L5P_T0U_N8_46
set_property PACKAGE_PIN K22      [get_ports "HSIO_S18"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L4N_T0U_N7_DBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_S18"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L4N_T0U_N7_DBC_46
set_property PACKAGE_PIN L22      [get_ports "HSIO_S16"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L4P_T0U_N6_DBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_S16"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L4P_T0U_N6_DBC_46
set_property PACKAGE_PIN K23      [get_ports "HSIO_D4N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L3N_T0L_N5_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D4N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L3N_T0L_N5_46
set_property PACKAGE_PIN L23      [get_ports "HSIO_D4P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L3P_T0L_N4_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D4P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L3P_T0L_N4_46
set_property PACKAGE_PIN L24      [get_ports "HSIO_D2N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L2N_T0L_N3_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D2N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L2N_T0L_N3_46
set_property PACKAGE_PIN M24      [get_ports "HSIO_D2P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L2P_T0L_N2_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D2P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L2P_T0L_N2_46
set_property PACKAGE_PIN L21      [get_ports "HSIO_D0N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L1N_T0L_N1_DBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D0N"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L1N_T0L_N1_DBC_46
set_property PACKAGE_PIN M21      [get_ports "HSIO_D0P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L1P_T0L_N0_DBC_46
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_D0P"] ;# Bank  46 VCCO - VR_VCCO_47_1V8 - IO_L1P_T0L_N0_DBC_46
set_property PACKAGE_PIN P21      [get_ports "HAT1_HDC13"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L42N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC13"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L42N_45
set_property PACKAGE_PIN T25      [get_ports "HAT2_HDC11"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L35N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC11"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L35N_45
set_property PACKAGE_PIN R22      [get_ports "HAT1_HDC12"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L28N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC12"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L28N_45
set_property PACKAGE_PIN P20      [get_ports "HAT1_HDC19"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L42P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC19"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L42P_45
set_property PACKAGE_PIN R25      [get_ports "HAT2_HDC09"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L35P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC09"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L35P_45
set_property PACKAGE_PIN P22      [get_ports "HAT1_HDC01"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L28P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC01"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L28P_45
set_property PACKAGE_PIN N22      [get_ports "HAT2_HDC19"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L41N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC19"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L41N_45
set_property PACKAGE_PIN U25      [get_ports "HAT1_HDC15"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L34N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC15"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L34N_45
set_property PACKAGE_PIN V25      [get_ports "HAT1_HDC04"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L27N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC04"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L27N_45
set_property PACKAGE_PIN N21      [get_ports "HAT2_HDB22"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L41P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDB22"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L41P_45
set_property PACKAGE_PIN U24      [get_ports "HAT1_HDC14"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L34P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC14"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L34P_45
set_property PACKAGE_PIN V24      [get_ports "HAT1_HDC06"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L27P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC06"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L27P_45
set_property PACKAGE_PIN N24      [get_ports "HAT2_HDC06"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L40N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC06"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L40N_45
set_property PACKAGE_PIN AB25     [get_ports "HAT1_HDB21"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L33N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDB21"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L33N_45
set_property PACKAGE_PIN Y25      [get_ports "HAT1_HDC00_CC"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L26N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC00_CC"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L26N_45
set_property PACKAGE_PIN N23      [get_ports "HAT2_HDC13"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L40P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC13"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L40P_45
set_property PACKAGE_PIN AA25     [get_ports "HAT1_HDB20"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L33P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDB20"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L33P_45
set_property PACKAGE_PIN W25      [get_ports "HAT1_HDC05"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L26P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC05"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L26P_45
set_property PACKAGE_PIN P25      [get_ports "HAT2_HDC00_CC"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L39N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC00_CC"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L39N_45
set_property PACKAGE_PIN AB24     [get_ports "HAT1_HDC07"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L32N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC07"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L32N_45
set_property PACKAGE_PIN AD25     [get_ports "HAT1_HDC09"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L25N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC09"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L25N_45
set_property PACKAGE_PIN N25      [get_ports "HAT2_HDC05"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L39P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC05"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L39P_45
set_property PACKAGE_PIN AA24     [get_ports "HAT1_HDC08_CC"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L32P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC08_CC"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L32P_45
set_property PACKAGE_PIN AC25     [get_ports "HAT1_HDC11"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L25P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC11"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L25P_45
set_property PACKAGE_PIN P24      [get_ports "HAT2_HDC22"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L38N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC22"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L38N_45
set_property PACKAGE_PIN U22      [get_ports "HAT1_HDC20"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L31N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC20"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L31N_45
set_property PACKAGE_PIN AE24     [get_ports "HAT1_HDC22"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L24N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC22"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L24N_45
set_property PACKAGE_PIN P23      [get_ports "HAT2_HDC10"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L38P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC10"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L38P_45
set_property PACKAGE_PIN T22      [get_ports "HAT1_HDC16_CC"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L31P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC16_CC"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L31P_45
set_property PACKAGE_PIN AD24     [get_ports "HAT1_HDC10"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L24P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC10"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L24P_45
set_property PACKAGE_PIN T23      [get_ports "HAT2_HDC17"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L37N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC17"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L37N_45
set_property PACKAGE_PIN V23      [get_ports "HAT1_HDC23"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L30N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC23"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L30N_45
set_property PACKAGE_PIN Y23      [get_ports "HAT1_HDC17"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L23N_HDGC_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC17"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L23N_HDGC_45
set_property PACKAGE_PIN R23      [get_ports "HAT2_HDB23"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L37P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDB23"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L37P_45
set_property PACKAGE_PIN U23      [get_ports "HAT1_HDC18"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L30P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC18"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L30P_45
set_property PACKAGE_PIN W23      [get_ports "HAT1_HDB23"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L23P_HDGC_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDB23"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L23P_HDGC_45
set_property PACKAGE_PIN T20      [get_ports "HAT2_HDC02"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L36N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC02"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L36N_45
set_property PACKAGE_PIN AB23     [get_ports "HAT1_HDB22"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L29N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDB22"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L29N_45
set_property PACKAGE_PIN AE23     [get_ports "HAT2_HDC20"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L22N_HDGC_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC20"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L22N_HDGC_45
set_property PACKAGE_PIN R20      [get_ports "HAT2_HDC03"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L36P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC03"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L36P_45
set_property PACKAGE_PIN AA23     [get_ports "HAT1_HDC21"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L29P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC21"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L29P_45
set_property PACKAGE_PIN AE22     [get_ports "HAT2_HDC16_CC"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L22P_HDGC_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC16_CC"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L22P_HDGC_45
set_property PACKAGE_PIN V22      [get_ports "LED4_GREEN"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L21N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED4_GREEN"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L21N_45
set_property PACKAGE_PIN Y22      [get_ports "GPIO_SW_C"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L14N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "GPIO_SW_C"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L14N_45
set_property PACKAGE_PIN AD17     [get_ports "HAT2_HDC15"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L7N_HDGC_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC15"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L7N_HDGC_45
set_property PACKAGE_PIN V21      [get_ports "LED4_BLUE"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L21P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED4_BLUE"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L21P_45
set_property PACKAGE_PIN W22      [get_ports "LED0_RED"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L14P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED0_RED"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L14P_45
set_property PACKAGE_PIN AC17     [get_ports "HAT2_HDC14"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L7P_HDGC_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC14"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L7P_HDGC_45
set_property PACKAGE_PIN U21      [get_ports "LED3_BLUE"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L20N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED3_BLUE"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L20N_45
set_property PACKAGE_PIN AB22     [get_ports "GPIO_SW_N"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L13N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "GPIO_SW_N"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L13N_45
set_property PACKAGE_PIN AE19     [get_ports "HAT2_HDB21"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L6N_HDGC_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDB21"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L6N_HDGC_45
set_property PACKAGE_PIN U20      [get_ports "LED4_RED"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L20P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED4_RED"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L20P_45
set_property PACKAGE_PIN AB21     [get_ports "GPIO_SW_S"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L13P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "GPIO_SW_S"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L13P_45
set_property PACKAGE_PIN AE18     [get_ports "HAT2_HDB20"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L6P_HDGC_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDB20"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L6P_HDGC_45
set_property PACKAGE_PIN AD23     [get_ports "HAT1_HDC02"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L19N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC02"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L19N_45
set_property PACKAGE_PIN AD22     [get_ports "GPIO_SW_E"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L12N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "GPIO_SW_E"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L12N_45
set_property PACKAGE_PIN AD19     [get_ports "HAT2_HDC12"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L5N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC12"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L5N_45
set_property PACKAGE_PIN AC23     [get_ports "HAT1_HDC03"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L19P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT1_HDC03"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L19P_45
set_property PACKAGE_PIN AC22     [get_ports "GPIO_SW_W"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L12P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "GPIO_SW_W"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L12P_45
set_property PACKAGE_PIN AC19     [get_ports "HAT2_HDC01"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L5P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC01"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L5P_45
set_property PACKAGE_PIN AA22     [get_ports "LED2_GREEN"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L18N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED2_GREEN"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L18N_45
set_property PACKAGE_PIN V20      [get_ports "LED3_RED"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L11N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED3_RED"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L11N_45
set_property PACKAGE_PIN AD20     [get_ports "HAT2_HDC07"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L4N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC07"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L4N_45
set_property PACKAGE_PIN AA21     [get_ports "LED2_BLUE"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L18P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED2_BLUE"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L18P_45
set_property PACKAGE_PIN V19      [get_ports "LED3_GREEN"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L11P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED3_GREEN"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L11P_45
set_property PACKAGE_PIN AC20     [get_ports "HAT2_HDC08_CC"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L4P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC08_CC"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L4P_45
set_property PACKAGE_PIN Y20      [get_ports "LED1_BLUE"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L17N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED1_BLUE"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L17N_45
set_property PACKAGE_PIN Y19      [get_ports "GPIO_DIP_SW_B6"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L10N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "GPIO_DIP_SW_B6"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L10N_45
set_property PACKAGE_PIN AB19     [get_ports "GPIO_DIP_SW_B4"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L3N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "GPIO_DIP_SW_B4"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L3N_45
set_property PACKAGE_PIN W20      [get_ports "LED2_RED"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L17P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED2_RED"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L17P_45
set_property PACKAGE_PIN W19      [get_ports "GPIO_DIP_SW_B7"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L10P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "GPIO_DIP_SW_B7"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L10P_45
set_property PACKAGE_PIN AA19     [get_ports "GPIO_DIP_SW_B5"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L3P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "GPIO_DIP_SW_B5"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L3P_45
set_property PACKAGE_PIN V18      [get_ports "LED1_RED"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L16N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED1_RED"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L16N_45
set_property PACKAGE_PIN AB20     [get_ports "GPIO_DIP_SW_B2"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L9N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "GPIO_DIP_SW_B2"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L9N_45
set_property PACKAGE_PIN AE21     [get_ports "HAT2_HDC23"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L2N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC23"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L2N_45
set_property PACKAGE_PIN V17      [get_ports "LED1_GREEN"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L16P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED1_GREEN"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L16P_45
set_property PACKAGE_PIN AA20     [get_ports "GPIO_DIP_SW_B3"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L9P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "GPIO_DIP_SW_B3"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L9P_45
set_property PACKAGE_PIN AE20     [get_ports "HAT2_HDC18"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L2P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC18"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L2P_45
set_property PACKAGE_PIN AB18     [get_ports "LED0_GREEN"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L15N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED0_GREEN"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L15N_45
set_property PACKAGE_PIN AB17     [get_ports "GPIO_DIP_SW_B0"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L8N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "GPIO_DIP_SW_B0"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L8N_45
set_property PACKAGE_PIN Y17      [get_ports "HAT2_HDC04"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L1N_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC04"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L1N_45
set_property PACKAGE_PIN AA18     [get_ports "LED0_BLUE"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L15P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "LED0_BLUE"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L15P_45
set_property PACKAGE_PIN AA17     [get_ports "GPIO_DIP_SW_B1"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L8P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "GPIO_DIP_SW_B1"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L8P_45
set_property PACKAGE_PIN W17      [get_ports "HAT2_HDC21"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L1P_45
set_property IOSTANDARD  LVCMOSxx [get_ports "HAT2_HDC21"] ;# Bank  45 VCCO - VR_VCCO_45_46_ADJ - IO_L1P_45
set_property PACKAGE_PIN A5       [get_ports "SHIELD_A2"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L42N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A2"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L42N_66
set_property PACKAGE_PIN D8       [get_ports "SHIELD_A0_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L35N_AD0N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A0_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L35N_AD0N_66
set_property PACKAGE_PIN E8       [get_ports "SHIELD_DIO_10"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L28N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_10"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L28N_66
set_property PACKAGE_PIN A6       [get_ports "SHIELD_RESET"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L42P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_RESET"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L42P_66
set_property PACKAGE_PIN D9       [get_ports "SHIELD_A0_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L35P_AD0P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A0_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L35P_AD0P_66
set_property PACKAGE_PIN E9       [get_ports "SHIELD_DIO_11"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L28P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_11"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L28P_66
set_property PACKAGE_PIN B7       [get_ports "SHIELD_A2_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L41N_AD2N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A2_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L41N_AD2N_66
set_property PACKAGE_PIN E5       [get_ports "SHIELD_A1_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L34N_AD1N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A1_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L34N_AD1N_66
set_property PACKAGE_PIN B9       [get_ports "SHIELD_DIO_9"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L27N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_9"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L27N_66
set_property PACKAGE_PIN C7       [get_ports "SHIELD_A2_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L41P_AD2P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A2_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L41P_AD2P_66
set_property PACKAGE_PIN E6       [get_ports "SHIELD_A1_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L34P_AD1P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A1_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L34P_AD1P_66
set_property PACKAGE_PIN C9       [get_ports "SHIELD_A0"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L27P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A0"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L27P_66
set_property PACKAGE_PIN B6       [get_ports "SHIELD_SCL"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L40N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_SCL"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L40N_66
set_property PACKAGE_PIN C4       [get_ports "SHIELD_A3_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L33N_AD3N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A3_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L33N_AD3N_66
set_property PACKAGE_PIN H8       [get_ports "SHIELD_DIO_7"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L26N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_7"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L26N_66
set_property PACKAGE_PIN C6       [get_ports "SHIELD_A4"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L40P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A4"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L40P_66
set_property PACKAGE_PIN D4       [get_ports "SHIELD_A3_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L33P_AD3P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A3_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L33P_AD3P_66
set_property PACKAGE_PIN H9       [get_ports "SHIELD_DIO_8"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L26P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_8"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L26P_66
set_property PACKAGE_PIN F6       [get_ports "SHIELD_A1"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L39N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A1"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L39N_66
set_property PACKAGE_PIN G7       [get_ports "SHIELD_DIO_12"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L32N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_12"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L32N_66
set_property PACKAGE_PIN A7       [get_ports "SHIELD_DIO_5"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L25N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_5"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L25N_66
set_property PACKAGE_PIN F7       [get_ports "SHIELD_SDA"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L39P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_SDA"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L39P_66
set_property PACKAGE_PIN H7       [get_ports "SHIELD_DIO_13"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L32P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_13"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L32P_66
set_property PACKAGE_PIN A8       [get_ports "SHIELD_DIO_6"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L25P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_6"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L25P_66
set_property PACKAGE_PIN D5       [get_ports "SHIELD_A4_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L38N_AD4N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A4_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L38N_AD4N_66
set_property PACKAGE_PIN A4       [get_ports "SHIELD_A5"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L31N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A5"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L31N_66
set_property PACKAGE_PIN F9       [get_ports "SHIELD_DIO_3"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L24N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_3"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L24N_66
set_property PACKAGE_PIN D6       [get_ports "SHIELD_A4_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L38P_AD4P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A4_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L38P_AD4P_66
set_property PACKAGE_PIN B4       [get_ports "SHIELD_A3"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L31P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A3"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L31P_66
set_property PACKAGE_PIN G9       [get_ports "SHIELD_DIO_4"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L24P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_4"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L24P_66
set_property PACKAGE_PIN G6       [get_ports "XADC_VAUX6N_R"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L37N_AD6N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "XADC_VAUX6N_R"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L37N_AD6N_66
set_property PACKAGE_PIN A3       [get_ports "SHIELD_A5_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L30N_AD5N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A5_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L30N_AD5N_66
set_property PACKAGE_PIN D7       [get_ports "SHIELD_DIO_1"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L23N_HDGC_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_1"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L23N_HDGC_66
set_property PACKAGE_PIN H6       [get_ports "XADC_VAUX6P_R"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L37P_AD6P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "XADC_VAUX6P_R"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L37P_AD6P_66
set_property PACKAGE_PIN B3       [get_ports "SHIELD_A5_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L30P_AD5P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_A5_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L30P_AD5P_66
set_property PACKAGE_PIN E7       [get_ports "SHIELD_DIO_2"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L23P_HDGC_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_2"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L23P_HDGC_66
set_property PACKAGE_PIN E4       [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L36N_AD7N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L36N_AD7N_66
set_property PACKAGE_PIN G4       [get_ports "CLICK2_AN"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L29N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_AN"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L29N_66
set_property PACKAGE_PIN A9       [get_ports "FAN_EN"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L22N_HDGC_66
set_property IOSTANDARD  LVCMOSxx [get_ports "FAN_EN"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L22N_HDGC_66
set_property PACKAGE_PIN F4       [get_ports "PMOD_3V3_ON"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L36P_AD7P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD_3V3_ON"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L36P_AD7P_66
set_property PACKAGE_PIN H4       [get_ports "CLICK1_AN"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L29P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_AN"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L29P_66
set_property PACKAGE_PIN A10      [get_ports "SHIELD_DIO_0"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L22P_HDGC_66
set_property IOSTANDARD  LVCMOSxx [get_ports "SHIELD_DIO_0"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L22P_HDGC_66
set_property PACKAGE_PIN H5       [get_ports "CLICK1_AN_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L21N_AD8N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_AN_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L21N_AD8N_66
set_property PACKAGE_PIN E3       [get_ports "I2C1_INA_ALERT"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L14N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "I2C1_INA_ALERT"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L14N_66
set_property PACKAGE_PIN C3       [get_ports "HDIO_LB_IO4_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L7N_HDGC_66
set_property IOSTANDARD  LVCMOSxx [get_ports "HDIO_LB_IO4_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L7N_HDGC_66
set_property PACKAGE_PIN J5       [get_ports "CLICK1_AN_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L21P_AD8P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_AN_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L21P_AD8P_66
set_property PACKAGE_PIN F3       [get_ports "CPU_RESET_B"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L14P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CPU_RESET_B"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L14P_66
set_property PACKAGE_PIN D3       [get_ports "HDIO_LB_IO4_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L7P_HDGC_66
set_property IOSTANDARD  LVCMOSxx [get_ports "HDIO_LB_IO4_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L7P_HDGC_66
set_property PACKAGE_PIN G3       [get_ports "CLICK2_AN_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L20N_AD10N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_AN_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L20N_AD10N_66
set_property PACKAGE_PIN J4       [get_ports "I2C4_HSIO_SDA"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L13N_AD9N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "I2C4_HSIO_SDA"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L13N_AD9N_66
set_property PACKAGE_PIN A2       [get_ports "HDIO_LB_IO3_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L6N_HDGC_66
set_property IOSTANDARD  LVCMOSxx [get_ports "HDIO_LB_IO3_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L6N_HDGC_66
set_property PACKAGE_PIN H3       [get_ports "CLICK2_AN_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L20P_AD10P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_AN_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L20P_AD10P_66
set_property PACKAGE_PIN K4       [get_ports "I2C4_HSIO_SCL"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L13P_AD9P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "I2C4_HSIO_SCL"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L13P_AD9P_66
set_property PACKAGE_PIN B2       [get_ports "HDIO_LB_IO3_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L6P_HDGC_66
set_property IOSTANDARD  LVCMOSxx [get_ports "HDIO_LB_IO3_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L6P_HDGC_66
set_property PACKAGE_PIN J6       [get_ports "ACL_SCU35_INT2"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L19N_AD11N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "ACL_SCU35_INT2"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L19N_AD11N_66
set_property PACKAGE_PIN L6       [get_ports "HSIO_3V3_ON"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L12N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_3V3_ON"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L12N_66
set_property PACKAGE_PIN D2       [get_ports "HDIO_LB_IO2_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L5N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "HDIO_LB_IO2_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L5N_66
set_property PACKAGE_PIN K6       [get_ports "ACL_SCU35_INT1"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L19P_AD11P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "ACL_SCU35_INT1"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L19P_AD11P_66
set_property PACKAGE_PIN M6       [get_ports "HSIO_5V0_ON"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L12P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_5V0_ON"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L12P_66
set_property PACKAGE_PIN E2       [get_ports "HDIO_LB_IO2_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L5P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "HDIO_LB_IO2_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L5P_66
set_property PACKAGE_PIN H2       [get_ports "I2C3_ACL_SDA"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L18N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "I2C3_ACL_SDA"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L18N_66
set_property PACKAGE_PIN J3       [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L11N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L11N_66
set_property PACKAGE_PIN B1       [get_ports "HDIO_LB_IO1_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L4N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "HDIO_LB_IO1_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L4N_66
set_property PACKAGE_PIN J2       [get_ports "I2C3_ACL_SCL"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L18P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "I2C3_ACL_SCL"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L18P_66
set_property PACKAGE_PIN K3       [get_ports "HSIO_1V8_ON"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L11P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "HSIO_1V8_ON"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L11P_66
set_property PACKAGE_PIN C1       [get_ports "HDIO_LB_IO1_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L4P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "HDIO_LB_IO1_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L4P_66
set_property PACKAGE_PIN H1       [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L17N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L17N_66
set_property PACKAGE_PIN F1       [get_ports "MCLICK1_3V3_ON"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L10N_AD12N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "MCLICK1_3V3_ON"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L10N_AD12N_66
set_property PACKAGE_PIN D1       [get_ports "I2C2_PD_SDA"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L3N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "I2C2_PD_SDA"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L3N_66
set_property PACKAGE_PIN J1       [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L17P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L17P_66
set_property PACKAGE_PIN G1       [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L10P_AD12P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L10P_AD12P_66
set_property PACKAGE_PIN E1       [get_ports "I2C2_PD_SCL"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L3P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "I2C2_PD_SCL"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L3P_66
set_property PACKAGE_PIN L3       [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L16N_AD14N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L16N_AD14N_66
set_property PACKAGE_PIN M5       [get_ports "USBC_FAULT"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L9N_AD13N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "USBC_FAULT"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L9N_AD13N_66
set_property PACKAGE_PIN L4       [get_ports "I2C1_INA_SDA"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L2N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "I2C1_INA_SDA"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L2N_66
set_property PACKAGE_PIN M3       [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L16P_AD14P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "CDSDefaultIO_2p5v"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L16P_AD14P_66
set_property PACKAGE_PIN N5       [get_ports "MCLICK2_3V3_ON"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L9P_AD13P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "MCLICK2_3V3_ON"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L9P_AD13P_66
set_property PACKAGE_PIN M4       [get_ports "I2C1_INA_SCL"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L2P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "I2C1_INA_SCL"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L2P_66
set_property PACKAGE_PIN M1       [get_ports "DBG_HDR_IO_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L15N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "DBG_HDR_IO_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L15N_66
set_property PACKAGE_PIN N2       [get_ports "HDIO_LB_IO5_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L8N_AD15N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "HDIO_LB_IO5_N"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L8N_AD15N_66
set_property PACKAGE_PIN K1       [get_ports "I2C0_EEPROM_SDA"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L1N_66
set_property IOSTANDARD  LVCMOSxx [get_ports "I2C0_EEPROM_SDA"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L1N_66
set_property PACKAGE_PIN M2       [get_ports "DBG_HDR_IO_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L15P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "DBG_HDR_IO_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L15P_66
set_property PACKAGE_PIN N3       [get_ports "HDIO_LB_IO5_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L8P_AD15P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "HDIO_LB_IO5_P"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L8P_AD15P_66
set_property PACKAGE_PIN L1       [get_ports "I2C0_EEPROM_SCL"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L1P_66
set_property IOSTANDARD  LVCMOSxx [get_ports "I2C0_EEPROM_SCL"] ;# Bank  66 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L1P_66
set_property PACKAGE_PIN R1       [get_ports "PMOD1_P7"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L42N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD1_P7"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L42N_65
set_property PACKAGE_PIN T3       [get_ports "SYSMON_ALERT"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L35N_SMBALERT_65
set_property IOSTANDARD  LVCMOSxx [get_ports "SYSMON_ALERT"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L35N_SMBALERT_65
set_property PACKAGE_PIN P6       [get_ports "PMOD2_P6"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L28N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD2_P6"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L28N_65
set_property PACKAGE_PIN P1       [get_ports "PMOD1_P8"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L42P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD1_P8"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L42P_65
set_property PACKAGE_PIN R3       [get_ports "PMOD0_P2"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L35P_PERSTN0_B_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD0_P2"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L35P_PERSTN0_B_65
set_property PACKAGE_PIN N6       [get_ports "PMOD2_P7"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L28P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD2_P7"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L28P_65
set_property PACKAGE_PIN P2       [get_ports "PMOD1_P5"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L41N_OSPI_ECC_FAIL_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD1_P5"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L41N_OSPI_ECC_FAIL_65
set_property PACKAGE_PIN W1       [get_ports "SYSMON_SCL"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L34N_I2C_SCLK_65
set_property IOSTANDARD  LVCMOSxx [get_ports "SYSMON_SCL"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L34N_I2C_SCLK_65
set_property PACKAGE_PIN AA1      [get_ports "PMOD2_P4"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L27N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD2_P4"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L27N_65
set_property PACKAGE_PIN P3       [get_ports "PMOD1_P6"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L41P_OSPI_RST_B_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD1_P6"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L41P_OSPI_RST_B_65
set_property PACKAGE_PIN V1       [get_ports "SYSMON_SDA"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L34P_I2C_SDA_65
set_property IOSTANDARD  LVCMOSxx [get_ports "SYSMON_SDA"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L34P_I2C_SDA_65
set_property PACKAGE_PIN Y1       [get_ports "PMOD2_P5"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L27P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD2_P5"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L27P_65
set_property PACKAGE_PIN P4       [get_ports "PMOD1_P3"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L40N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD1_P3"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L40N_65
set_property PACKAGE_PIN T4       [get_ports "PMOD3_P8"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L33N_CSI_B_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD3_P8"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L33N_CSI_B_65
set_property PACKAGE_PIN V2       [get_ports "PMOD2_P2"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L26N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD2_P2"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L26N_65
set_property PACKAGE_PIN P5       [get_ports "PMOD1_P4"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L40P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD1_P4"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L40P_65
set_property PACKAGE_PIN R4       [get_ports "PMOD0_P1"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L33P_FCS1_B_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD0_P1"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L33P_FCS1_B_65
set_property PACKAGE_PIN U2       [get_ports "PMOD2_P3"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L26P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD2_P3"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L26P_65
set_property PACKAGE_PIN U1       [get_ports "PMOD1_P1"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L39N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD1_P1"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L39N_65
set_property PACKAGE_PIN AB1      [get_ports "PMOD3_P6"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L32N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD3_P6"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L32N_65
set_property PACKAGE_PIN AB3      [get_ports "CLICK2_SCL"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L25N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_SCL"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L25N_65
set_property PACKAGE_PIN T1       [get_ports "PMOD1_P2"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L39P_D04_OSPID00_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD1_P2"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L39P_D04_OSPID00_65
set_property PACKAGE_PIN AB2      [get_ports "PMOD3_P7"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L32P_BUSY_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD3_P7"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L32P_BUSY_65
set_property PACKAGE_PIN AA3      [get_ports "PMOD2_P1"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L25P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD2_P1"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L25P_65
set_property PACKAGE_PIN T6       [get_ports "PMOD0_P7"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L38N_D06_OSPID02_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD0_P7"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L38N_D06_OSPID02_65
set_property PACKAGE_PIN AA2      [get_ports "PMOD3_P4"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L31N_D05_OSPID01_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD3_P4"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L31N_D05_OSPID01_65
set_property PACKAGE_PIN U5       [get_ports "CLICK2_TX"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L24N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_TX"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L24N_65
set_property PACKAGE_PIN R6       [get_ports "PMOD0_P8"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L38P_OSPI_DS_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD0_P8"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L38P_OSPI_DS_65
set_property PACKAGE_PIN Y3       [get_ports "PMOD3_P5"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L31P_D07_OSPID03_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD3_P5"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L31P_D07_OSPID03_65
set_property PACKAGE_PIN U6       [get_ports "CLICK2_SDA"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L24P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_SDA"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L24P_65
set_property PACKAGE_PIN U3       [get_ports "PMOD0_P5"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L37N_D09_OSPID05_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD0_P5"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L37N_D09_OSPID05_65
set_property PACKAGE_PIN AD1      [get_ports "PMOD3_P2"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L30N_D08_OSPID04_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD3_P2"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L30N_D08_OSPID04_65
set_property PACKAGE_PIN AD3      [get_ports "CLICK2_INT"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L23N_HDGC_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_INT"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L23N_HDGC_65
set_property PACKAGE_PIN U4       [get_ports "PMOD0_P6"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L37P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD0_P6"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L37P_65
set_property PACKAGE_PIN AC1      [get_ports "PMOD3_P3"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L30P_D10_OSPID06_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD3_P3"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L30P_D10_OSPID06_65
set_property PACKAGE_PIN AC3      [get_ports "CLICK2_RX"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L23P_HDGC_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_RX"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L23P_HDGC_65
set_property PACKAGE_PIN W3       [get_ports "PMOD0_P3"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L36N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD0_P3"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L36N_65
set_property PACKAGE_PIN V5       [get_ports "PMOD2_P8"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L29N_D11_OSPID07_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD2_P8"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L29N_D11_OSPID07_65
set_property PACKAGE_PIN AE2      [get_ports "N21159347"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L22N_HDGC_EMCCLK_65
set_property IOSTANDARD  LVCMOSxx [get_ports "N21159347"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L22N_HDGC_EMCCLK_65
set_property PACKAGE_PIN V3       [get_ports "PMOD0_P4"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L36P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD0_P4"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L36P_65
set_property PACKAGE_PIN V6       [get_ports "PMOD3_P1"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L29P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "PMOD3_P1"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L29P_65
set_property PACKAGE_PIN AD2      [get_ports "CLICK2_PWM"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L22P_HDGC_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_PWM"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L22P_HDGC_65
set_property PACKAGE_PIN W4       [get_ports "CLICK2_MISO"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L21N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_MISO"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L21N_65
set_property PACKAGE_PIN AE3      [get_ports "CLICK1_RST"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L14N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_RST"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L14N_65
set_property PACKAGE_PIN AD9      [get_ports "MII_TX_CTL"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L7N_HDGC_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_TX_CTL"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L7N_HDGC_65
set_property PACKAGE_PIN V4       [get_ports "CLICK2_MOSI"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L21P_D12_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_MOSI"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L21P_D12_65
set_property PACKAGE_PIN AE4      [get_ports "CLICK1_CS"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L14P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_CS"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L14P_65
set_property PACKAGE_PIN AC9      [get_ports "MII_TX_CLK"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L7P_HDGC_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_TX_CLK"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L7P_HDGC_65
set_property PACKAGE_PIN AA4      [get_ports "CLICK2_CS"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L20N_D13_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_CS"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L20N_D13_65
set_property PACKAGE_PIN AD4      [get_ports "SCU35_UARTD_RXD"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L13N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "SCU35_UARTD_RXD"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L13N_65
set_property PACKAGE_PIN AE11     [get_ports "MII_RX_CTL"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L6N_HDGC_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_RX_CTL"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L6N_HDGC_65
set_property PACKAGE_PIN Y4       [get_ports "CLICK2_SCK"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L20P_D15_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_SCK"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L20P_D15_65
set_property PACKAGE_PIN AC4      [get_ports "SCU35_UARTD_TXD"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L13P_D14_65
set_property IOSTANDARD  LVCMOSxx [get_ports "SCU35_UARTD_TXD"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L13P_D14_65
set_property PACKAGE_PIN AE12     [get_ports "MII_RX_CLK"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L6P_HDGC_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_RX_CLK"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L6P_HDGC_65
set_property PACKAGE_PIN W7       [get_ports "CLICK1_SCL"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L19N_D17_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_SCL"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L19N_D17_65
set_property PACKAGE_PIN AB4      [get_ports "SCU35_UARTC_RXD"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L12N_D16_65
set_property IOSTANDARD  LVCMOSxx [get_ports "SCU35_UARTC_RXD"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L12N_D16_65
set_property PACKAGE_PIN AE7      [get_ports "MII_RXD3"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L5N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_RXD3"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L5N_65
set_property PACKAGE_PIN V7       [get_ports "CLICK2_RST"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L19P_D19_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK2_RST"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L19P_D19_65
set_property PACKAGE_PIN AB5      [get_ports "SCU35_UARTC_TXD"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L12P_D18_65
set_property IOSTANDARD  LVCMOSxx [get_ports "SCU35_UARTC_TXD"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L12P_D18_65
set_property PACKAGE_PIN AE8      [get_ports "ENET_RX_ER_GPIO"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L5P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "ENET_RX_ER_GPIO"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L5P_65
set_property PACKAGE_PIN AA5      [get_ports "CLICK1_TX"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L18N_D21_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_TX"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L18N_D21_65
set_property PACKAGE_PIN AC6      [get_ports "SCU35_UARTB_RXD"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L11N_D20_65
set_property IOSTANDARD  LVCMOSxx [get_ports "SCU35_UARTB_RXD"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L11N_D20_65
set_property PACKAGE_PIN AE5      [get_ports "MII_RXD1"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L4N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_RXD1"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L4N_65
set_property PACKAGE_PIN AA6      [get_ports "CLICK1_SDA"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L18P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_SDA"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L18P_65
set_property PACKAGE_PIN AB6      [get_ports "SCU35_UARTB_TXD"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L11P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "SCU35_UARTB_TXD"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L11P_65
set_property PACKAGE_PIN AE6      [get_ports "MII_RXD2"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L4P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_RXD2"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L4P_65
set_property PACKAGE_PIN AA7      [get_ports "CLICK1_INT"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L17N_D23_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_INT"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L17N_D23_65
set_property PACKAGE_PIN Y6       [get_ports "MII_TX_ER"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L10N_D22_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_TX_ER"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L10N_D22_65
set_property PACKAGE_PIN AD6      [get_ports "ENET_CRS"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L3N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "ENET_CRS"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L3N_65
set_property PACKAGE_PIN Y7       [get_ports "CLICK1_RX"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L17P_D25_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_RX"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L17P_D25_65
set_property PACKAGE_PIN W6       [get_ports "MII_TRNSVR_INTR_B"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L10P_D24_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_TRNSVR_INTR_B"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L10P_D24_65
set_property PACKAGE_PIN AD7      [get_ports "MII_RXD0"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L3P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_RXD0"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L3P_65
set_property PACKAGE_PIN AB8      [get_ports "CLICK1_MOSI"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L16N_D27_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_MOSI"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L16N_D27_65
set_property PACKAGE_PIN AC7      [get_ports "MII_TXD1"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L9N_D26_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_TXD1"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L9N_D26_65
set_property PACKAGE_PIN AE9      [get_ports "MII_TRNSVR_RST_B"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L2N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_TRNSVR_RST_B"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L2N_65
set_property PACKAGE_PIN AA8      [get_ports "CLICK1_PWM"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L16P_D29_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_PWM"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L16P_D29_65
set_property PACKAGE_PIN AB7      [get_ports "MII_TXD0"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L9P_D28_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_TXD0"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L9P_D28_65
set_property PACKAGE_PIN AE10     [get_ports "ENET_COL_GPIO"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L2P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "ENET_COL_GPIO"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L2P_65
set_property PACKAGE_PIN V8       [get_ports "CLICK1_SCK"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L15N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_SCK"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L15N_65
set_property PACKAGE_PIN Y9       [get_ports "MII_TXD3"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L8N_D30_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_TXD3"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L8N_D30_65
set_property PACKAGE_PIN AB9      [get_ports "MII_MDIO_CLK"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L1N_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_MDIO_CLK"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L1N_65
set_property PACKAGE_PIN V9       [get_ports "CLICK1_MISO"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L15P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "CLICK1_MISO"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L15P_65
set_property PACKAGE_PIN W9       [get_ports "MII_TXD2"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L8P_D31_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_TXD2"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L8P_D31_65
set_property PACKAGE_PIN AA9      [get_ports "MII_MDIO_DATA"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L1P_65
set_property IOSTANDARD  LVCMOSxx [get_ports "MII_MDIO_DATA"] ;# Bank  65 VCCO - VR_VCCO_65_66_67_68_3V3 - IO_L1P_65
