v 20130925 2
C 8300 7000 1 0 0 noverlap.sym
{
T 8600 7300 5 10 1 1 0 4 1
refdes=D
}
C 7500 7000 1 0 0 not.sym
{
T 7850 7300 5 10 1 1 0 4 1
refdes=I2
}
C 6700 7000 1 0 0 not.sym
{
T 7050 7300 5 10 1 1 0 4 1
refdes=I1
}
N 7100 7000 8700 7000 4
N 8700 7600 7100 7600 4
N 9000 7400 9300 7400 4
{
T 9050 7450 5 10 1 1 0 0 1
netname=Q
}
N 9000 7200 9300 7200 4
{
T 9175 7175 5 10 1 1 0 5 1
netname=Q#
}
C 9300 7400 1 0 0 capacitor.sym
{
T 9500 8100 5 10 0 0 0 0 1
device=CAPACITOR
T 9200 7700 5 10 1 1 0 0 1
refdes=C1
T 9500 8300 5 10 0 0 0 0 1
symversion=0.1
T 9700 7700 5 10 1 1 0 0 1
value=3n3
}
C 9300 6800 1 0 0 capacitor.sym
{
T 9500 7500 5 10 0 0 0 0 1
device=CAPACITOR
T 9200 6800 5 10 1 1 0 0 1
refdes=C2
T 9500 7700 5 10 0 0 0 0 1
symversion=0.1
T 9400 6600 5 10 1 1 0 0 1
value=3n3
}
N 9300 7000 9300 7200 4
N 9300 7400 9300 7600 4
N 9800 7600 9800 7000 4
C 6400 6000 1 0 0 vpulse-1.sym
{
T 6900 6150 5 10 1 1 0 0 1
refdes=Vd
T 7100 6850 5 10 0 0 0 0 1
device=vpulse
T 7100 7050 5 10 0 0 0 0 1
footprint=none
T 6800 5950 5 10 1 1 0 0 1
value=pulse 0 3.3 10u 10n 10n 10u 20u
}
C 10000 6000 1 0 0 vdc-1.sym
{
T 10700 6650 5 10 1 1 0 0 1
refdes=V
T 10700 6850 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 10700 7050 5 10 0 0 0 0 1
footprint=none
T 10700 6450 5 10 1 1 0 0 1
value=DC 3.3V
}
N 6700 7200 6700 7300 4
{
T 6550 7200 5 10 1 1 0 0 1
netname=D
}
C 7700 7600 1 0 0 vdd-1.sym
C 10100 7200 1 0 0 vdd-1.sym
C 10200 5700 1 0 0 gnd-1.sym
C 6600 5700 1 0 0 gnd-1.sym
C 7800 6700 1 0 0 gnd-1.sym
C 9700 6700 1 0 0 gnd-1.sym
