--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 30 -s 2
-n 3 -fastpaths -xml Pico_Toplevel.twx Pico_Toplevel.ncd -o Pico_Toplevel.twr
Pico_Toplevel.pcf

Design file:              Pico_Toplevel.ncd
Physical constraint file: Pico_Toplevel.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.09 2013-03-26)
Report level:             verbose report, limited to 30 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y1.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y0.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y4.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y7.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y3.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y2.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y6.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y5.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.507ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.493ns (669.792MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Location pin: GTXE2_COMMON_X0Y0.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.507ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.493ns (669.792MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Location pin: GTXE2_COMMON_X0Y1.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 2;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2975 paths analyzed, 2725 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.714ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (SLICE_X144Y197.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      0.712ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y190.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5
    SLICE_X144Y197.AX    net (fanout=5)        0.467   PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X144Y197.CLK   Tdick                 0.022   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.712ns (0.245ns logic, 0.467ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3 (SLICE_X141Y234.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y198.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X140Y235.C2    net (fanout=157)      3.517   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
    SLICE_X140Y235.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_01
    SLICE_X141Y234.SR    net (fanout=1)        0.426   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_0
    SLICE_X141Y234.CLK   Tsrck                 0.304   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.513ns (0.570ns logic, 3.943ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.200ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y237.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2
    SLICE_X140Y235.C6    net (fanout=2)        0.204   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2
    SLICE_X140Y235.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_01
    SLICE_X141Y234.SR    net (fanout=1)        0.426   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_0
    SLICE_X141Y234.CLK   Tsrck                 0.304   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.570ns logic, 0.630ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1 (SLICE_X141Y234.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y198.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X140Y235.C2    net (fanout=157)      3.517   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
    SLICE_X140Y235.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_01
    SLICE_X141Y234.SR    net (fanout=1)        0.426   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_0
    SLICE_X141Y234.CLK   Tsrck                 0.304   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.513ns (0.570ns logic, 3.943ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.200ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y237.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2
    SLICE_X140Y235.C6    net (fanout=2)        0.204   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2
    SLICE_X140Y235.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_01
    SLICE_X141Y234.SR    net (fanout=1)        0.426   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_0
    SLICE_X141Y234.CLK   Tsrck                 0.304   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.570ns logic, 0.630ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_5 (SLICE_X142Y155.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.096ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y155.BQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_5
    SLICE_X142Y155.C6    net (fanout=1)        0.055   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2<5>
    SLICE_X142Y155.CLK   Tah         (-Th)     0.059   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<118>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/Mmux_index[3]_GND_45_o_wide_mux_79_OUT141
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.096ns (0.041ns logic, 0.055ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_4 (SLICE_X142Y194.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1_4 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1_4 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y194.AQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1_4
    SLICE_X142Y194.A5    net (fanout=1)        0.081   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1<4>
    SLICE_X142Y194.CLK   Tah         (-Th)     0.066   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1<4>_rt
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_4
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.034ns logic, 0.081ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_7 (SLICE_X142Y194.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1_7 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1_7 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y194.DQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1_7
    SLICE_X142Y194.D5    net (fanout=1)        0.082   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1<7>
    SLICE_X142Y194.CLK   Tah         (-Th)     0.066   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg1<7>_rt
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/do_reg2_7
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.034ns logic, 0.082ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y1.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y0.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y4.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Location pin: GTXE2_COMMON_X0Y0.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y7.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y3.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y2.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y6.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Location pin: GTXE2_COMMON_X0Y1.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y5.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9761 paths analyzed, 3553 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (1.329 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO2 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y1.RXCHBONDI2 net (fanout=7)        2.563   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><2>
    GTXE2_CHANNEL_X0Y1.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.768ns (1.205ns logic, 2.563ns route)
                                                                (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y2.RXCHBONDI0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (1.333 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO0 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y2.RXCHBONDI0 net (fanout=7)        2.371   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><0>
    GTXE2_CHANNEL_X0Y2.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.576ns (1.205ns logic, 2.371ns route)
                                                                (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (SLICE_X141Y209.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pl_ltssm_state_q_0 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.149 - 1.298)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pl_ltssm_state_q_0 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y159.AQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pl_ltssm_state_q<3>
                                                       PicoFramework/core/gt_top_i/pl_ltssm_state_q_0
    SLICE_X135Y164.D1    net (fanout=1)        0.780   PicoFramework/core/gt_top_i/pl_ltssm_state_q<0>
    SLICE_X135Y164.D     Tilo                  0.043   PicoFramework/app/PIO_EP/HdrAligner/hdr_33_BRB2
                                                       PicoFramework/core/gt_top_i/plm_in_l0<5>1
    SLICE_X141Y207.D6    net (fanout=16)       1.642   PicoFramework/core/gt_top_i/plm_in_l0
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (0.649ns logic, 2.807ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.136ns (1.149 - 1.285)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y171.DMUX  Tshcko                0.321   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rate_idle_reg1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2
    SLICE_X139Y177.B5    net (fanout=4)        0.511   PicoFramework/core/gt_top_i/rst_idle_reg2_1
    SLICE_X139Y177.B     Tilo                  0.043   PicoFramework/core/gt_top_i/rst_idle_reg2
                                                       PicoFramework/core/gt_top_i/phy_rdy_n_int_SW0
    SLICE_X139Y177.A4    net (fanout=2)        0.238   PicoFramework/core/N194
    SLICE_X139Y177.A     Tilo                  0.043   PicoFramework/core/gt_top_i/rst_idle_reg2
                                                       PicoFramework/core/gt_top_i/phy_rdy_n_int
    SLICE_X141Y207.D5    net (fanout=134)      1.439   PicoFramework/core/phy_rdy_n
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (0.754ns logic, 2.573ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 2)
  Clock Path Skew:      -0.140ns (1.149 - 1.289)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y181.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/rate_idle_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X139Y177.A2    net (fanout=5)        0.803   PicoFramework/core/rst_idle_reg2
    SLICE_X139Y177.A     Tilo                  0.043   PicoFramework/core/gt_top_i/rst_idle_reg2
                                                       PicoFramework/core/gt_top_i/phy_rdy_n_int
    SLICE_X141Y207.D5    net (fanout=134)      1.439   PicoFramework/core/phy_rdy_n
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.677ns logic, 2.627ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pl_ltssm_state_q_1 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.247ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.149 - 1.298)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pl_ltssm_state_q_1 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y159.BQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pl_ltssm_state_q<3>
                                                       PicoFramework/core/gt_top_i/pl_ltssm_state_q_1
    SLICE_X135Y164.D2    net (fanout=1)        0.571   PicoFramework/core/gt_top_i/pl_ltssm_state_q<1>
    SLICE_X135Y164.D     Tilo                  0.043   PicoFramework/app/PIO_EP/HdrAligner/hdr_33_BRB2
                                                       PicoFramework/core/gt_top_i/plm_in_l0<5>1
    SLICE_X141Y207.D6    net (fanout=16)       1.642   PicoFramework/core/gt_top_i/plm_in_l0
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.247ns (0.649ns logic, 2.598ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pl_ltssm_state_q_4 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.241ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.149 - 1.298)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pl_ltssm_state_q_4 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y159.AMUX  Tshcko                0.316   PicoFramework/core/gt_top_i/pl_ltssm_state_q<3>
                                                       PicoFramework/core/gt_top_i/pl_ltssm_state_q_4
    SLICE_X135Y164.D4    net (fanout=1)        0.508   PicoFramework/core/gt_top_i/pl_ltssm_state_q<4>
    SLICE_X135Y164.D     Tilo                  0.043   PicoFramework/app/PIO_EP/HdrAligner/hdr_33_BRB2
                                                       PicoFramework/core/gt_top_i/plm_in_l0<5>1
    SLICE_X141Y207.D6    net (fanout=16)       1.642   PicoFramework/core/gt_top_i/plm_in_l0
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (0.706ns logic, 2.535ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.136ns (1.149 - 1.285)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y171.CMUX  Tshcko                0.317   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rate_idle_reg1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2
    SLICE_X139Y177.B6    net (fanout=4)        0.424   PicoFramework/core/gt_top_i/rst_idle_reg2_0
    SLICE_X139Y177.B     Tilo                  0.043   PicoFramework/core/gt_top_i/rst_idle_reg2
                                                       PicoFramework/core/gt_top_i/phy_rdy_n_int_SW0
    SLICE_X139Y177.A4    net (fanout=2)        0.238   PicoFramework/core/N194
    SLICE_X139Y177.A     Tilo                  0.043   PicoFramework/core/gt_top_i/rst_idle_reg2
                                                       PicoFramework/core/gt_top_i/phy_rdy_n_int
    SLICE_X141Y207.D5    net (fanout=134)      1.439   PicoFramework/core/phy_rdy_n
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (0.750ns logic, 2.486ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pl_ltssm_state_q_3 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.164ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.149 - 1.298)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pl_ltssm_state_q_3 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y159.DQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pl_ltssm_state_q<3>
                                                       PicoFramework/core/gt_top_i/pl_ltssm_state_q_3
    SLICE_X135Y164.D3    net (fanout=1)        0.488   PicoFramework/core/gt_top_i/pl_ltssm_state_q<3>
    SLICE_X135Y164.D     Tilo                  0.043   PicoFramework/app/PIO_EP/HdrAligner/hdr_33_BRB2
                                                       PicoFramework/core/gt_top_i/plm_in_l0<5>1
    SLICE_X141Y207.D6    net (fanout=16)       1.642   PicoFramework/core/gt_top_i/plm_in_l0
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (0.649ns logic, 2.515ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pl_ltssm_state_q_5 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.149 - 1.298)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pl_ltssm_state_q_5 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y159.BMUX  Tshcko                0.319   PicoFramework/core/gt_top_i/pl_ltssm_state_q<3>
                                                       PicoFramework/core/gt_top_i/pl_ltssm_state_q_5
    SLICE_X135Y164.D6    net (fanout=1)        0.422   PicoFramework/core/gt_top_i/pl_ltssm_state_q<5>
    SLICE_X135Y164.D     Tilo                  0.043   PicoFramework/app/PIO_EP/HdrAligner/hdr_33_BRB2
                                                       PicoFramework/core/gt_top_i/plm_in_l0<5>1
    SLICE_X141Y207.D6    net (fanout=16)       1.642   PicoFramework/core/gt_top_i/plm_in_l0
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.709ns logic, 2.449ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (1.149 - 1.284)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y177.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/rst_idle_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2
    SLICE_X139Y177.B4    net (fanout=4)        0.359   PicoFramework/core/gt_top_i/rst_idle_reg2
    SLICE_X139Y177.B     Tilo                  0.043   PicoFramework/core/gt_top_i/rst_idle_reg2
                                                       PicoFramework/core/gt_top_i/phy_rdy_n_int_SW0
    SLICE_X139Y177.A4    net (fanout=2)        0.238   PicoFramework/core/N194
    SLICE_X139Y177.A     Tilo                  0.043   PicoFramework/core/gt_top_i/rst_idle_reg2
                                                       PicoFramework/core/gt_top_i/phy_rdy_n_int
    SLICE_X141Y207.D5    net (fanout=134)      1.439   PicoFramework/core/phy_rdy_n
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.077ns (0.656ns logic, 2.421ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pl_ltssm_state_q_2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.047ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.149 - 1.298)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pl_ltssm_state_q_2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y159.CQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pl_ltssm_state_q<3>
                                                       PicoFramework/core/gt_top_i/pl_ltssm_state_q_2
    SLICE_X135Y164.D5    net (fanout=1)        0.371   PicoFramework/core/gt_top_i/pl_ltssm_state_q<2>
    SLICE_X135Y164.D     Tilo                  0.043   PicoFramework/app/PIO_EP/HdrAligner/hdr_33_BRB2
                                                       PicoFramework/core/gt_top_i/plm_in_l0<5>1
    SLICE_X141Y207.D6    net (fanout=16)       1.642   PicoFramework/core/gt_top_i/plm_in_l0
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.047ns (0.649ns logic, 2.398ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.055ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (1.149 - 1.282)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y176.BQ    Tcko                  0.259   PicoFramework/core/rst_idle_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2
    SLICE_X139Y177.A1    net (fanout=5)        0.582   PicoFramework/core/rst_idle_reg2_1
    SLICE_X139Y177.A     Tilo                  0.043   PicoFramework/core/gt_top_i/rst_idle_reg2
                                                       PicoFramework/core/gt_top_i/phy_rdy_n_int
    SLICE_X141Y207.D5    net (fanout=134)      1.439   PicoFramework/core/phy_rdy_n
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (0.649ns logic, 2.406ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (1.149 - 1.282)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y176.DQ    Tcko                  0.259   PicoFramework/core/rst_idle_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2
    SLICE_X139Y177.A3    net (fanout=5)        0.542   PicoFramework/core/rst_idle_reg2_3
    SLICE_X139Y177.A     Tilo                  0.043   PicoFramework/core/gt_top_i/rst_idle_reg2
                                                       PicoFramework/core/gt_top_i/phy_rdy_n_int
    SLICE_X141Y207.D5    net (fanout=134)      1.439   PicoFramework/core/phy_rdy_n
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (0.649ns logic, 2.366ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rst_idle_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.869ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (1.149 - 1.282)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rst_idle_reg2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y176.CQ    Tcko                  0.259   PicoFramework/core/rst_idle_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rst_idle_reg2
    SLICE_X139Y177.A6    net (fanout=5)        0.396   PicoFramework/core/rst_idle_reg2_2
    SLICE_X139Y177.A     Tilo                  0.043   PicoFramework/core/gt_top_i/rst_idle_reg2
                                                       PicoFramework/core/gt_top_i/phy_rdy_n_int
    SLICE_X141Y207.D5    net (fanout=134)      1.439   PicoFramework/core/phy_rdy_n
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (0.649ns logic, 2.220ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.823ns (Levels of Logic = 2)
  Clock Path Skew:      -0.133ns (1.149 - 1.282)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2 to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y176.AQ    Tcko                  0.259   PicoFramework/core/rst_idle_reg2_3
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2
    SLICE_X139Y177.A5    net (fanout=5)        0.350   PicoFramework/core/rst_idle_reg2_0
    SLICE_X139Y177.A     Tilo                  0.043   PicoFramework/core/gt_top_i/rst_idle_reg2
                                                       PicoFramework/core/gt_top_i/phy_rdy_n_int
    SLICE_X141Y207.D5    net (fanout=134)      1.439   PicoFramework/core/phy_rdy_n
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.823ns (0.649ns logic, 2.174ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Destination:          PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.105 - 0.131)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q to PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y207.AQ    Tcko                  0.223   PicoFramework/core/pipe_tx0_elec_idle_gt
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    SLICE_X141Y207.D4    net (fanout=4)        0.438   PicoFramework/core/pipe_rx0_valid_gt
    SLICE_X141Y207.D     Tilo                  0.043   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X141Y209.SR    net (fanout=1)        0.385   PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X141Y209.CLK   Tsrck                 0.304   PicoFramework/core/pipe_rx0_status_gt<2>
                                                       PicoFramework/core/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.570ns logic, 0.823ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg2_2 (SLICE_X144Y195.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.214ns (0.792 - 0.578)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y202.CQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_2
    SLICE_X144Y195.CX    net (fanout=1)        0.169   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1<2>
    SLICE_X144Y195.CLK   Tckdi       (-Th)     0.041   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg2<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg2_2
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.059ns logic, 0.169ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg2_3 (SLICE_X144Y195.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.214ns (0.792 - 0.578)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y202.DQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1_3
    SLICE_X144Y195.DX    net (fanout=1)        0.171   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg1<3>
    SLICE_X144Y195.CLK   Tckdi       (-Th)     0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg2<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/cplllock_reg2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.057ns logic, 0.171ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg2_0 (SLICE_X144Y199.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg1_0 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (0.793 - 0.577)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg1_0 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y204.AQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg1_0
    SLICE_X144Y199.AX    net (fanout=1)        0.172   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg1<0>
    SLICE_X144Y199.CLK   Tckdi       (-Th)     0.040   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg2<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.232ns (0.060ns logic, 0.172ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y2.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y2.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y2.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y2.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y6.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y5.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 832 paths analyzed, 768 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y30.DIBDI25), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_61 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.648 - 0.618)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_61 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X117Y153.BQ       Tcko                  0.223   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<63>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_61
    RAMB36_X4Y30.DIBDI25    net (fanout=1)        1.191   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<61>
    RAMB36_X4Y30.CLKBWRCLKU Trdck_DIB             0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.957ns (0.766ns logic, 1.191ns route)
                                                          (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y31.DIBDI21), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_21 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.647 - 0.617)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_21 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X121Y156.BMUX     Tshcko                0.284   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<3>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_21
    RAMB36_X4Y31.DIBDI21    net (fanout=1)        1.129   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<21>
    RAMB36_X4Y31.CLKBWRCLKU Trdck_DIB             0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.956ns (0.827ns logic, 1.129ns route)
                                                          (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y34.DIBDI15), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_15 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.960ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.636 - 0.600)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_15 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X120Y173.DQ       Tcko                  0.259   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<15>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_15
    RAMB36_X4Y34.DIBDI15    net (fanout=1)        1.158   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<15>
    RAMB36_X4Y34.CLKBWRCLKU Trdck_DIB             0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.960ns (0.802ns logic, 1.158ns route)
                                                          (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMTXRDATA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_17 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.034ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.365 - 0.333)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_17 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X123Y155.BQ      Tcko                  0.100   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<19>
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_17
    PCIE_X0Y0.MIMTXRDATA17 net (fanout=1)        0.439   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<17>
    PCIE_X0Y0.USERCLK      Tpcickd_TXRAM(-Th)     0.505   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.034ns (-0.405ns logic, 0.439ns route)
                                                         (-1191.2% logic, 1291.2% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y30.DIBDI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_39 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.124ns (0.695 - 0.571)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_39 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X117Y153.DMUX     Tshcko                0.227   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<63>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_39
    RAMB36_X4Y30.DIBDI3     net (fanout=1)        0.434   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<39>
    RAMB36_X4Y30.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.134ns (-0.300ns logic, 0.434ns route)
                                                          (-223.9% logic, 323.9% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMTXRDATA59), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_59 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.365 - 0.307)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_59 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X119Y151.DQ      Tcko                  0.100   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<59>
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_59
    PCIE_X0Y0.MIMTXRDATA59 net (fanout=1)        0.489   PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<59>
    PCIE_X0Y0.USERCLK      Tpcickd_TXRAM(-Th)     0.515   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.074ns (-0.415ns logic, 0.489ns route)
                                                         (-560.8% logic, 660.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 2.000ns (500.000MHz) (Tpciper_USERCLK(Fuserclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Location pin: PCIE_X0Y0.USERCLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y34.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y34.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y34.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y34.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y33.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y33.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y33.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y33.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y31.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y31.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y31.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y31.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y30.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y30.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y30.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y30.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.591ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Logical resource: PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: PicoFramework/ext_clk.pipe_clock_i/userclk1
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<63>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_36/CK
  Location pin: SLICE_X117Y153.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<63>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_37/CK
  Location pin: SLICE_X117Y153.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<63>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_38/CK
  Location pin: SLICE_X117Y153.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<63>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_39/CK
  Location pin: SLICE_X117Y153.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<7>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_64/CK
  Location pin: SLICE_X117Y155.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<7>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_65/CK
  Location pin: SLICE_X117Y155.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<7>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_66/CK
  Location pin: SLICE_X117Y155.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<7>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_67/CK
  Location pin: SLICE_X117Y155.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<67>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_64/CK
  Location pin: SLICE_X117Y167.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<67>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_65/CK
  Location pin: SLICE_X117Y167.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<67>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_66/CK
  Location pin: SLICE_X117Y167.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<67>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_67/CK
  Location pin: SLICE_X117Y167.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 
2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 174636 paths analyzed, 49761 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_to_mem_0/downsizer/m_axi_rdata_q_136 (SLICE_X102Y169.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/rst_q3 (FF)
  Destination:          UserWrapper/stream_to_mem_0/downsizer/m_axi_rdata_q_136 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 0)
  Clock Path Skew:      -0.189ns (1.098 - 1.287)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/rst_q3 to UserWrapper/stream_to_mem_0/downsizer/m_axi_rdata_q_136
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y242.AQ    Tcko                  0.223   s_rst
                                                       PicoFramework/app/PIO_EP/rst_q3
    SLICE_X102Y169.SR    net (fanout=172)      3.235   s_rst
    SLICE_X102Y169.CLK   Tsrck                 0.281   UserWrapper/stream_to_mem_0/m_axi_rdata_q_135
                                                       UserWrapper/stream_to_mem_0/downsizer/m_axi_rdata_q_136
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (0.504ns logic, 3.235ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_to_mem_0/downsizer/m_axi_rdata_q_132 (SLICE_X102Y169.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/rst_q3 (FF)
  Destination:          UserWrapper/stream_to_mem_0/downsizer/m_axi_rdata_q_132 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 0)
  Clock Path Skew:      -0.189ns (1.098 - 1.287)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/rst_q3 to UserWrapper/stream_to_mem_0/downsizer/m_axi_rdata_q_132
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y242.AQ    Tcko                  0.223   s_rst
                                                       PicoFramework/app/PIO_EP/rst_q3
    SLICE_X102Y169.SR    net (fanout=172)      3.235   s_rst
    SLICE_X102Y169.CLK   Tsrck                 0.281   UserWrapper/stream_to_mem_0/m_axi_rdata_q_135
                                                       UserWrapper/stream_to_mem_0/downsizer/m_axi_rdata_q_132
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (0.504ns logic, 3.235ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_to_mem_0/downsizer/m_axi_rdata_q_137 (SLICE_X102Y169.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/rst_q3 (FF)
  Destination:          UserWrapper/stream_to_mem_0/downsizer/m_axi_rdata_q_137 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 0)
  Clock Path Skew:      -0.189ns (1.098 - 1.287)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/rst_q3 to UserWrapper/stream_to_mem_0/downsizer/m_axi_rdata_q_137
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y242.AQ    Tcko                  0.223   s_rst
                                                       PicoFramework/app/PIO_EP/rst_q3
    SLICE_X102Y169.SR    net (fanout=172)      3.235   s_rst
    SLICE_X102Y169.CLK   Tsrck                 0.281   UserWrapper/stream_to_mem_0/m_axi_rdata_q_135
                                                       UserWrapper/stream_to_mem_0/downsizer/m_axi_rdata_q_137
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (0.504ns logic, 3.235ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_in[1].gen_stream_in/s0_fifo/fifo2 (RAMB36_X3Y43.DIBDI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/stream_in[1].gen_stream_in/s0_fifo_din_104 (FF)
  Destination:          UserWrapper/stream_in[1].gen_stream_in/s0_fifo/fifo2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.217ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.770 - 0.553)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/stream_in[1].gen_stream_in/s0_fifo_din_104 to UserWrapper/stream_in[1].gen_stream_in/s0_fifo/fifo2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X100Y199.AMUX     Tshcko                0.129   UserWrapper/stream_in[1].gen_stream_in/s0_fifo_din<103>
                                                          UserWrapper/stream_in[1].gen_stream_in/s0_fifo_din_104
    RAMB36_X3Y43.DIBDI8     net (fanout=2)        0.384   UserWrapper/stream_in[1].gen_stream_in/s0_fifo_din<104>
    RAMB36_X3Y43.CLKBWRCLKL Trckd_DIB   (-Th)     0.296   UserWrapper/stream_in[1].gen_stream_in/s0_fifo/fifo2
                                                          UserWrapper/stream_in[1].gen_stream_in/s0_fifo/fifo2
    ----------------------------------------------------  ---------------------------
    Total                                         0.217ns (-0.167ns logic, 0.384ns route)
                                                          (-77.0% logic, 177.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi (RAMB18_X4Y85.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/PIO_EP/seq_push_addr_wr_data_4 (FF)
  Destination:          PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.123ns (0.690 - 0.567)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/seq_push_addr_wr_data_4 to PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X119Y214.AQ      Tcko                  0.178   PicoFramework/app/PIO_EP/seq_push_addr_wr_data<7>
                                                         PicoFramework/app/PIO_EP/seq_push_addr_wr_data_4
    RAMB18_X4Y85.DIADI4    net (fanout=3)        0.227   PicoFramework/app/PIO_EP/seq_push_addr_wr_data<4>
    RAMB18_X4Y85.CLKARDCLK Trckd_DIA   (-Th)     0.282   PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi
                                                         PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi
    ---------------------------------------------------  ---------------------------
    Total                                        0.123ns (-0.104ns logic, 0.227ns route)
                                                         (-84.6% logic, 184.6% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/app/PIO_EP/Mram_istream_desc_table1 (RAMB36_X5Y43.DIBDI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/PIO_EP/isd_wr_desc_38 (FF)
  Destination:          PicoFramework/app/PIO_EP/Mram_istream_desc_table1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.041ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.102 - 0.061)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/PIO_EP/isd_wr_desc_38 to PicoFramework/app/PIO_EP/Mram_istream_desc_table1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X133Y215.CQ       Tcko                  0.100   PicoFramework/app/PIO_EP/isd_wr_desc<39>
                                                          PicoFramework/app/PIO_EP/isd_wr_desc_38
    RAMB36_X5Y43.DIBDI6     net (fanout=1)        0.096   PicoFramework/app/PIO_EP/isd_wr_desc<38>
    RAMB36_X5Y43.CLKBWRCLKL Trckd_DIB   (-Th)     0.155   PicoFramework/app/PIO_EP/Mram_istream_desc_table1
                                                          PicoFramework/app/PIO_EP/Mram_istream_desc_table1
    ----------------------------------------------------  ---------------------------
    Total                                         0.041ns (-0.055ns logic, 0.096ns route)
                                                          (-134.1% logic, 234.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK2(Fuserclk2))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Location pin: PCIE_X0Y0.USERCLK2
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 1.167ns (Tmmcmpw_CLKIN1_250_300)
  Physical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Logical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y2.CLKIN1
  Clock network: UserWrapper/UserModule/scg/clkin1
--------------------------------------------------------------------------------
Slack: 1.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 1.167ns (Tmmcmpw_CLKIN1_250_300)
  Physical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Logical resource: UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y2.CLKIN1
  Clock network: UserWrapper/UserModule/scg/clkin1
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK
  Location pin: RAMB18_X5Y84.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK
  Location pin: RAMB18_X5Y84.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK
  Location pin: RAMB18_X4Y84.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK
  Location pin: RAMB18_X4Y84.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK
  Location pin: RAMB18_X4Y83.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK
  Location pin: RAMB18_X4Y83.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK
  Location pin: RAMB18_X4Y82.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK
  Location pin: RAMB18_X4Y82.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK
  Location pin: RAMB18_X5Y96.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK
  Location pin: RAMB18_X5Y96.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK
  Location pin: RAMB18_X4Y74.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK
  Location pin: RAMB18_X5Y75.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK
  Location pin: RAMB18_X5Y76.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK
  Location pin: RAMB18_X4Y85.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK
  Location pin: RAMB18_X4Y86.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK
  Location pin: RAMB18_X4Y86.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKL
  Location pin: RAMB36_X5Y43.CLKARDCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKU
  Location pin: RAMB36_X5Y43.CLKARDCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKL
  Location pin: RAMB36_X5Y43.CLKBWRCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKU
  Location pin: RAMB36_X5Y43.CLKBWRCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKL
  Location pin: RAMB36_X4Y40.CLKARDCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKU
  Location pin: RAMB36_X4Y40.CLKARDCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKL
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKL
  Location pin: RAMB36_X4Y40.CLKBWRCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKU
  Logical resource: PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKU
  Location pin: RAMB36_X4Y40.CLKBWRCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK
  Location pin: RAMB18_X4Y96.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK
  Location pin: RAMB18_X4Y96.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK
  Location pin: RAMB18_X5Y97.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" 
TS_CLK_USERCLK * 0.5;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1744 paths analyzed, 968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.710ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel (SLICE_X142Y172.A2), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.623ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y172.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X142Y175.D3    net (fanout=4)        0.504   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X142Y175.DMUX  Tilo                  0.142   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y175.C1    net (fanout=1)        0.784   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N238
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B3    net (fanout=2)        0.359   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X142Y172.A2    net (fanout=2)        0.546   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X142Y172.CLK   Tas                  -0.021   PicoFramework/PIPE_PCLK_SEL_OUT<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (0.430ns logic, 2.193ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y173.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X142Y175.D5    net (fanout=3)        0.443   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X142Y175.DMUX  Tilo                  0.137   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y175.C1    net (fanout=1)        0.784   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N238
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B3    net (fanout=2)        0.359   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X142Y172.A2    net (fanout=2)        0.546   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X142Y172.CLK   Tas                  -0.021   PicoFramework/PIPE_PCLK_SEL_OUT<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (0.489ns logic, 2.132ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.593ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.610 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y176.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X142Y175.D1    net (fanout=5)        0.478   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X142Y175.DMUX  Tilo                  0.138   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y175.C1    net (fanout=1)        0.784   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N238
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B3    net (fanout=2)        0.359   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X142Y172.A2    net (fanout=2)        0.546   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X142Y172.CLK   Tas                  -0.021   PicoFramework/PIPE_PCLK_SEL_OUT<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.426ns logic, 2.167ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.555ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.610 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y176.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X142Y175.D4    net (fanout=4)        0.437   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X142Y175.DMUX  Tilo                  0.141   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y175.C1    net (fanout=1)        0.784   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N238
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B3    net (fanout=2)        0.359   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X142Y172.A2    net (fanout=2)        0.546   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X142Y172.CLK   Tas                  -0.021   PicoFramework/PIPE_PCLK_SEL_OUT<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (0.429ns logic, 2.126ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.730ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y172.BMUX  Tshcko                0.319   PicoFramework/PIPE_PCLK_SEL_OUT<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X142Y175.C4    net (fanout=3)        0.441   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B3    net (fanout=2)        0.359   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X142Y172.A2    net (fanout=2)        0.546   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X142Y172.CLK   Tas                  -0.021   PicoFramework/PIPE_PCLK_SEL_OUT<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (0.384ns logic, 1.346ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.677ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.610 - 0.654)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y177.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X142Y175.C3    net (fanout=7)        0.484   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B3    net (fanout=2)        0.359   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X142Y172.A2    net (fanout=2)        0.546   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X142Y172.CLK   Tas                  -0.021   PicoFramework/PIPE_PCLK_SEL_OUT<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.677ns (0.288ns logic, 1.389ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.645ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.610 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y176.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X142Y175.C2    net (fanout=3)        0.452   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B3    net (fanout=2)        0.359   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X142Y172.A2    net (fanout=2)        0.546   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X142Y172.CLK   Tas                  -0.021   PicoFramework/PIPE_PCLK_SEL_OUT<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (0.288ns logic, 1.357ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.597ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.610 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y176.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X142Y175.C5    net (fanout=3)        0.340   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<4>
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B3    net (fanout=2)        0.359   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X142Y172.A2    net (fanout=2)        0.546   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X142Y172.CLK   Tas                  -0.021   PicoFramework/PIPE_PCLK_SEL_OUT<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.597ns (0.352ns logic, 1.245ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.610 - 0.651)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y175.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X142Y175.C6    net (fanout=5)        0.137   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<4>
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B3    net (fanout=2)        0.359   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y175.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X142Y172.A2    net (fanout=2)        0.546   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X142Y172.CLK   Tas                  -0.021   PicoFramework/PIPE_PCLK_SEL_OUT<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.330ns (0.288ns logic, 1.042ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd7 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.261ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.610 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd7 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y175.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
    SLICE_X143Y175.B2    net (fanout=5)        0.470   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
    SLICE_X143Y175.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X142Y172.A2    net (fanout=2)        0.546   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X142Y172.CLK   Tas                  -0.021   PicoFramework/PIPE_PCLK_SEL_OUT<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.245ns logic, 1.016ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd4 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.222ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.610 - 0.651)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd4 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y175.BMUX  Tshcko                0.284   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd4
    SLICE_X143Y175.B1    net (fanout=4)        0.370   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd4
    SLICE_X143Y175.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X142Y172.A2    net (fanout=2)        0.546   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X142Y172.CLK   Tas                  -0.021   PicoFramework/PIPE_PCLK_SEL_OUT<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (0.306ns logic, 0.916ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (SLICE_X143Y208.A1), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.566ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.105 - 0.123)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y216.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X140Y212.C5    net (fanout=5)        0.587   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X140Y212.CMUX  Tilo                  0.137   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X140Y212.B1    net (fanout=1)        0.541   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N270
    SLICE_X140Y212.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B2    net (fanout=2)        0.444   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y208.A1    net (fanout=2)        0.539   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y208.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.566ns (0.455ns logic, 2.111ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.563ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.105 - 0.123)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y216.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X140Y212.C3    net (fanout=4)        0.580   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X140Y212.CMUX  Tilo                  0.141   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X140Y212.B1    net (fanout=1)        0.541   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N270
    SLICE_X140Y212.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B2    net (fanout=2)        0.444   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y208.A1    net (fanout=2)        0.539   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y208.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (0.459ns logic, 2.104ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.479ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.105 - 0.130)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y209.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X140Y212.C4    net (fanout=3)        0.432   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X140Y212.CMUX  Tilo                  0.141   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X140Y212.B1    net (fanout=1)        0.541   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N270
    SLICE_X140Y212.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B2    net (fanout=2)        0.444   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y208.A1    net (fanout=2)        0.539   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y208.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.523ns logic, 1.956ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.442ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.105 - 0.128)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y212.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X140Y212.C2    net (fanout=4)        0.461   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X140Y212.CMUX  Tilo                  0.139   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X140Y212.B1    net (fanout=1)        0.541   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N270
    SLICE_X140Y212.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B2    net (fanout=2)        0.444   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y208.A1    net (fanout=2)        0.539   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y208.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.442ns (0.457ns logic, 1.985ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.865ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.105 - 0.124)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y215.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X140Y212.B3    net (fanout=7)        0.564   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X140Y212.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B2    net (fanout=2)        0.444   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y208.A1    net (fanout=2)        0.539   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y208.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (0.318ns logic, 1.547ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.621 - 0.666)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y212.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X140Y212.B2    net (fanout=3)        0.450   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<0>
    SLICE_X140Y212.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B2    net (fanout=2)        0.444   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y208.A1    net (fanout=2)        0.539   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y208.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.815ns (0.382ns logic, 1.433ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.621 - 0.666)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y212.BMUX  Tshcko                0.319   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X140Y212.B4    net (fanout=3)        0.338   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X140Y212.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B2    net (fanout=2)        0.444   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y208.A1    net (fanout=2)        0.539   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y208.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (0.414ns logic, 1.321ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.105 - 0.128)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y211.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X140Y212.B5    net (fanout=5)        0.383   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<0>
    SLICE_X140Y212.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B2    net (fanout=2)        0.444   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y208.A1    net (fanout=2)        0.539   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y208.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.684ns (0.318ns logic, 1.366ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.514ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.621 - 0.666)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y212.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X140Y212.B6    net (fanout=3)        0.213   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X140Y212.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B2    net (fanout=2)        0.444   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y211.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y208.A1    net (fanout=2)        0.539   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y208.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.514ns (0.318ns logic, 1.196ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd7 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.130ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.105 - 0.128)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd7 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y211.DMUX  Tshcko                0.286   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
    SLICE_X143Y211.B4    net (fanout=5)        0.253   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd7
    SLICE_X143Y211.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y208.A1    net (fanout=2)        0.539   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y208.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.130ns (0.338ns logic, 0.792ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd4 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.047ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.105 - 0.128)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd4 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y211.CMUX  Tshcko                0.285   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd4
    SLICE_X143Y211.B5    net (fanout=4)        0.171   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd4
    SLICE_X143Y211.B     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111
    SLICE_X143Y208.A1    net (fanout=2)        0.539   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111
    SLICE_X143Y208.CLK   Tas                   0.009   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel
    -------------------------------------------------  ---------------------------
    Total                                      1.047ns (0.337ns logic, 0.710ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X144Y172.A2), 15 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.610 - 0.654)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y172.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X142Y175.D3    net (fanout=4)        0.504   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X142Y175.DMUX  Tilo                  0.142   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y175.C1    net (fanout=1)        0.784   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N238
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A6    net (fanout=2)        0.209   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (0.460ns logic, 1.945ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.403ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.610 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y173.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X142Y175.D5    net (fanout=3)        0.443   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X142Y175.DMUX  Tilo                  0.137   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y175.C1    net (fanout=1)        0.784   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N238
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A6    net (fanout=2)        0.209   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.403ns (0.519ns logic, 1.884ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.375ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.610 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y176.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X142Y175.D1    net (fanout=5)        0.478   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X142Y175.DMUX  Tilo                  0.138   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y175.C1    net (fanout=1)        0.784   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N238
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A6    net (fanout=2)        0.209   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (0.456ns logic, 1.919ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.337ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.610 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y176.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X142Y175.D4    net (fanout=4)        0.437   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X142Y175.DMUX  Tilo                  0.141   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y175.C1    net (fanout=1)        0.784   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N238
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A6    net (fanout=2)        0.209   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (0.459ns logic, 1.878ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.610 - 0.654)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y177.AQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X142Y174.C3    net (fanout=4)        0.554   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X142Y174.CMUX  Tilo                  0.139   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X145Y174.A2    net (fanout=1)        0.440   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N236
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (0.450ns logic, 1.442ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.836ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.610 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y173.BMUX  Tshcko                0.319   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/mmcm_lock_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X142Y174.C4    net (fanout=4)        0.439   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X142Y174.CMUX  Tilo                  0.138   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X145Y174.A2    net (fanout=1)        0.440   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/N236
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.509ns logic, 1.327ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.512ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.610 - 0.654)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y172.BMUX  Tshcko                0.319   PicoFramework/PIPE_PCLK_SEL_OUT<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X142Y175.C4    net (fanout=3)        0.441   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A6    net (fanout=2)        0.209   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.414ns logic, 1.098ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.610 - 0.654)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y177.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X142Y175.C3    net (fanout=7)        0.484   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A6    net (fanout=2)        0.209   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.459ns (0.318ns logic, 1.141ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.427ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.610 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y176.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X142Y175.C2    net (fanout=3)        0.452   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A6    net (fanout=2)        0.209   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.318ns logic, 1.109ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.379ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.610 - 0.652)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y176.AMUX  Tshcko                0.287   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X142Y175.C5    net (fanout=3)        0.340   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<4>
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A6    net (fanout=2)        0.209   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (0.382ns logic, 0.997ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.284ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.610 - 0.651)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y175.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X145Y174.A1    net (fanout=5)        0.561   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.284ns (0.275ns logic, 1.009ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.610 - 0.654)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y172.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X145Y174.A3    net (fanout=5)        0.533   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.275ns logic, 0.981ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.156ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.610 - 0.651)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y174.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X145Y174.A4    net (fanout=5)        0.433   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.275ns logic, 0.881ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.610 - 0.651)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y175.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X142Y175.C6    net (fanout=5)        0.137   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<4>
    SLICE_X142Y175.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<93>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A6    net (fanout=2)        0.209   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.318ns logic, 0.794ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.610 - 0.655)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y171.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    SLICE_X145Y174.A5    net (fanout=7)        0.354   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<4>
    SLICE_X145Y174.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<5>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.A2    net (fanout=2)        0.448   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y172.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.275ns logic, 0.802ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" TS_CLK_USERCLK * 0.5;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 (SLICE_X141Y198.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.215ns (0.793 - 0.578)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y200.DQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone
    SLICE_X141Y198.A5    net (fanout=3)        0.180   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone
    SLICE_X141Y198.CLK   Tah         (-Th)     0.032   PicoFramework/core/gt_top_i/pipe_wrapper_i/resetdone_reg1_1_BRB1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5_rstpot
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.068ns logic, 0.180ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point PicoFramework/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_1 (SLICE_X142Y199.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel (FF)
  Destination:          PicoFramework/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.217ns (0.793 - 0.576)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel to PicoFramework/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y208.BQ    Tcko                  0.100   PicoFramework/PIPE_PCLK_SEL_OUT<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/pclk_sel
    SLICE_X142Y199.BX    net (fanout=3)        0.259   PicoFramework/PIPE_PCLK_SEL_OUT<1>
    SLICE_X142Y199.CLK   Tdh         (-Th)     0.098   PicoFramework/ext_clk.pipe_clock_i/pclk_sel_reg2<3>
                                                       PicoFramework/ext_clk.pipe_clock_i/Mshreg_pclk_sel_reg2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.002ns logic, 0.259ns route)
                                                       (0.8% logic, 99.2% route)
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone (SLICE_X141Y200.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.192ns (0.784 - 0.592)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y198.AQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X141Y200.D6    net (fanout=7)        0.171   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X141Y200.CLK   Tah         (-Th)     0.033   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone_glue_set
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/ratedone
    -------------------------------------------------  ---------------------------
    Total                                      0.238ns (0.067ns logic, 0.171ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_400 = PERIOD TIMEGRP "TNM_clk_400" 2.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.778ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_400 = PERIOD TIMEGRP "TNM_clk_400" 2.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Location pin: PLLE2_ADV_X1Y1.CLKOUT0
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Location pin: PLLE2_ADV_X1Y1.CLKOUT1
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.722ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.500ns
  Low pulse: 1.250ns
  Low pulse limit: 0.889ns (Tmmcmpw_CLKIN1_400_450)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 0.722ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.500ns
  High pulse: 1.250ns
  High pulse limit: 0.889ns (Tmmcmpw_CLKIN1_400_450)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 1.429ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 4.929ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Location pin: PLLE2_ADV_X1Y1.CLKOUT3
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 6.429ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKFB)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Location pin: PLLE2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clkfbout
--------------------------------------------------------------------------------
Slack: 22.929ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Location pin: PLLE2_ADV_X1Y1.CLKOUT2
  Clock network: mig_DDR3_0/sync_pulse
--------------------------------------------------------------------------------
Slack: 50.133ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 52.633ns (18.999MHz) (Tpllper_CLKIN)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/mmcm_clk
--------------------------------------------------------------------------------
Slack: 136.000ns (max period limit - period)
  Period: 24.000ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2
  Location pin: PLLE2_ADV_X1Y1.CLKOUT2
  Clock network: mig_DDR3_0/sync_pulse
--------------------------------------------------------------------------------
Slack: 152.500ns (max period limit - period)
  Period: 7.500ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKFB)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT
  Location pin: PLLE2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clkfbout
--------------------------------------------------------------------------------
Slack: 154.000ns (max period limit - period)
  Period: 6.000ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3
  Location pin: PLLE2_ADV_X1Y1.CLKOUT3
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 158.500ns (max period limit - period)
  Period: 1.500ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Location pin: PLLE2_ADV_X1Y1.CLKOUT0
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 158.500ns (max period limit - period)
  Period: 1.500ns
  Max period limit: 160.000ns (6.250MHz) (Tpllper_CLKOUT)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Location pin: PLLE2_ADV_X1Y1.CLKOUT1
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 1.5 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 1.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y40.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y40.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y14.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y14.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y42.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y42.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y35.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y35.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y134.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y134.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y114.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y114.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y29.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y29.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y24.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y24.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y33.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y33.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y16.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y16.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y18.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y18.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y1.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y1.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y124.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y124.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y126.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y126.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y147.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y147.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP     
    "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.371ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8 (SLICE_X104Y183.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.629ns (requirement - data path)
  Source:               clk_400_p (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: clk_400_p to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   clk_400_p
                                                           clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X104Y183.CLK       net (fanout=7261)     1.235   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.371ns (-2.930ns logic, 5.301ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.629ns (requirement - data path)
  Source:               clk_400_n (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: clk_400_n to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   clk_400_n
                                                           clk_400_n
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X104Y183.CLK       net (fanout=7261)     1.235   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.371ns (-2.930ns logic, 5.301ns route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (SLICE_X105Y183.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.629ns (requirement - data path)
  Source:               clk_400_p (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: clk_400_p to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   clk_400_p
                                                           clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X105Y183.CLK       net (fanout=7261)     1.235   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.371ns (-2.930ns logic, 5.301ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.629ns (requirement - data path)
  Source:               clk_400_n (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: clk_400_n to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   clk_400_n
                                                           clk_400_n
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X105Y183.CLK       net (fanout=7261)     1.235   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.371ns (-2.930ns logic, 5.301ns route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4 (SLICE_X107Y182.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.629ns (requirement - data path)
  Source:               clk_400_p (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: clk_400_p to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.818   clk_400_p
                                                           clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X107Y182.CLK       net (fanout=7261)     1.235   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.371ns (-2.930ns logic, 5.301ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.629ns (requirement - data path)
  Source:               clk_400_n (PAD)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: clk_400_n to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   clk_400_n
                                                           clk_400_n
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.818   clk_400_p
                                                           mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        1.098   mig_DDR3_0/mmcm_clk
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   mig_DDR3_0/u_ddr3_infrastructure/plle2_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
                                                           mig_DDR3_0/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y4.I0         net (fanout=1)        2.130   mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y4.O          Tbccko_O              0.093   mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X107Y182.CLK       net (fanout=7261)     1.235   c0_clk
    -----------------------------------------------------  ---------------------------
    Total                                          2.371ns (-2.930ns logic, 5.301ns route)

--------------------------------------------------------------------------------
Hold Paths: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP         "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_9 (SLICE_X104Y180.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/SystemMonitor/temp_7 (FF)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG rising
  Destination Clock:    c0_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/SystemMonitor/temp_7 to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y187.DQ    Tcko                  0.100   temp<7>
                                                       PicoFramework/app/SystemMonitor/temp_7
    SLICE_X104Y180.D5    net (fanout=2)        0.355   temp<7>
    SLICE_X104Y180.CLK   Tah         (-Th)     0.066   mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5<9>
                                                       temp<7>_rt
                                                       mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.034ns logic, 0.355ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8 (SLICE_X104Y183.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/SystemMonitor/temp_6 (FF)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG rising
  Destination Clock:    c0_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/SystemMonitor/temp_6 to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y187.CQ    Tcko                  0.100   temp<7>
                                                       PicoFramework/app/SystemMonitor/temp_6
    SLICE_X104Y183.D4    net (fanout=2)        0.368   temp<6>
    SLICE_X104Y183.CLK   Tah         (-Th)     0.067   mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5<8>
                                                       temp<6>_rt
                                                       mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.033ns logic, 0.368ns route)
                                                       (8.2% logic, 91.8% route)
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6 (SLICE_X106Y182.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/SystemMonitor/temp_4 (FF)
  Destination:          mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG rising
  Destination Clock:    c0_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/app/SystemMonitor/temp_4 to mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y187.AQ    Tcko                  0.100   temp<7>
                                                       PicoFramework/app/SystemMonitor/temp_4
    SLICE_X106Y182.D4    net (fanout=2)        0.368   temp<4>
    SLICE_X106Y182.CLK   Tah         (-Th)     0.067   mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5<6>
                                                       temp<4>_rt
                                                       mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.033ns logic, 0.368ns route)
                                                       (8.2% logic, 91.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP       
  "UserWrapper_UserModule_scg_clkout0" TS_CLK_USERCLK2 * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13249388 paths analyzed, 37198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.986ns.
--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (SLICE_X46Y158.C3), 671 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.763ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (1.148 - 1.260)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y224.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB
                                                       UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB
    SLICE_X40Y150.D5     net (fanout=1280)     6.581   UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB
    SLICE_X40Y150.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/init_V<43><1>
                                                       UserWrapper/UserModule/eng/swa/Mmux_init_V<43>21
    SLICE_X47Y158.D3     net (fanout=3)        0.619   UserWrapper/UserModule/eng/swa/init_V<43><1>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      7.763ns (0.286ns logic, 7.477ns route)
                                                       (3.7% logic, 96.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_0 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.495ns (Levels of Logic = 6)
  Clock Path Skew:      -0.293ns (1.043 - 1.336)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_0 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y149.AQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_0
    SLICE_X43Y148.A1     net (fanout=13)       0.592   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<0>
    SLICE_X43Y148.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_cy<7>1_SW0
    SLICE_X44Y150.A2     net (fanout=2)        0.636   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
    SLICE_X44Y150.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<9>11
    SLICE_X48Y154.A1     net (fanout=2)        0.662   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<9>
    SLICE_X48Y154.AMUX   Topaa                 0.324   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.495ns (0.732ns logic, 3.763ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_1 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 6)
  Clock Path Skew:      -0.293ns (1.043 - 1.336)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_1 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y149.CQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_1
    SLICE_X43Y148.A2     net (fanout=10)       0.560   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
    SLICE_X43Y148.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_cy<7>1_SW0
    SLICE_X44Y150.A2     net (fanout=2)        0.636   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
    SLICE_X44Y150.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<9>11
    SLICE_X48Y154.A1     net (fanout=2)        0.662   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<9>
    SLICE_X48Y154.AMUX   Topaa                 0.324   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.732ns logic, 3.731ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_0 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.441ns (Levels of Logic = 6)
  Clock Path Skew:      -0.293ns (1.043 - 1.336)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_0 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y149.AQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_0
    SLICE_X43Y148.A1     net (fanout=13)       0.592   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<0>
    SLICE_X43Y148.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_cy<7>1_SW0
    SLICE_X44Y150.A2     net (fanout=2)        0.636   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
    SLICE_X44Y150.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<9>11
    SLICE_X48Y154.A1     net (fanout=2)        0.662   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<9>
    SLICE_X48Y154.AMUX   Topaa                 0.270   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi4
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.441ns (0.678ns logic, 3.763ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_1 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.409ns (Levels of Logic = 6)
  Clock Path Skew:      -0.293ns (1.043 - 1.336)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_1 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y149.CQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_1
    SLICE_X43Y148.A2     net (fanout=10)       0.560   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
    SLICE_X43Y148.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_cy<7>1_SW0
    SLICE_X44Y150.A2     net (fanout=2)        0.636   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
    SLICE_X44Y150.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<9>11
    SLICE_X48Y154.A1     net (fanout=2)        0.662   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<9>
    SLICE_X48Y154.AMUX   Topaa                 0.270   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi4
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (0.678ns logic, 3.731ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_0 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 6)
  Clock Path Skew:      -0.293ns (1.043 - 1.336)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_0 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y149.AQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_0
    SLICE_X43Y148.A1     net (fanout=13)       0.592   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<0>
    SLICE_X43Y148.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_cy<7>1_SW0
    SLICE_X44Y150.A2     net (fanout=2)        0.636   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
    SLICE_X44Y150.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<9>11
    SLICE_X48Y154.A1     net (fanout=2)        0.662   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<9>
    SLICE_X48Y154.AMUX   Topaa                 0.324   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D5     net (fanout=11)       0.556   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E21
    SLICE_X47Y158.D2     net (fanout=4)        0.921   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<1>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (0.732ns logic, 3.644ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_1 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.344ns (Levels of Logic = 6)
  Clock Path Skew:      -0.293ns (1.043 - 1.336)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_1 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y149.CQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_1
    SLICE_X43Y148.A2     net (fanout=10)       0.560   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
    SLICE_X43Y148.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_cy<7>1_SW0
    SLICE_X44Y150.A2     net (fanout=2)        0.636   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
    SLICE_X44Y150.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<9>11
    SLICE_X48Y154.A1     net (fanout=2)        0.662   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<9>
    SLICE_X48Y154.AMUX   Topaa                 0.324   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D5     net (fanout=11)       0.556   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E21
    SLICE_X47Y158.D2     net (fanout=4)        0.921   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<1>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (0.732ns logic, 3.612ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_0 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 6)
  Clock Path Skew:      -0.293ns (1.043 - 1.336)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_0 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y149.AQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_0
    SLICE_X43Y148.A1     net (fanout=13)       0.592   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<0>
    SLICE_X43Y148.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_cy<7>1_SW0
    SLICE_X44Y150.A2     net (fanout=2)        0.636   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
    SLICE_X44Y150.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<9>11
    SLICE_X48Y154.A1     net (fanout=2)        0.662   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<9>
    SLICE_X48Y154.AMUX   Topaa                 0.270   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi4
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D5     net (fanout=11)       0.556   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E21
    SLICE_X47Y158.D2     net (fanout=4)        0.921   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<1>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (0.678ns logic, 3.644ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_1 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 6)
  Clock Path Skew:      -0.293ns (1.043 - 1.336)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_1 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y149.CQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_1
    SLICE_X43Y148.A2     net (fanout=10)       0.560   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
    SLICE_X43Y148.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_cy<7>1_SW0
    SLICE_X44Y150.A2     net (fanout=2)        0.636   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
    SLICE_X44Y150.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<9>11
    SLICE_X48Y154.A1     net (fanout=2)        0.662   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<9>
    SLICE_X48Y154.AMUX   Topaa                 0.270   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi4
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D5     net (fanout=11)       0.556   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E21
    SLICE_X47Y158.D2     net (fanout=4)        0.921   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<1>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (0.678ns logic, 3.612ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.561ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y158.CQ     Tcko                  0.259   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    SLICE_X55Y166.B3     net (fanout=21)       0.993   UserWrapper/UserModule/eng/V_out_swa2csf<431>
    SLICE_X55Y166.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/F<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/Madd_n0079_Madd_xor<3>11
    SLICE_X48Y153.B4     net (fanout=3)        0.793   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/n0079<3>
    SLICE_X48Y153.COUT   Topcyb                0.310   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.561ns (0.902ns logic, 3.659ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.105 - 0.130)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_2 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y158.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<433>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_2
    SLICE_X55Y166.B1     net (fanout=16)       0.997   UserWrapper/UserModule/eng/V_out_swa2csf<432>
    SLICE_X55Y166.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/F<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/Madd_n0079_Madd_xor<3>11
    SLICE_X48Y153.B4     net (fanout=3)        0.793   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/n0079<3>
    SLICE_X48Y153.COUT   Topcyb                0.310   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (0.866ns logic, 3.663ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.217ns (Levels of Logic = 3)
  Clock Path Skew:      -0.323ns (1.043 - 1.366)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y49.DOBDO1  Trcko_DOB             1.800   UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X40Y150.D4     net (fanout=4)        1.458   UserWrapper/UserModule/eng/swa/dout_V<10><1>
    SLICE_X40Y150.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/init_V<43><1>
                                                       UserWrapper/UserModule/eng/swa/Mmux_init_V<43>21
    SLICE_X47Y158.D3     net (fanout=3)        0.619   UserWrapper/UserModule/eng/swa/init_V<43><1>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.217ns (1.863ns logic, 2.354ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.524ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y158.CQ     Tcko                  0.259   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    SLICE_X55Y166.B3     net (fanout=21)       0.993   UserWrapper/UserModule/eng/V_out_swa2csf<431>
    SLICE_X55Y166.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/F<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/Madd_n0079_Madd_xor<3>11
    SLICE_X48Y153.B4     net (fanout=3)        0.793   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/n0079<3>
    SLICE_X48Y153.COUT   Topcyb                0.273   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi1
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (0.865ns logic, 3.659ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.105 - 0.130)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_2 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y158.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<433>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_2
    SLICE_X55Y166.B1     net (fanout=16)       0.997   UserWrapper/UserModule/eng/V_out_swa2csf<432>
    SLICE_X55Y166.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/F<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/Madd_n0079_Madd_xor<3>11
    SLICE_X48Y153.B4     net (fanout=3)        0.793   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/n0079<3>
    SLICE_X48Y153.COUT   Topcyb                0.273   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi1
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (0.829ns logic, 3.663ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.216ns (Levels of Logic = 7)
  Clock Path Skew:      -0.295ns (1.043 - 1.338)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y147.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2
    SLICE_X42Y151.A1     net (fanout=10)       0.712   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<2>
    SLICE_X42Y151.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X42Y151.B5     net (fanout=4)        0.174   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X42Y151.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<6>11
    SLICE_X48Y153.D2     net (fanout=1)        0.622   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<6>
    SLICE_X48Y153.COUT   Topcyd                0.236   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.216ns (0.835ns logic, 3.381ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 7)
  Clock Path Skew:      -0.295ns (1.043 - 1.338)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y147.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2
    SLICE_X42Y151.A1     net (fanout=10)       0.712   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<2>
    SLICE_X42Y151.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X42Y151.B5     net (fanout=4)        0.174   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X42Y151.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<6>11
    SLICE_X48Y153.D2     net (fanout=1)        0.622   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<6>
    SLICE_X48Y153.COUT   Topcyd                0.219   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (0.818ns logic, 3.381ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 7)
  Clock Path Skew:      -0.295ns (1.043 - 1.338)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y147.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2
    SLICE_X42Y151.A1     net (fanout=10)       0.712   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<2>
    SLICE_X42Y151.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X47Y150.B5     net (fanout=4)        0.342   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X47Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<7>11
    SLICE_X48Y153.D5     net (fanout=2)        0.428   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<7>
    SLICE_X48Y153.COUT   Topcyd                0.236   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (0.835ns logic, 3.355ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.170ns (Levels of Logic = 7)
  Clock Path Skew:      -0.295ns (1.043 - 1.338)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y147.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2
    SLICE_X42Y151.A1     net (fanout=10)       0.712   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<2>
    SLICE_X42Y151.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X47Y150.B5     net (fanout=4)        0.342   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X47Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<7>11
    SLICE_X48Y153.D5     net (fanout=2)        0.428   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<7>
    SLICE_X48Y153.COUT   Topcyd                0.216   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.170ns (0.815ns logic, 3.355ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_6 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.162ns (Levels of Logic = 6)
  Clock Path Skew:      -0.295ns (1.043 - 1.338)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_6 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y148.BQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<8>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_6
    SLICE_X43Y148.A4     net (fanout=6)        0.259   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<6>
    SLICE_X43Y148.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_cy<7>1_SW0
    SLICE_X44Y150.A2     net (fanout=2)        0.636   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
    SLICE_X44Y150.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<9>11
    SLICE_X48Y154.A1     net (fanout=2)        0.662   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<9>
    SLICE_X48Y154.AMUX   Topaa                 0.324   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.732ns logic, 3.430ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.442ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y158.CQ     Tcko                  0.259   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    SLICE_X55Y166.B3     net (fanout=21)       0.993   UserWrapper/UserModule/eng/V_out_swa2csf<431>
    SLICE_X55Y166.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/F<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/Madd_n0079_Madd_xor<3>11
    SLICE_X48Y153.B4     net (fanout=3)        0.793   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/n0079<3>
    SLICE_X48Y153.COUT   Topcyb                0.310   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D5     net (fanout=11)       0.556   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E21
    SLICE_X47Y158.D2     net (fanout=4)        0.921   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<1>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (0.902ns logic, 3.540ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.410ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.105 - 0.130)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_2 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y158.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<433>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_2
    SLICE_X55Y166.B1     net (fanout=16)       0.997   UserWrapper/UserModule/eng/V_out_swa2csf<432>
    SLICE_X55Y166.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/F<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/Madd_n0079_Madd_xor<3>11
    SLICE_X48Y153.B4     net (fanout=3)        0.793   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/n0079<3>
    SLICE_X48Y153.COUT   Topcyb                0.310   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D5     net (fanout=11)       0.556   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E21
    SLICE_X47Y158.D2     net (fanout=4)        0.921   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<1>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (0.866ns logic, 3.544ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y158.CQ     Tcko                  0.259   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    SLICE_X55Y166.B3     net (fanout=21)       0.993   UserWrapper/UserModule/eng/V_out_swa2csf<431>
    SLICE_X55Y166.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/F<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/Madd_n0079_Madd_xor<3>11
    SLICE_X48Y153.B4     net (fanout=3)        0.793   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/n0079<3>
    SLICE_X48Y153.COUT   Topcyb                0.273   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi1
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D5     net (fanout=11)       0.556   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E21
    SLICE_X47Y158.D2     net (fanout=4)        0.921   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<1>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (0.865ns logic, 3.540ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_3 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.110ns (Levels of Logic = 7)
  Clock Path Skew:      -0.295ns (1.043 - 1.338)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_3 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y147.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_3
    SLICE_X42Y151.A2     net (fanout=8)        0.606   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<3>
    SLICE_X42Y151.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X42Y151.B5     net (fanout=4)        0.174   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X42Y151.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<6>11
    SLICE_X48Y153.D2     net (fanout=1)        0.622   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<6>
    SLICE_X48Y153.COUT   Topcyd                0.236   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.110ns (0.835ns logic, 3.275ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_6 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.108ns (Levels of Logic = 6)
  Clock Path Skew:      -0.295ns (1.043 - 1.338)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_6 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y148.BQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<8>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_6
    SLICE_X43Y148.A4     net (fanout=6)        0.259   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<6>
    SLICE_X43Y148.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_cy<7>1_SW0
    SLICE_X44Y150.A2     net (fanout=2)        0.636   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/N01
    SLICE_X44Y150.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<9>11
    SLICE_X48Y154.A1     net (fanout=2)        0.662   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<9>
    SLICE_X48Y154.AMUX   Topaa                 0.270   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi4
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (0.678ns logic, 3.430ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.373ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.105 - 0.130)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_2 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y158.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<433>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_2
    SLICE_X55Y166.B1     net (fanout=16)       0.997   UserWrapper/UserModule/eng/V_out_swa2csf<432>
    SLICE_X55Y166.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/F<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/Madd_n0079_Madd_xor<3>11
    SLICE_X48Y153.B4     net (fanout=3)        0.793   UserWrapper/UserModule/eng/swa/swpe_gen[44].swpe/n0079<3>
    SLICE_X48Y153.COUT   Topcyb                0.273   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi1
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D5     net (fanout=11)       0.556   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E21
    SLICE_X47Y158.D2     net (fanout=4)        0.921   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<1>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.373ns (0.829ns logic, 3.544ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.097ns (Levels of Logic = 7)
  Clock Path Skew:      -0.295ns (1.043 - 1.338)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y147.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2
    SLICE_X42Y151.A1     net (fanout=10)       0.712   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<2>
    SLICE_X42Y151.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X42Y151.B5     net (fanout=4)        0.174   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X42Y151.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<6>11
    SLICE_X48Y153.D2     net (fanout=1)        0.622   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<6>
    SLICE_X48Y153.COUT   Topcyd                0.236   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D5     net (fanout=11)       0.556   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E21
    SLICE_X47Y158.D2     net (fanout=4)        0.921   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<1>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (0.835ns logic, 3.262ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_3 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 7)
  Clock Path Skew:      -0.295ns (1.043 - 1.338)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_3 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y147.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_3
    SLICE_X42Y151.A2     net (fanout=8)        0.606   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<3>
    SLICE_X42Y151.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X42Y151.B5     net (fanout=4)        0.174   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X42Y151.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<6>11
    SLICE_X48Y153.D2     net (fanout=1)        0.622   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<6>
    SLICE_X48Y153.COUT   Topcyd                0.219   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (0.818ns logic, 3.275ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_3 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.084ns (Levels of Logic = 7)
  Clock Path Skew:      -0.295ns (1.043 - 1.338)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_3 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y147.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_3
    SLICE_X42Y151.A2     net (fanout=8)        0.606   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<3>
    SLICE_X42Y151.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X47Y150.B5     net (fanout=4)        0.342   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X47Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<7>11
    SLICE_X48Y153.D5     net (fanout=2)        0.428   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<7>
    SLICE_X48Y153.COUT   Topcyd                0.236   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B1     net (fanout=11)       0.746   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X44Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2042
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E101
    SLICE_X47Y158.D1     net (fanout=23)       0.850   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<9>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (0.835ns logic, 3.249ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.080ns (Levels of Logic = 7)
  Clock Path Skew:      -0.295ns (1.043 - 1.338)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y147.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2
    SLICE_X42Y151.A1     net (fanout=10)       0.712   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<2>
    SLICE_X42Y151.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X42Y151.B5     net (fanout=4)        0.174   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X42Y151.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<6>11
    SLICE_X48Y153.D2     net (fanout=1)        0.622   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<6>
    SLICE_X48Y153.COUT   Topcyd                0.219   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D5     net (fanout=11)       0.556   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E21
    SLICE_X47Y158.D2     net (fanout=4)        0.921   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<1>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.080ns (0.818ns logic, 3.262ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.071ns (Levels of Logic = 7)
  Clock Path Skew:      -0.295ns (1.043 - 1.338)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2 to UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y147.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E_2
    SLICE_X42Y151.A1     net (fanout=10)       0.712   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<2>
    SLICE_X42Y151.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/n0079<2>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X47Y150.B5     net (fanout=4)        0.342   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X47Y150.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Madd_n0078_Madd_xor<7>11
    SLICE_X48Y153.D5     net (fanout=2)        0.428   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/n0078<7>
    SLICE_X48Y153.COUT   Topcyd                0.236   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X48Y154.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/V_diag<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D5     net (fanout=11)       0.556   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X46Y149.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_new_E21
    SLICE_X47Y158.D2     net (fanout=4)        0.921   UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/new_E<1>
    SLICE_X47Y158.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N1992
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12_SW1
    SLICE_X46Y158.C3     net (fanout=1)        0.277   UserWrapper/UserModule/eng/swa/N1992
    SLICE_X46Y158.CLK    Tas                  -0.023   UserWrapper/UserModule/eng/V_out_swa2csf<431>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT12
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[43].swpe/V_1
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (0.835ns logic, 3.236ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/E_9 (SLICE_X37Y137.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/E_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.895ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (1.322 - 1.260)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB to UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/E_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y224.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB
                                                       UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB
    SLICE_X37Y137.D5     net (fanout=1280)     7.663   UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB
    SLICE_X37Y137.CLK    Tas                   0.009   UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/E<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT101
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[42].swpe/E_9
    -------------------------------------------------  ---------------------------
    Total                                      7.895ns (0.232ns logic, 7.663ns route)
                                                       (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (SLICE_X22Y150.A2), 685 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.727ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (1.164 - 1.260)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y224.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB
                                                       UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB
    SLICE_X23Y144.D5     net (fanout=1280)     6.530   UserWrapper/UserModule/eng/swa/bypass_fifo[63]_reduce_nor_386_o_wg_cy<10>_FRB
    SLICE_X23Y144.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/init_V<40><8>
                                                       UserWrapper/UserModule/eng/swa/Mmux_init_V<40>91
    SLICE_X22Y147.A6     net (fanout=3)        0.286   UserWrapper/UserModule/eng/swa/init_V<40><8>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (0.288ns logic, 7.439ns route)
                                                       (3.7% logic, 96.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.620 - 0.648)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y165.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<393>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3
    SLICE_X22Y157.D4     net (fanout=13)       1.033   UserWrapper/UserModule/eng/V_out_swa2csf<393>
    SLICE_X22Y157.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/n0077<6>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/Madd_n0077_Madd_xor<6>11
    SLICE_X36Y157.D1     net (fanout=5)        0.726   UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/n0077<6>
    SLICE_X36Y157.COUT   Topcyd                0.236   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (0.794ns logic, 3.918ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.693ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.620 - 0.648)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y165.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<393>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3
    SLICE_X22Y157.D4     net (fanout=13)       1.033   UserWrapper/UserModule/eng/V_out_swa2csf<393>
    SLICE_X22Y157.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/n0077<6>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/Madd_n0077_Madd_xor<6>11
    SLICE_X36Y157.D1     net (fanout=5)        0.726   UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/n0077<6>
    SLICE_X36Y157.COUT   Topcyd                0.217   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (0.775ns logic, 3.918ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E_3 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.358ns (Levels of Logic = 7)
  Clock Path Skew:      -0.289ns (1.059 - 1.348)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E_3 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y139.CQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E_3
    SLICE_X23Y143.A2     net (fanout=8)        0.727   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E<3>
    SLICE_X23Y143.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0078<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X23Y142.B2     net (fanout=4)        0.452   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X23Y142.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0078<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0078_Madd_xor<7>11
    SLICE_X22Y144.D5     net (fanout=2)        0.448   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0078<7>
    SLICE_X22Y144.COUT   Topcyd                0.223   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.AMUX   Tcina                 0.218   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D2     net (fanout=11)       0.572   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_E101
    SLICE_X22Y147.A3     net (fanout=23)       0.685   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (0.851ns logic, 3.507ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_6 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.587ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.620 - 0.658)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_6 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y155.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<407>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_6
    SLICE_X22Y145.D2     net (fanout=10)       1.011   UserWrapper/UserModule/eng/V_out_swa2csf<406>
    SLICE_X22Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>111
    SLICE_X23Y145.D4     net (fanout=6)        0.459   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
    SLICE_X23Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>12
    SLICE_X22Y144.D4     net (fanout=1)        0.422   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
    SLICE_X22Y144.COUT   Topcyd                0.223   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.AMUX   Tcina                 0.218   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D2     net (fanout=11)       0.572   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_E101
    SLICE_X22Y147.A3     net (fanout=23)       0.685   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.587ns (0.815ns logic, 3.772ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E_3 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 7)
  Clock Path Skew:      -0.289ns (1.059 - 1.348)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E_3 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y139.CQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E_3
    SLICE_X23Y143.A2     net (fanout=8)        0.727   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E<3>
    SLICE_X23Y143.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0078<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X23Y142.B2     net (fanout=4)        0.452   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X23Y142.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0078<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0078_Madd_xor<7>11
    SLICE_X22Y144.D5     net (fanout=2)        0.448   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0078<7>
    SLICE_X22Y144.COUT   Topcyd                0.196   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.AMUX   Tcina                 0.218   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D2     net (fanout=11)       0.572   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_E101
    SLICE_X22Y147.A3     net (fanout=23)       0.685   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (0.824ns logic, 3.507ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.620 - 0.648)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_2 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y165.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<393>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_2
    SLICE_X37Y159.C1     net (fanout=16)       0.689   UserWrapper/UserModule/eng/V_out_swa2csf<392>
    SLICE_X37Y159.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X38Y159.A1     net (fanout=4)        0.476   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X38Y159.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X36Y157.D4     net (fanout=2)        0.421   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
    SLICE_X36Y157.COUT   Topcyd                0.236   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (0.837ns logic, 3.745ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_3 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.572ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.620 - 0.656)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_3 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y158.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<403>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_3
    SLICE_X22Y145.D5     net (fanout=13)       0.996   UserWrapper/UserModule/eng/V_out_swa2csf<403>
    SLICE_X22Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>111
    SLICE_X23Y145.D4     net (fanout=6)        0.459   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
    SLICE_X23Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>12
    SLICE_X22Y144.D4     net (fanout=1)        0.422   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
    SLICE_X22Y144.COUT   Topcyd                0.223   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.AMUX   Tcina                 0.218   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D2     net (fanout=11)       0.572   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_E101
    SLICE_X22Y147.A3     net (fanout=23)       0.685   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (0.815ns logic, 3.757ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_6 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.620 - 0.658)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_6 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y155.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<407>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_6
    SLICE_X22Y145.D2     net (fanout=10)       1.011   UserWrapper/UserModule/eng/V_out_swa2csf<406>
    SLICE_X22Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>111
    SLICE_X23Y145.D4     net (fanout=6)        0.459   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
    SLICE_X23Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>12
    SLICE_X22Y144.D4     net (fanout=1)        0.422   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
    SLICE_X22Y144.COUT   Topcyd                0.200   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.AMUX   Tcina                 0.218   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D2     net (fanout=11)       0.572   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_E101
    SLICE_X22Y147.A3     net (fanout=23)       0.685   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (0.792ns logic, 3.772ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.565ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.620 - 0.648)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_2 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y165.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<393>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_2
    SLICE_X37Y159.C1     net (fanout=16)       0.689   UserWrapper/UserModule/eng/V_out_swa2csf<392>
    SLICE_X37Y159.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X38Y159.A1     net (fanout=4)        0.476   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X38Y159.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X36Y157.D4     net (fanout=2)        0.421   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
    SLICE_X36Y157.COUT   Topcyd                0.219   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.565ns (0.820ns logic, 3.745ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.620 - 0.648)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y165.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<393>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3
    SLICE_X37Y159.C4     net (fanout=13)       0.670   UserWrapper/UserModule/eng/V_out_swa2csf<393>
    SLICE_X37Y159.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X38Y159.A1     net (fanout=4)        0.476   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X38Y159.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X36Y157.D4     net (fanout=2)        0.421   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
    SLICE_X36Y157.COUT   Topcyd                0.236   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (0.837ns logic, 3.726ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_3 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.549ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.620 - 0.656)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_3 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y158.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<403>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_3
    SLICE_X22Y145.D5     net (fanout=13)       0.996   UserWrapper/UserModule/eng/V_out_swa2csf<403>
    SLICE_X22Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>111
    SLICE_X23Y145.D4     net (fanout=6)        0.459   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
    SLICE_X23Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>12
    SLICE_X22Y144.D4     net (fanout=1)        0.422   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
    SLICE_X22Y144.COUT   Topcyd                0.200   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.AMUX   Tcina                 0.218   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D2     net (fanout=11)       0.572   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_E101
    SLICE_X22Y147.A3     net (fanout=23)       0.685   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (0.792ns logic, 3.757ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.620 - 0.648)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_2 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y165.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<393>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_2
    SLICE_X37Y159.C1     net (fanout=16)       0.689   UserWrapper/UserModule/eng/V_out_swa2csf<392>
    SLICE_X37Y159.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X38Y158.C2     net (fanout=4)        0.464   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X38Y158.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/T<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<8>11
    SLICE_X36Y158.A1     net (fanout=3)        0.543   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<8>
    SLICE_X36Y158.AMUX   Topaa                 0.324   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (0.698ns logic, 3.855ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.546ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.620 - 0.648)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y165.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<393>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3
    SLICE_X37Y159.C4     net (fanout=13)       0.670   UserWrapper/UserModule/eng/V_out_swa2csf<393>
    SLICE_X37Y159.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X38Y159.A1     net (fanout=4)        0.476   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X38Y159.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X36Y157.D4     net (fanout=2)        0.421   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
    SLICE_X36Y157.COUT   Topcyd                0.219   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.546ns (0.820ns logic, 3.726ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.536ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.620 - 0.656)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_2 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y158.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<403>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_2
    SLICE_X22Y145.D3     net (fanout=16)       0.960   UserWrapper/UserModule/eng/V_out_swa2csf<402>
    SLICE_X22Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>111
    SLICE_X23Y145.D4     net (fanout=6)        0.459   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
    SLICE_X23Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>12
    SLICE_X22Y144.D4     net (fanout=1)        0.422   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
    SLICE_X22Y144.COUT   Topcyd                0.223   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.AMUX   Tcina                 0.218   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D2     net (fanout=11)       0.572   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_E101
    SLICE_X22Y147.A3     net (fanout=23)       0.685   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (0.815ns logic, 3.721ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.534ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.620 - 0.648)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y165.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<393>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3
    SLICE_X37Y159.C4     net (fanout=13)       0.670   UserWrapper/UserModule/eng/V_out_swa2csf<393>
    SLICE_X37Y159.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X38Y158.C2     net (fanout=4)        0.464   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X38Y158.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/T<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<8>11
    SLICE_X36Y158.A1     net (fanout=3)        0.543   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<8>
    SLICE_X36Y158.AMUX   Topaa                 0.324   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (0.698ns logic, 3.836ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.513ns (Levels of Logic = 7)
  Clock Path Skew:      -0.036ns (0.620 - 0.656)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_2 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y158.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<403>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_2
    SLICE_X22Y145.D3     net (fanout=16)       0.960   UserWrapper/UserModule/eng/V_out_swa2csf<402>
    SLICE_X22Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>111
    SLICE_X23Y145.D4     net (fanout=6)        0.459   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
    SLICE_X23Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>12
    SLICE_X22Y144.D4     net (fanout=1)        0.422   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
    SLICE_X22Y144.COUT   Topcyd                0.200   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.AMUX   Tcina                 0.218   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D2     net (fanout=11)       0.572   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_E101
    SLICE_X22Y147.A3     net (fanout=23)       0.685   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.513ns (0.792ns logic, 3.721ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E_1 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.259ns (Levels of Logic = 7)
  Clock Path Skew:      -0.288ns (1.059 - 1.347)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E_1 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y138.CQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E_1
    SLICE_X23Y143.A1     net (fanout=10)       0.628   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E<1>
    SLICE_X23Y143.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0078<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X23Y142.B2     net (fanout=4)        0.452   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X23Y142.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0078<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0078_Madd_xor<7>11
    SLICE_X22Y144.D5     net (fanout=2)        0.448   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0078<7>
    SLICE_X22Y144.COUT   Topcyd                0.223   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.AMUX   Tcina                 0.218   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D2     net (fanout=11)       0.572   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_E101
    SLICE_X22Y147.A3     net (fanout=23)       0.685   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (0.851ns logic, 3.408ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_5 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.505ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.620 - 0.658)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_5 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y154.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<405>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_5
    SLICE_X22Y145.D6     net (fanout=11)       0.929   UserWrapper/UserModule/eng/V_out_swa2csf<405>
    SLICE_X22Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>111
    SLICE_X23Y145.D4     net (fanout=6)        0.459   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
    SLICE_X23Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>12
    SLICE_X22Y144.D4     net (fanout=1)        0.422   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
    SLICE_X22Y144.COUT   Topcyd                0.223   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.AMUX   Tcina                 0.218   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D2     net (fanout=11)       0.572   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_E101
    SLICE_X22Y147.A3     net (fanout=23)       0.685   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (0.815ns logic, 3.690ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_1 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.508ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.620 - 0.646)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_1 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y167.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<391>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_1
    SLICE_X37Y159.C3     net (fanout=21)       0.615   UserWrapper/UserModule/eng/V_out_swa2csf<391>
    SLICE_X37Y159.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X38Y159.A1     net (fanout=4)        0.476   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X38Y159.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X36Y157.D4     net (fanout=2)        0.421   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
    SLICE_X36Y157.COUT   Topcyd                0.236   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.508ns (0.837ns logic, 3.671ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_2 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.499ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.620 - 0.648)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_2 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y165.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<393>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_2
    SLICE_X37Y159.C1     net (fanout=16)       0.689   UserWrapper/UserModule/eng/V_out_swa2csf<392>
    SLICE_X37Y159.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X38Y158.C2     net (fanout=4)        0.464   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X38Y158.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/T<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<8>11
    SLICE_X36Y158.A1     net (fanout=3)        0.543   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<8>
    SLICE_X36Y158.AMUX   Topaa                 0.270   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lutdi4
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.499ns (0.644ns logic, 3.855ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_4 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.620 - 0.653)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_4 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<395>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_4
    SLICE_X22Y157.D1     net (fanout=11)       0.810   UserWrapper/UserModule/eng/V_out_swa2csf<394>
    SLICE_X22Y157.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/n0077<6>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/Madd_n0077_Madd_xor<6>11
    SLICE_X36Y157.D1     net (fanout=5)        0.726   UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/n0077<6>
    SLICE_X36Y157.COUT   Topcyd                0.236   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (0.794ns logic, 3.695ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_5 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.482ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.620 - 0.658)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_5 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y154.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<405>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_5
    SLICE_X22Y145.D6     net (fanout=11)       0.929   UserWrapper/UserModule/eng/V_out_swa2csf<405>
    SLICE_X22Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>111
    SLICE_X23Y145.D4     net (fanout=6)        0.459   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
    SLICE_X23Y145.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>12
    SLICE_X22Y144.D4     net (fanout=1)        0.422   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0077<7>
    SLICE_X22Y144.COUT   Topcyd                0.200   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.AMUX   Tcina                 0.218   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D2     net (fanout=11)       0.572   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_E101
    SLICE_X22Y147.A3     net (fanout=23)       0.685   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.482ns (0.792ns logic, 3.690ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E_1 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 7)
  Clock Path Skew:      -0.288ns (1.059 - 1.347)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E_1 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y138.CQ     Tcko                  0.259   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E_1
    SLICE_X23Y143.A1     net (fanout=10)       0.628   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/E<1>
    SLICE_X23Y143.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0078<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0078_Madd_xor<3>111
    SLICE_X23Y142.B2     net (fanout=4)        0.452   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0078_Madd_xor<3>11
    SLICE_X23Y142.B      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0078<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0078_Madd_xor<7>11
    SLICE_X22Y144.D5     net (fanout=2)        0.448   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0078<7>
    SLICE_X22Y144.COUT   Topcyd                0.196   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<3>
    SLICE_X22Y145.AMUX   Tcina                 0.218   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0077_Madd_xor<7>11
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D2     net (fanout=11)       0.572   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_V[9]_E[9]_LessThan_14_o_cy<4>
    SLICE_X22Y142.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_E101
    SLICE_X22Y147.A3     net (fanout=23)       0.685   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_E<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (0.824ns logic, 3.408ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_1 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.491ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.620 - 0.646)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_1 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y167.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<391>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_1
    SLICE_X37Y159.C3     net (fanout=21)       0.615   UserWrapper/UserModule/eng/V_out_swa2csf<391>
    SLICE_X37Y159.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X38Y159.A1     net (fanout=4)        0.476   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X38Y159.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X36Y157.D4     net (fanout=2)        0.421   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
    SLICE_X36Y157.COUT   Topcyd                0.219   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.491ns (0.820ns logic, 3.671ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.480ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.620 - 0.648)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y165.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<393>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_3
    SLICE_X37Y159.C4     net (fanout=13)       0.670   UserWrapper/UserModule/eng/V_out_swa2csf<393>
    SLICE_X37Y159.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X38Y158.C2     net (fanout=4)        0.464   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X38Y158.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/T<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<8>11
    SLICE_X36Y158.A1     net (fanout=3)        0.543   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<8>
    SLICE_X36Y158.AMUX   Topaa                 0.270   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lutdi4
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.480ns (0.644ns logic, 3.836ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_1 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.479ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.620 - 0.646)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_1 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y167.CQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<391>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_1
    SLICE_X37Y159.C3     net (fanout=21)       0.615   UserWrapper/UserModule/eng/V_out_swa2csf<391>
    SLICE_X37Y159.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X38Y158.C2     net (fanout=4)        0.464   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X38Y158.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/T<1>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<8>11
    SLICE_X36Y158.A1     net (fanout=3)        0.543   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<8>
    SLICE_X36Y158.AMUX   Topaa                 0.324   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lut<4>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.479ns (0.698ns logic, 3.781ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_4 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.470ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.620 - 0.653)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_4 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<395>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_4
    SLICE_X22Y157.D1     net (fanout=11)       0.810   UserWrapper/UserModule/eng/V_out_swa2csf<394>
    SLICE_X22Y157.D      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/n0077<6>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/Madd_n0077_Madd_xor<6>11
    SLICE_X36Y157.D1     net (fanout=5)        0.726   UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/n0077<6>
    SLICE_X36Y157.COUT   Topcyd                0.217   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (0.775ns logic, 3.695ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_4 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.464ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.620 - 0.653)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_4 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<395>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_4
    SLICE_X37Y159.C5     net (fanout=11)       0.571   UserWrapper/UserModule/eng/V_out_swa2csf<394>
    SLICE_X37Y159.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X38Y159.A1     net (fanout=4)        0.476   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X38Y159.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X36Y157.D4     net (fanout=2)        0.421   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
    SLICE_X36Y157.COUT   Topcyd                0.236   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lut<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (0.837ns logic, 3.627ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_4 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.447ns (Levels of Logic = 7)
  Clock Path Skew:      -0.033ns (0.620 - 0.653)
  Source Clock:         UserWrapper/sys_clk rising at 0.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_4 to UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.AQ     Tcko                  0.223   UserWrapper/UserModule/eng/V_out_swa2csf<395>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[39].swpe/V_4
    SLICE_X37Y159.C5     net (fanout=11)       0.571   UserWrapper/UserModule/eng/V_out_swa2csf<394>
    SLICE_X37Y159.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>111
    SLICE_X38Y159.A1     net (fanout=4)        0.476   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<4>11
    SLICE_X38Y159.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Madd_n0079_Madd_xor<7>11
    SLICE_X36Y157.D4     net (fanout=2)        0.421   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/n0079<7>
    SLICE_X36Y157.COUT   Topcyd                0.219   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_lutdi3
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.CIN    net (fanout=1)        0.000   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<3>
    SLICE_X36Y158.AMUX   Tcina                 0.227   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/N2
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C2     net (fanout=21)       0.588   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mcompar_GND_111_o_GND_111_o_LessThan_16_o_cy<4>
    SLICE_X36Y156.C      Tilo                  0.043   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/F<9>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_new_F101
    SLICE_X22Y147.A1     net (fanout=21)       0.948   UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/new_F<9>
    SLICE_X22Y147.A      Tilo                  0.043   UserWrapper/UserModule/eng/swa/N2168
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19_SW1
    SLICE_X22Y150.A2     net (fanout=1)        0.623   UserWrapper/UserModule/eng/swa/N2168
    SLICE_X22Y150.CLK    Tas                  -0.021   UserWrapper/UserModule/eng/V_out_swa2csf<409>
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/Mmux_init_E[9]_new_E[9]_mux_28_OUT19
                                                       UserWrapper/UserModule/eng/swa/swpe_gen[40].swpe/V_8
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (0.820ns logic, 3.627ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        "UserWrapper_UserModule_scg_clkout0" TS_CLK_USERCLK2 * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/fifo0 (RAMB36_X2Y60.DIBDI29), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/middleDin_61 (FF)
  Destination:          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/fifo0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 0)
  Clock Path Skew:      0.296ns (0.795 - 0.499)
  Source Clock:         UserWrapper/sys_clk rising at 8.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/middleDin_61 to UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/fifo0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X48Y291.DQ        Tcko                  0.100   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/middleDin<61>
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/middleDin_61
    RAMB36_X2Y60.DIBDI29    net (fanout=1)        0.493   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/middleDin<61>
    RAMB36_X2Y60.CLKBWRCLKU Trckd_DIB   (-Th)     0.296   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/fifo0
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/fifo0
    ----------------------------------------------------  ---------------------------
    Total                                         0.297ns (-0.196ns logic, 0.493ns route)
                                                          (-66.0% logic, 166.0% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/fifo0 (RAMB36_X2Y60.DIBDI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/middleDin_38 (FF)
  Destination:          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/fifo0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.336ns (0.795 - 0.459)
  Source Clock:         UserWrapper/sys_clk rising at 8.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/middleDin_38 to UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/fifo0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X51Y279.AQ        Tcko                  0.100   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/middleDin<41>
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/middleDin_38
    RAMB36_X2Y60.DIBDI6     net (fanout=1)        0.533   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/middleDin<38>
    RAMB36_X2Y60.CLKBWRCLKL Trckd_DIB   (-Th)     0.296   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/fifo0
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/raddrFifo/fifo0
    ----------------------------------------------------  ---------------------------
    Total                                         0.337ns (-0.196ns logic, 0.533ns route)
                                                          (-58.2% logic, 158.2% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB18_X1Y73.RSTRAMB), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.686 - 0.613)
  Source Clock:         UserWrapper/sys_clk rising at 8.000ns
  Destination Clock:    UserWrapper/sys_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X18Y181.CQ       Tcko                  0.206   UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                         UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    RAMB18_X1Y73.RSTRAMB   net (fanout=2)        0.232   UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    RAMB18_X1Y73.CLKBWRCLK Trckc_RSTRAM(-Th)     0.364   UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                         UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.074ns (-0.158ns logic, 0.232ns route)
                                                         (-213.5% logic, 313.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        "UserWrapper_UserModule_scg_clkout0" TS_CLK_USERCLK2 * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y59.CLKARDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[9].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y59.CLKBWRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y118.RDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y118.WRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y55.CLKARDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y55.CLKBWRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[2].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[2].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y97.CLKARDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[2].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[2].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y97.CLKBWRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[9].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[9].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X0Y61.CLKARDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[9].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[9].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y61.CLKBWRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y96.RDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y96.WRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[4].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[4].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y116.RDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[4].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[4].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y116.WRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y45.CLKARDCLKL
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y45.CLKARDCLKU
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y45.CLKBWRCLKL
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X1Y45.CLKBWRCLKU
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y73.CLKARDCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Logical resource: UserWrapper/UserModule/eng/swa/inter_ref_block_fifo_gen[12].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y73.CLKBWRCLK
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y45.CLKARDCLKL
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y45.CLKARDCLKU
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y45.CLKBWRCLKL
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y45.CLKBWRCLKU
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y43.CLKARDCLKL
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y43.CLKARDCLKU
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y43.CLKBWRCLKL
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE))
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y43.CLKBWRCLKU
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y48.CLKARDCLKL
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------
Slack: 5.905ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: UserWrapper/UserModule/eng/ec/qsbram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y48.CLKARDCLKU
  Clock network: UserWrapper/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD 
TIMEGRP         "mig_DDR3_0_u_ddr3_infrastructure_pll_clk3" TS_clk_400 / 
0.416666667         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP
        "mig_DDR3_0_u_ddr3_infrastructure_pll_clk3" TS_clk_400 / 0.416666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.500ns (Tmmcmpw_CLKIN1_150_200)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.500ns (Tmmcmpw_CLKIN1_150_200)
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 4.929ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 4.929ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
--------------------------------------------------------------------------------
Slack: 94.000ns (max period limit - period)
  Period: 6.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 207.360ns (max period limit - period)
  Period: 6.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Logical resource: mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP 
"mig_DDR3_0_freq_refclk" TS_clk_400         / 1.66666667 PHASE 1.40625 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.072ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP "mig_DDR3_0_freq_refclk" TS_clk_400
        / 1.66666667 PHASE 1.40625 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y2.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y5.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y1.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y8.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y3.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y10.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y6.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y0.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.428ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.072ns (932.836MHz) (Tpopper_FRQ)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y9.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tphrper_CLKIN)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y2.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tphrper_CLKIN)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y0.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.429ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.071ns (933.707MHz) (Tphrper_CLKIN)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y1.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y2.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y5.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.482ns (Tphrpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y2.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tphrpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y2.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y3.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y11.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y1.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y9.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y1.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y8.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y0.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpippwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
  Location pin: PHASER_IN_PHY_X1Y8.FREQREFCLK
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.482ns (Tphrpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y0.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tphrpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
  Location pin: PHASER_REF_X1Y0.CLKIN
  Clock network: mig_DDR3_0/freq_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP 
"mig_DDR3_0_mem_refclk" TS_clk_400 /         1.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP "mig_DDR3_0_mem_refclk" TS_clk_400 /
        1.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1.500ns
  Low pulse: 0.750ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y5.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y8.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y3.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y10.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y6.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.536ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1.500ns
  High pulse: 0.750ns
  High pulse limit: 0.482ns (Tpoppwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
  Location pin: PHASER_OUT_PHY_X1Y9.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP 
"mig_DDR3_0_sync_pulse" TS_clk_400 /         0.104166667 PHASE 0.65625 ns HIGH 
6.25%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.560ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          24.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.644 - 0.488)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 0.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=3)        0.607   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctckd_EMP           0.008   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  1.191ns (0.584ns logic, 0.607ns route)
                                                                   (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          24.000ns
  Data Path Delay:      1.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.643 - 0.488)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 0.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY net (fanout=3)        0.591   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y0.MEMREFCLK       Tpctckd_EMP           0.008   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  1.175ns (0.584ns logic, 0.591ns route)
                                                                   (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          24.000ns
  Data Path Delay:      0.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_DDR3_0/mem_refclk rising at 0.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=3)        0.374   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctckd_EMP           0.008   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.958ns (0.584ns logic, 0.374ns route)
                                                                   (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP "mig_DDR3_0_sync_pulse" TS_clk_400 /
        0.104166667 PHASE 0.65625 ns HIGH 6.25%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.375 - 0.205)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 24.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY net (fanout=3)        0.273   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y0.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.480ns (0.207ns logic, 0.273ns route)
                                                                   (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (0.372 - 0.205)
  Source Clock:         mig_DDR3_0/mem_refclk rising at 24.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=3)        0.280   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.487ns (0.207ns logic, 0.280ns route)
                                                                   (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mig_DDR3_0/mem_refclk rising at 24.656ns
  Destination Clock:    mig_DDR3_0/mem_refclk rising at 24.656ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=3)        0.178   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.385ns (0.207ns logic, 0.178ns route)
                                                                   (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP "mig_DDR3_0_sync_pulse" TS_clk_400 /
        0.104166667 PHASE 0.65625 ns HIGH 6.25%;
--------------------------------------------------------------------------------
Slack: 15.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 1.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 15.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 1.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 15.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 1.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 22.930ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 22.930ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 22.930ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 23.429ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 22.500ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y0.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 23.429ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 22.500ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 23.429ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 22.500ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: mig_DDR3_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD 
TIMEGRP         "mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i"         
TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 703651 paths analyzed, 93687 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.817ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (SLICE_X117Y133.B2), 2243 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.736ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.100 - 0.122)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y132.AQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_3
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2
    SLICE_X127Y148.A1    net (fanout=54)       1.310   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_2
    SLICE_X127Y148.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/clear_req
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/passing_open_bank1
    SLICE_X122Y150.D6    net (fanout=7)        0.531   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<2>
    SLICE_X122Y150.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank3
    SLICE_X122Y150.C2    net (fanout=1)        0.465   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank2
    SLICE_X122Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank4
    SLICE_X111Y136.A1    net (fanout=7)        1.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/rcv_open_bank
    SLICE_X111Y136.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_col4
    SLICE_X115Y132.B1    net (fanout=6)        0.697   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<0>
    SLICE_X115Y132.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>11
    SLICE_X115Y132.A4    net (fanout=5)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>1
    SLICE_X115Y132.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C5    net (fanout=1)        0.330   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.736ns (0.570ns logic, 5.166ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.500ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.100 - 0.122)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y132.AQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_3
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2
    SLICE_X127Y148.A1    net (fanout=54)       1.310   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_2
    SLICE_X127Y148.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/clear_req
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y149.C2    net (fanout=7)        0.818   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<2>
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.500ns (0.527ns logic, 4.973ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_4 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.438ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_4 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y133.AQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_4
    SLICE_X122Y148.C6    net (fanout=43)       0.840   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_4
    SLICE_X122Y148.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y150.C4    net (fanout=7)        0.658   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<4>
    SLICE_X124Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rcv_open_bank2
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank2
    SLICE_X124Y149.C1    net (fanout=1)        0.561   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.438ns (0.534ns logic, 4.904ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.432ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y133.BQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    SLICE_X125Y149.D3    net (fanout=44)       1.130   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
    SLICE_X125Y149.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y150.C6    net (fanout=7)        0.362   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
    SLICE_X124Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rcv_open_bank2
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank2
    SLICE_X124Y149.C1    net (fanout=1)        0.561   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.432ns (0.534ns logic, 4.898ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/rd_wr_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.564 - 0.616)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/rd_wr_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y142.AQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/rd_wr_r_lcl
    SLICE_X122Y148.C5    net (fanout=16)       0.725   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rd_wr_r<4>
    SLICE_X122Y148.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y150.C4    net (fanout=7)        0.658   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<4>
    SLICE_X124Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rcv_open_bank2
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank2
    SLICE_X124Y149.C1    net (fanout=1)        0.561   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (0.534ns logic, 4.789ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/req_wr_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.290ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.564 - 0.617)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/req_wr_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y148.AQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/req_wr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/req_wr_r_lcl
    SLICE_X122Y148.C4    net (fanout=9)        0.692   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/req_wr_r<4>
    SLICE_X122Y148.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y150.C4    net (fanout=7)        0.658   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<4>
    SLICE_X124Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rcv_open_bank2
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank2
    SLICE_X124Y149.C1    net (fanout=1)        0.561   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.290ns (0.534ns logic, 4.756ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_compare0/rd_wr_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.288ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.564 - 0.616)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_compare0/rd_wr_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y142.BQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_compare0/rd_wr_r_lcl
    SLICE_X125Y149.D1    net (fanout=15)       0.986   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rd_wr_r<5>
    SLICE_X125Y149.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y150.C6    net (fanout=7)        0.362   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
    SLICE_X124Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rcv_open_bank2
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank2
    SLICE_X124Y149.C1    net (fanout=1)        0.561   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.288ns (0.534ns logic, 4.754ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/pass_open_bank_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.171ns (Levels of Logic = 8)
  Clock Path Skew:      -0.103ns (0.564 - 0.667)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/pass_open_bank_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y146.CQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/pass_open_bank_r_lcl_0
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/pass_open_bank_r_lcl
    SLICE_X122Y148.C2    net (fanout=7)        0.573   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/pass_open_bank_r_lcl_0
    SLICE_X122Y148.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y150.C4    net (fanout=7)        0.658   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<4>
    SLICE_X124Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rcv_open_bank2
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank2
    SLICE_X124Y149.C1    net (fanout=1)        0.561   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (0.534ns logic, 4.637ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_0 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.100 - 0.122)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_0 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y132.AQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_0
    SLICE_X122Y145.D4    net (fanout=46)       1.072   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_0
    SLICE_X122Y145.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_passing_open_bank_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y149.D4    net (fanout=7)        0.636   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<0>
    SLICE_X124Y149.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C5    net (fanout=1)        0.159   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (0.534ns logic, 4.712ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_wr_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.192ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.564 - 0.616)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_wr_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y149.AQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/req_wr_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_wr_r_lcl
    SLICE_X125Y149.A2    net (fanout=8)        0.811   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/req_wr_r
    SLICE_X125Y149.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/passing_open_bank1
    SLICE_X122Y150.D1    net (fanout=7)        0.486   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<3>
    SLICE_X122Y150.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank3
    SLICE_X122Y150.C2    net (fanout=1)        0.465   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank2
    SLICE_X122Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank4
    SLICE_X111Y136.A1    net (fanout=7)        1.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/rcv_open_bank
    SLICE_X111Y136.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_col4
    SLICE_X115Y132.B1    net (fanout=6)        0.697   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<0>
    SLICE_X115Y132.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>11
    SLICE_X115Y132.A4    net (fanout=5)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>1
    SLICE_X115Y132.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C5    net (fanout=1)        0.330   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.192ns (0.570ns logic, 4.622ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_3 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.206ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.100 - 0.122)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_3 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y132.DQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_3
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_3
    SLICE_X125Y149.A6    net (fanout=55)       0.825   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_3
    SLICE_X125Y149.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/passing_open_bank1
    SLICE_X122Y150.D1    net (fanout=7)        0.486   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<3>
    SLICE_X122Y150.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank3
    SLICE_X122Y150.C2    net (fanout=1)        0.465   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank2
    SLICE_X122Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank4
    SLICE_X111Y136.A1    net (fanout=7)        1.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/rcv_open_bank
    SLICE_X111Y136.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_col4
    SLICE_X115Y132.B1    net (fanout=6)        0.697   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<0>
    SLICE_X115Y132.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>11
    SLICE_X115Y132.A4    net (fanout=5)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>1
    SLICE_X115Y132.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C5    net (fanout=1)        0.330   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.206ns (0.570ns logic, 4.636ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_wr_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.157ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.564 - 0.616)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_wr_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y149.AQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/req_wr_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_wr_r_lcl
    SLICE_X125Y149.A2    net (fanout=8)        0.811   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/req_wr_r
    SLICE_X125Y149.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y150.C5    net (fanout=7)        0.370   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<3>
    SLICE_X124Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rcv_open_bank2
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank2
    SLICE_X124Y149.C1    net (fanout=1)        0.561   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.157ns (0.570ns logic, 4.587ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_3 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.171ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.100 - 0.122)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_3 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y132.DQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_3
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_3
    SLICE_X125Y149.A6    net (fanout=55)       0.825   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_3
    SLICE_X125Y149.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y150.C5    net (fanout=7)        0.370   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<3>
    SLICE_X124Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rcv_open_bank2
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank2
    SLICE_X124Y149.C1    net (fanout=1)        0.561   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (0.570ns logic, 4.601ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_4 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.173ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_4 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y133.AQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_4
    SLICE_X122Y148.C6    net (fanout=43)       0.840   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_4
    SLICE_X122Y148.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/passing_open_bank1
    SLICE_X122Y150.D4    net (fanout=7)        0.474   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<4>
    SLICE_X122Y150.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank3
    SLICE_X122Y150.C2    net (fanout=1)        0.465   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank2
    SLICE_X122Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank4
    SLICE_X111Y136.A1    net (fanout=7)        1.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/rcv_open_bank
    SLICE_X111Y136.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_col4
    SLICE_X115Y132.B1    net (fanout=6)        0.697   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<0>
    SLICE_X115Y132.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>11
    SLICE_X115Y132.A4    net (fanout=5)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>1
    SLICE_X115Y132.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C5    net (fanout=1)        0.330   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.173ns (0.534ns logic, 4.639ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_compare0/req_wr_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.103ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.564 - 0.616)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_compare0/req_wr_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y148.DQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/req_wr_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_compare0/req_wr_r_lcl
    SLICE_X125Y149.D4    net (fanout=8)        0.801   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/req_wr_r
    SLICE_X125Y149.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y150.C6    net (fanout=7)        0.362   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
    SLICE_X124Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rcv_open_bank2
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank2
    SLICE_X124Y149.C1    net (fanout=1)        0.561   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.103ns (0.534ns logic, 4.569ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_0 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.124ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.100 - 0.122)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_0 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y132.AQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_0
    SLICE_X122Y145.D4    net (fanout=46)       1.072   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_0
    SLICE_X122Y145.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_passing_open_bank_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/passing_open_bank1
    SLICE_X125Y150.B1    net (fanout=7)        0.797   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<0>
    SLICE_X125Y150.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rcv_open_bank
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rcv_open_bank1
    SLICE_X125Y150.A4    net (fanout=1)        0.232   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rcv_open_bank
    SLICE_X125Y150.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rcv_open_bank
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y135.C1    net (fanout=7)        1.053   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/rcv_open_bank
    SLICE_X110Y135.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rts_col4
    SLICE_X115Y132.B6    net (fanout=6)        0.389   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<1>
    SLICE_X115Y132.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>11
    SLICE_X115Y132.A4    net (fanout=5)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>1
    SLICE_X115Y132.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C5    net (fanout=1)        0.330   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.124ns (0.534ns logic, 4.590ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_4 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.123ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_4 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y133.AQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_4
    SLICE_X112Y143.C1    net (fanout=43)       1.012   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_4
    SLICE_X112Y143.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_cmd_r1_0
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/ordered_issued_lcl1
    SLICE_X112Y143.D4    net (fanout=1)        0.236   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/ordered_issued<4>
    SLICE_X112Y143.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_cmd_r1_0
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/out2_SW0
    SLICE_X111Y143.B6    net (fanout=2)        0.291   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/N312
    SLICE_X111Y143.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/demand_priority_ns3
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/out2_1
    SLICE_X111Y139.C3    net (fanout=4)        0.747   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/out2
    SLICE_X111Y139.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/req_priority_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/order_q_zero1
    SLICE_X111Y139.D4    net (fanout=3)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/order_q_zero
    SLICE_X111Y139.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/req_priority_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rts_col2
    SLICE_X110Y135.C3    net (fanout=1)        0.531   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rts_col1
    SLICE_X110Y135.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rts_col4
    SLICE_X115Y132.B6    net (fanout=6)        0.389   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<1>
    SLICE_X115Y132.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>11
    SLICE_X115Y132.A4    net (fanout=5)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>1
    SLICE_X115Y132.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C5    net (fanout=1)        0.330   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (0.620ns logic, 4.503ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.064ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.564 - 0.617)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y144.CQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rd_wr_r<3>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl
    SLICE_X127Y148.A6    net (fanout=15)       0.638   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rd_wr_r<2>
    SLICE_X127Y148.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/clear_req
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/passing_open_bank1
    SLICE_X122Y150.D6    net (fanout=7)        0.531   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<2>
    SLICE_X122Y150.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank3
    SLICE_X122Y150.C2    net (fanout=1)        0.465   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank2
    SLICE_X122Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank4
    SLICE_X111Y136.A1    net (fanout=7)        1.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/rcv_open_bank
    SLICE_X111Y136.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_col4
    SLICE_X115Y132.B1    net (fanout=6)        0.697   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<0>
    SLICE_X115Y132.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>11
    SLICE_X115Y132.A4    net (fanout=5)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>1
    SLICE_X115Y132.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C5    net (fanout=1)        0.330   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.064ns (0.570ns logic, 4.494ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/rd_wr_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.058ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.564 - 0.616)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/rd_wr_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y142.AQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/rd_wr_r_lcl
    SLICE_X122Y148.C5    net (fanout=16)       0.725   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rd_wr_r<4>
    SLICE_X122Y148.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/passing_open_bank1
    SLICE_X122Y150.D4    net (fanout=7)        0.474   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<4>
    SLICE_X122Y150.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank3
    SLICE_X122Y150.C2    net (fanout=1)        0.465   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank2
    SLICE_X122Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank4
    SLICE_X111Y136.A1    net (fanout=7)        1.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/rcv_open_bank
    SLICE_X111Y136.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_col4
    SLICE_X115Y132.B1    net (fanout=6)        0.697   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<0>
    SLICE_X115Y132.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>11
    SLICE_X115Y132.A4    net (fanout=5)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>1
    SLICE_X115Y132.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C5    net (fanout=1)        0.330   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.058ns (0.534ns logic, 4.524ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.088ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.100 - 0.122)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y132.CQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_1
    SLICE_X123Y147.D2    net (fanout=56)       0.994   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_1
    SLICE_X123Y147.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_compare0/req_cmd_r<0>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y149.D1    net (fanout=7)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<1>
    SLICE_X124Y149.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C5    net (fanout=1)        0.159   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.088ns (0.534ns logic, 4.554ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.091ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y133.BQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    SLICE_X125Y149.D3    net (fanout=44)       1.130   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
    SLICE_X125Y149.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/passing_open_bank1
    SLICE_X125Y149.B1    net (fanout=7)        0.377   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
    SLICE_X125Y149.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rcv_open_bank2
    SLICE_X125Y150.A1    net (fanout=1)        0.561   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rcv_open_bank1
    SLICE_X125Y150.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/rcv_open_bank
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y135.C1    net (fanout=7)        1.053   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/rcv_open_bank
    SLICE_X110Y135.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/rts_col4
    SLICE_X115Y132.B6    net (fanout=6)        0.389   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<1>
    SLICE_X115Y132.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>11
    SLICE_X115Y132.A4    net (fanout=5)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>1
    SLICE_X115Y132.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C5    net (fanout=1)        0.330   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (0.534ns logic, 4.557ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.089ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y133.BQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    SLICE_X125Y149.D3    net (fanout=44)       1.130   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
    SLICE_X125Y149.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y150.A5    net (fanout=7)        0.304   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
    SLICE_X124Y150.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rcv_open_bank2
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank2
    SLICE_X122Y150.C5    net (fanout=1)        0.261   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank1
    SLICE_X122Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank4
    SLICE_X111Y136.A1    net (fanout=7)        1.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/rcv_open_bank
    SLICE_X111Y136.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_col4
    SLICE_X115Y132.B1    net (fanout=6)        0.697   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<0>
    SLICE_X115Y132.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>11
    SLICE_X115Y132.A4    net (fanout=5)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>1
    SLICE_X115Y132.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C5    net (fanout=1)        0.330   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (0.534ns logic, 4.555ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_6 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.061ns (Levels of Logic = 8)
  Clock Path Skew:      -0.021ns (0.092 - 0.113)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_6 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y133.BQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_7
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_6
    SLICE_X124Y150.B6    net (fanout=44)       1.011   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_6
    SLICE_X124Y150.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rcv_open_bank2
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y149.D5    net (fanout=7)        0.476   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<6>
    SLICE_X124Y149.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C5    net (fanout=1)        0.159   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (0.570ns logic, 4.491ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/pre_passing_open_bank_r (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.979ns (Levels of Logic = 8)
  Clock Path Skew:      -0.103ns (0.564 - 0.667)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/pre_passing_open_bank_r to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y147.DQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/pre_passing_open_bank_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/pre_passing_open_bank_r
    SLICE_X122Y148.C3    net (fanout=1)        0.381   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/pre_passing_open_bank_r
    SLICE_X122Y148.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y150.C4    net (fanout=7)        0.658   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<4>
    SLICE_X124Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rcv_open_bank2
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank2
    SLICE_X124Y149.C1    net (fanout=1)        0.561   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      4.979ns (0.534ns logic, 4.445ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/req_wr_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.025ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.564 - 0.617)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/req_wr_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y148.AQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/req_wr_r<4>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_compare0/req_wr_r_lcl
    SLICE_X122Y148.C4    net (fanout=9)        0.692   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/req_wr_r<4>
    SLICE_X122Y148.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/bm_end_r1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/passing_open_bank1
    SLICE_X122Y150.D4    net (fanout=7)        0.474   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<4>
    SLICE_X122Y150.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank3
    SLICE_X122Y150.C2    net (fanout=1)        0.465   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank2
    SLICE_X122Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank4
    SLICE_X111Y136.A1    net (fanout=7)        1.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/rcv_open_bank
    SLICE_X111Y136.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_col4
    SLICE_X115Y132.B1    net (fanout=6)        0.697   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<0>
    SLICE_X115Y132.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>11
    SLICE_X115Y132.A4    net (fanout=5)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>1
    SLICE_X115Y132.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C5    net (fanout=1)        0.330   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.025ns (0.534ns logic, 4.491ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_wr_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.016ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.564 - 0.617)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_wr_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y146.AQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/req_wr_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_wr_r_lcl
    SLICE_X123Y147.D1    net (fanout=8)        0.922   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/req_wr_r
    SLICE_X123Y147.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_compare0/req_cmd_r<0>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y149.D1    net (fanout=7)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<1>
    SLICE_X124Y149.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C5    net (fanout=1)        0.159   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (0.534ns logic, 4.482ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_compare0/rd_wr_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.993ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.564 - 0.616)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_compare0/rd_wr_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y142.CQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_compare0/rd_wr_r_lcl
    SLICE_X124Y150.B4    net (fanout=17)       0.979   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rd_wr_r<6>
    SLICE_X124Y150.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/rcv_open_bank2
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/passing_open_bank1
    SLICE_X124Y149.D5    net (fanout=7)        0.476   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<6>
    SLICE_X124Y149.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank1
    SLICE_X124Y149.C5    net (fanout=1)        0.159   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank
    SLICE_X124Y149.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/ras_timer_zero_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/rcv_open_bank3
    SLICE_X110Y142.B3    net (fanout=7)        0.965   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/rcv_open_bank
    SLICE_X110Y142.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_addr_r2_29
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col3
    SLICE_X112Y133.A2    net (fanout=5)        0.768   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col2
    SLICE_X112Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<6>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A2    net (fanout=2)        0.436   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<7>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (0.534ns logic, 4.459ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.933ns (Levels of Logic = 8)
  Clock Path Skew:      -0.107ns (0.564 - 0.671)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X133Y146.AQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/pass_open_bank_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pass_open_bank_r_lcl
    SLICE_X127Y148.A3    net (fanout=6)        0.543   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/pass_open_bank_r
    SLICE_X127Y148.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/clear_req
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/passing_open_bank1
    SLICE_X122Y150.D6    net (fanout=7)        0.531   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<2>
    SLICE_X122Y150.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank3
    SLICE_X122Y150.C2    net (fanout=1)        0.465   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank2
    SLICE_X122Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank4
    SLICE_X111Y136.A1    net (fanout=7)        1.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/rcv_open_bank
    SLICE_X111Y136.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_col4
    SLICE_X115Y132.B1    net (fanout=6)        0.697   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<0>
    SLICE_X115Y132.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>11
    SLICE_X115Y132.A4    net (fanout=5)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>1
    SLICE_X115Y132.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C5    net (fanout=1)        0.330   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (0.534ns logic, 4.399ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.005ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.100 - 0.122)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y132.AQ    Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_3
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_2
    SLICE_X127Y148.A1    net (fanout=54)       1.310   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_2
    SLICE_X127Y148.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/clear_req
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/passing_open_bank1
    SLICE_X122Y150.D6    net (fanout=7)        0.531   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<2>
    SLICE_X122Y150.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank3
    SLICE_X122Y150.C2    net (fanout=1)        0.465   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank2
    SLICE_X122Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank4
    SLICE_X111Y136.A1    net (fanout=7)        1.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/rcv_open_bank
    SLICE_X111Y136.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_col4
    SLICE_X115Y133.A5    net (fanout=6)        0.380   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<0>
    SLICE_X115Y133.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<38>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>111
    SLICE_X117Y133.C6    net (fanout=4)        0.209   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      5.005ns (0.527ns logic, 4.478ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_passing_open_bank_r (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.914ns (Levels of Logic = 8)
  Clock Path Skew:      -0.108ns (0.564 - 0.672)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_passing_open_bank_r to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y148.DQ    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_passing_open_bank_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_passing_open_bank_r
    SLICE_X125Y149.A4    net (fanout=1)        0.569   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_passing_open_bank_r
    SLICE_X125Y149.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/passing_open_bank1
    SLICE_X122Y150.D1    net (fanout=7)        0.486   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/passing_open_bank<3>
    SLICE_X122Y150.D     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank3
    SLICE_X122Y150.C2    net (fanout=1)        0.465   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank2
    SLICE_X122Y150.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/head_r
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/rcv_open_bank4
    SLICE_X111Y136.A1    net (fanout=7)        1.116   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/rcv_open_bank
    SLICE_X111Y136.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rnk_config[0]_req_rank_r[0]_equal_72_o1
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/rts_col4
    SLICE_X115Y132.B1    net (fanout=6)        0.697   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/rts_col<0>
    SLICE_X115Y132.B     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>11
    SLICE_X115Y132.A4    net (fanout=5)        0.250   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<2>1
    SLICE_X115Y132.A     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/col_addr<118>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>11
    SLICE_X117Y133.C5    net (fanout=1)        0.330   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.C     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>12
    SLICE_X117Y133.B2    net (fanout=2)        0.467   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<4>1
    SLICE_X117Y133.CLK   Tas                   0.010   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/grant_r_5
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_ns<5>
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_5
    -------------------------------------------------  ---------------------------
    Total                                      4.914ns (0.534ns logic, 4.380ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (PHASER_OUT_PHY_X1Y11.FINEENABLE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/po_en_stg23 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      5.382ns (Levels of Logic = 5)
  Clock Path Skew:      -0.362ns (1.110 - 1.472)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/po_en_stg23 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X109Y44.BQ                Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/po_en_stg23
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/po_en_stg23
    SLICE_X127Y59.B5                net (fanout=2)        0.912   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/po_en_stg23
    SLICE_X127Y59.B                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X127Y59.A4                net (fanout=1)        0.232   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
    SLICE_X127Y59.A                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o22
    SLICE_X141Y77.C6                net (fanout=3)        1.140   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 5.382ns (0.604ns logic, 4.778ns route)
                                                                  (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_4 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      5.312ns (Levels of Logic = 5)
  Clock Path Skew:      -0.190ns (1.110 - 1.300)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_4 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X115Y57.DQ                Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_4
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_4
    SLICE_X127Y59.B1                net (fanout=2)        0.842   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_4
    SLICE_X127Y59.B                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X127Y59.A4                net (fanout=1)        0.232   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
    SLICE_X127Y59.A                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o22
    SLICE_X141Y77.C6                net (fanout=3)        1.140   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 5.312ns (0.604ns logic, 4.708ns route)
                                                                  (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      5.210ns (Levels of Logic = 4)
  Clock Path Skew:      -0.188ns (1.110 - 1.298)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X104Y50.AQ                Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f
    SLICE_X127Y59.A3                net (fanout=4)        0.979   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f
    SLICE_X127Y59.A                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o22
    SLICE_X141Y77.C6                net (fanout=3)        1.140   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 5.210ns (0.597ns logic, 4.613ns route)
                                                                  (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_4 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      5.131ns (Levels of Logic = 5)
  Clock Path Skew:      -0.238ns (1.110 - 1.348)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_4 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X134Y65.DQ                Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_4
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_4
    SLICE_X127Y59.B4                net (fanout=2)        0.625   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_4
    SLICE_X127Y59.B                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X127Y59.A4                net (fanout=1)        0.232   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
    SLICE_X127Y59.A                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o22
    SLICE_X141Y77.C6                net (fanout=3)        1.140   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 5.131ns (0.640ns logic, 4.491ns route)
                                                                  (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ck_po_stg2_f_en (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      5.002ns (Levels of Logic = 5)
  Clock Path Skew:      -0.240ns (1.110 - 1.350)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ck_po_stg2_f_en to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X131Y58.AQ                Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ck_po_stg2_f_en
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ck_po_stg2_f_en
    SLICE_X127Y59.B2                net (fanout=1)        0.532   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ck_po_stg2_f_en
    SLICE_X127Y59.B                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X127Y59.A4                net (fanout=1)        0.232   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
    SLICE_X127Y59.A                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o22
    SLICE_X141Y77.C6                net (fanout=3)        1.140   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 5.002ns (0.604ns logic, 4.398ns route)
                                                                  (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      5.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.188ns (1.110 - 1.298)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X104Y50.AQ                Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f
    SLICE_X141Y77.C1                net (fanout=4)        1.992   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_en_stg2_f
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 5.040ns (0.554ns logic, 4.486ns route)
                                                                  (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/fine_adjust_done_r (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      4.982ns (Levels of Logic = 5)
  Clock Path Skew:      -0.242ns (1.110 - 1.352)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/fine_adjust_done_r to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X129Y54.AQ                Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/fine_adjust_done_r
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/fine_adjust_done_r
    SLICE_X127Y59.B3                net (fanout=13)       0.512   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/fine_adjust_done_r
    SLICE_X127Y59.B                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X127Y59.A4                net (fanout=1)        0.232   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
    SLICE_X127Y59.A                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o22
    SLICE_X141Y77.C6                net (fanout=3)        1.140   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 4.982ns (0.604ns logic, 4.378ns route)
                                                                  (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_done_r_1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 5)
  Clock Path Skew:      -0.235ns (1.110 - 1.345)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_done_r_1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X128Y64.AQ                Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_done_r_4
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_done_r_1
    SLICE_X127Y59.B6                net (fanout=9)        0.425   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_done_r_1
    SLICE_X127Y59.B                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X127Y59.A4                net (fanout=1)        0.232   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
    SLICE_X127Y59.A                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o22
    SLICE_X141Y77.C6                net (fanout=3)        1.140   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 4.895ns (0.604ns logic, 4.291ns route)
                                                                  (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_4 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      4.783ns (Levels of Logic = 4)
  Clock Path Skew:      -0.190ns (1.110 - 1.300)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_4 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X115Y57.DQ                Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_4
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_4
    SLICE_X127Y59.A6                net (fanout=2)        0.588   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done_4
    SLICE_X127Y59.A                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o22
    SLICE_X141Y77.C6                net (fanout=3)        1.140   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 4.783ns (0.561ns logic, 4.222ns route)
                                                                  (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/fine_adjust_done_r (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 4)
  Clock Path Skew:      -0.242ns (1.110 - 1.352)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/fine_adjust_done_r to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X129Y54.AQ                Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/fine_adjust_done_r
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/fine_adjust_done_r
    SLICE_X127Y59.A5                net (fanout=13)       0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/fine_adjust_done_r
    SLICE_X127Y59.A                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o22
    SLICE_X141Y77.C6                net (fanout=3)        1.140   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o21
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 4.589ns (0.561ns logic, 4.028ns route)
                                                                  (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_0 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 3)
  Clock Path Skew:      -0.233ns (1.110 - 1.343)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_0 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X123Y64.BQ                Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel<4>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_0
    SLICE_X150Y93.A5                net (fanout=7)        1.816   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel<0>
    SLICE_X150Y93.A                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_8
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<0>_24
    SLICE_X150Y93.B5                net (fanout=8)        0.178   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<0>_24
    SLICE_X150Y93.B                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_8
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<0>_10
    SLICE_X151Y123.B3               net (fanout=9)        1.463   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<0>_10
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 4.531ns (0.518ns logic, 4.013ns route)
                                                                  (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      4.437ns (Levels of Logic = 3)
  Clock Path Skew:      -0.233ns (1.110 - 1.343)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X123Y64.CQ                Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel<4>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_1
    SLICE_X151Y97.A2                net (fanout=7)        1.959   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel<1>
    SLICE_X151Y97.A                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133289<75>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<1>_24
    SLICE_X151Y97.B5                net (fanout=8)        0.169   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<1>_24
    SLICE_X151Y97.B                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133289<75>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<1>_10
    SLICE_X151Y123.B4               net (fanout=9)        1.235   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<1>_10
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 4.437ns (0.518ns logic, 3.919ns route)
                                                                  (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/po_en_stg2_f (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      4.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.238ns (1.110 - 1.348)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/po_en_stg2_f to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X123Y59.AQ                Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/po_en_stg2_f
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/po_en_stg2_f
    SLICE_X141Y77.C3                net (fanout=3)        1.345   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/po_en_stg2_f
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 4.357ns (0.518ns logic, 3.839ns route)
                                                                  (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_2 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 3)
  Clock Path Skew:      -0.237ns (1.110 - 1.347)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_2 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X127Y62.BQ                Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_2
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_2
    SLICE_X141Y77.C2                net (fanout=7)        1.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_2
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 4.329ns (0.518ns logic, 3.811ns route)
                                                                  (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_in_common_1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 3)
  Clock Path Skew:      -0.231ns (1.110 - 1.341)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_in_common_1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X124Y67.AQ                Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/calib_in_common_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_in_common_1
    SLICE_X146Y68.C1                net (fanout=9)        0.983   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/calib_in_common_1
    SLICE_X146Y68.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_in_common_9
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_in_common_19
    SLICE_X151Y123.A1               net (fanout=10)       2.109   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_in_common_19
    SLICE_X151Y123.A                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_in_common_10
    SLICE_X151Y123.B5               net (fanout=9)        0.169   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_in_common_10
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 4.335ns (0.518ns logic, 3.817ns route)
                                                                  (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_done_r4 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      4.153ns (Levels of Logic = 3)
  Clock Path Skew:      -0.246ns (1.110 - 1.356)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_done_r4 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X138Y57.AQ                Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_done_r4
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_done_r4
    SLICE_X141Y77.C4                net (fanout=12)       1.105   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_done_r4
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 4.153ns (0.554ns logic, 3.599ns route)
                                                                  (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs_0 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 2)
  Clock Path Skew:      -0.231ns (1.110 - 1.341)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs_0 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X125Y67.AQ                Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs<1>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs_0
    SLICE_X149Y108.D5               net (fanout=9)        1.844   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs<0>
    SLICE_X149Y108.D                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<2>_4
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_zero_inputs<0>_1
    SLICE_X151Y123.B1               net (fanout=9)        0.878   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_zero_inputs<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 3.753ns (0.475ns logic, 3.278ns route)
                                                                  (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_4 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      3.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.238ns (1.110 - 1.348)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_4 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X134Y65.DQ                Tcko                  0.259   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_4
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_4
    SLICE_X141Y77.C5                net (fanout=2)        0.641   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_4
    SLICE_X141Y77.C                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/Mmux_dqs_po_en_stg2_f_dqs_po_en_stg2_f_MUX_13993_o23
    SLICE_X141Y77.D4                net (fanout=2)        0.243   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/po_enstg2_f<1>
    SLICE_X141Y77.D                 Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B6               net (fanout=3)        1.695   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/po_fine_enable<0>_1
    SLICE_X151Y123.B                Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133293<23>
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_po_fine_enable11
    PHASER_OUT_PHY_X1Y11.FINEENABLE net (fanout=1)        0.556   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_po_fine_enable
    PHASER_OUT_PHY_X1Y11.SYSCLK     Tpopckd_FEN           0.166   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
                                                                  mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out
    ------------------------------------------------------------  ---------------------------
    Total                                                 3.689ns (0.554ns logic, 3.135ns route)
                                                                  (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in (PHASER_IN_PHY_X1Y11.COUNTERLOADVAL4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      5.448ns (Levels of Logic = 3)
  Clock Path Skew:      -0.231ns (1.112 - 1.343)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
    Location                            Delay type         Delay(ns)  Physical Resource
                                                                      Logical Resource(s)
    ----------------------------------------------------------------  -------------------
    SLICE_X123Y64.CQ                    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel<4>
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_1
    SLICE_X151Y97.A2                    net (fanout=7)        1.959   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel<1>
    SLICE_X151Y97.A                     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133289<75>
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<1>_24
    SLICE_X151Y108.D6                   net (fanout=8)        0.492   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<1>_24
    SLICE_X151Y108.D                    Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133289<51>
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<1>_11
    SLICE_X153Y94.B3                    net (fanout=10)       0.830   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<1>_11
    SLICE_X153Y94.B                     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_4
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_pi_counter_load_val51
    PHASER_IN_PHY_X1Y11.COUNTERLOADVAL4 net (fanout=1)        1.762   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_pi_counter_load_val<4>
    PHASER_IN_PHY_X1Y11.SYSCLK          Tpipckd_CLV           0.053   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
    ----------------------------------------------------------------  ---------------------------
    Total                                                     5.448ns (0.405ns logic, 5.043ns route)
                                                                      (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_in_common_1 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      5.312ns (Levels of Logic = 2)
  Clock Path Skew:      -0.229ns (1.112 - 1.341)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_in_common_1 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
    Location                            Delay type         Delay(ns)  Physical Resource
                                                                      Logical Resource(s)
    ----------------------------------------------------------------  -------------------
    SLICE_X124Y67.AQ                    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/calib_in_common_1
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_in_common_1
    SLICE_X149Y108.A2                   net (fanout=9)        2.247   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/calib_in_common_1
    SLICE_X149Y108.A                    Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr<2>_4
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_in_common_11
    SLICE_X153Y94.B1                    net (fanout=10)       0.941   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_in_common_11
    SLICE_X153Y94.B                     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_4
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_pi_counter_load_val51
    PHASER_IN_PHY_X1Y11.COUNTERLOADVAL4 net (fanout=1)        1.762   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_pi_counter_load_val<4>
    PHASER_IN_PHY_X1Y11.SYSCLK          Tpipckd_CLV           0.053   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
    ----------------------------------------------------------------  ---------------------------
    Total                                                     5.312ns (0.362ns logic, 4.950ns route)
                                                                      (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_0 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      4.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.231ns (1.112 - 1.343)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_0 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
    Location                            Delay type         Delay(ns)  Physical Resource
                                                                      Logical Resource(s)
    ----------------------------------------------------------------  -------------------
    SLICE_X123Y64.BQ                    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel<4>
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_0
    SLICE_X150Y93.A5                    net (fanout=7)        1.816   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel<0>
    SLICE_X150Y93.A                     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_8
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<0>_24
    SLICE_X150Y94.D5                    net (fanout=8)        0.284   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<0>_24
    SLICE_X150Y94.D                     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o133285<75>
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<0>_11
    SLICE_X153Y94.B5                    net (fanout=10)       0.332   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_sel<0>_11
    SLICE_X153Y94.B                     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_4
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_pi_counter_load_val51
    PHASER_IN_PHY_X1Y11.COUNTERLOADVAL4 net (fanout=1)        1.762   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_pi_counter_load_val<4>
    PHASER_IN_PHY_X1Y11.SYSCLK          Tpipckd_CLV           0.053   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
    ----------------------------------------------------------------  ---------------------------
    Total                                                     4.599ns (0.405ns logic, 4.194ns route)
                                                                      (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs_0 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      4.207ns (Levels of Logic = 2)
  Clock Path Skew:      -0.229ns (1.112 - 1.341)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs_0 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
    Location                            Delay type         Delay(ns)  Physical Resource
                                                                      Logical Resource(s)
    ----------------------------------------------------------------  -------------------
    SLICE_X125Y67.AQ                    Tcko                  0.223   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs<1>
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs_0
    SLICE_X148Y95.C1                    net (fanout=9)        1.793   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs<0>
    SLICE_X148Y95.C                     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_wdf_data<446>
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_zero_inputs<0>_2
    SLICE_X153Y94.B6                    net (fanout=10)       0.290   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/calib_zero_inputs<0>_2
    SLICE_X153Y94.B                     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_4
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_pi_counter_load_val51
    PHASER_IN_PHY_X1Y11.COUNTERLOADVAL4 net (fanout=1)        1.762   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_pi_counter_load_val<4>
    PHASER_IN_PHY_X1Y11.SYSCLK          Tpipckd_CLV           0.053   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
    ----------------------------------------------------------------  ---------------------------
    Total                                                     4.207ns (0.362ns logic, 3.845ns route)
                                                                      (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_stg2_reg_l_4 (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in (OTHER)
  Requirement:          6.000ns
  Data Path Delay:      4.161ns (Levels of Logic = 1)
  Clock Path Skew:      -0.239ns (1.112 - 1.351)
  Source Clock:         c0_clk rising at 0.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_stg2_reg_l_4 to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
    Location                            Delay type         Delay(ns)  Physical Resource
                                                                      Logical Resource(s)
    ----------------------------------------------------------------  -------------------
    SLICE_X130Y56.AMUX                  Tshcko                0.316   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_stg2_reg_l<5>
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_stg2_reg_l_4
    SLICE_X153Y94.B2                    net (fanout=8)        1.987   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_stg2_reg_l<4>
    SLICE_X153Y94.B                     Tilo                  0.043   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty<0>_4
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/Mmux_D_pi_counter_load_val51
    PHASER_IN_PHY_X1Y11.COUNTERLOADVAL4 net (fanout=1)        1.762   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/D_pi_counter_load_val<4>
    PHASER_IN_PHY_X1Y11.SYSCLK          Tpipckd_CLV           0.053   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
                                                                      mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in
    ----------------------------------------------------------------  ---------------------------
    Total                                                     4.161ns (0.412ns logic, 3.749ns route)
                                                                      (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i"
        TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/fifo0 (RAMB36_X2Y36.DIBDI28), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_60 (FF)
  Destination:          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/fifo0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.611 - 0.534)
  Source Clock:         c0_clk rising at 6.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_60 to UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/fifo0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y176.AMUX      Tshcko                0.253   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin<59>
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_60
    RAMB36_X2Y36.DIBDI28    net (fanout=1)        0.351   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin<60>
    RAMB36_X2Y36.CLKBWRCLKL Trckd_DIB   (-Th)     0.527   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/fifo0
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/fifo0
    ----------------------------------------------------  ---------------------------
    Total                                         0.077ns (-0.274ns logic, 0.351ns route)
                                                          (-355.8% logic, 455.8% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo1 (RAMB36_X2Y37.DIADI22), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_94 (FF)
  Destination:          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.079ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.617 - 0.538)
  Source Clock:         c0_clk rising at 6.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_94 to UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y179.CQ        Tcko                  0.178   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin<95>
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_94
    RAMB36_X2Y37.DIADI22    net (fanout=1)        0.428   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin<94>
    RAMB36_X2Y37.CLKBWRCLKL Trckd_DIA   (-Th)     0.527   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo1
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo1
    ----------------------------------------------------  ---------------------------
    Total                                         0.079ns (-0.349ns logic, 0.428ns route)
                                                          (-441.8% logic, 541.8% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3 (RAMB36_X2Y39.DIBDI14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_262 (FF)
  Destination:          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.622 - 0.546)
  Source Clock:         c0_clk rising at 6.000ns
  Destination Clock:    c0_clk rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_262 to UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y193.CMUX      Tshcko                0.254   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin<259>
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_262
    RAMB36_X2Y39.DIBDI14    net (fanout=1)        0.349   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin<262>
    RAMB36_X2Y39.CLKBWRCLKL Trckd_DIB   (-Th)     0.527   UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3
                                                          UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo3
    ----------------------------------------------------  ---------------------------
    Total                                         0.076ns (-0.273ns logic, 0.349ns route)
                                                          (-359.2% logic, 459.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i"
        TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y0.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y0.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y0.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y2.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y3.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y1.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y8.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y5.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y6.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y8.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y7.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y9.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y2.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y10.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y11.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y9.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y10.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y3.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y0.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
  Location pin: IN_FIFO_X1Y11.RDCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y0.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
  Location pin: OUT_FIFO_X1Y1.WRCLK
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.000ns (500.000MHz) (Tidelayper_C)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Location pin: IDELAY_X1Y114.C
  Clock network: c0_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.000ns (500.000MHz) (Tidelayper_C)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C
  Location pin: IDELAY_X1Y14.C
  Clock network: c0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y101.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y101.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y103.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y103.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y105.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y105.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y109.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y109.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y110.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y110.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y102.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y102.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y112.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y112.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y106.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y106.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<7>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<6>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<4>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<24>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<25>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<26>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y101.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y103.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y105.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y109.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y110.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y102.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y112.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y106.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y114.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y114.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y124.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y124.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y116.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y116.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y118.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y118.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y123.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y123.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y117.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y117.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y121.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y121.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y122.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y122.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<7>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<6>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<4>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<24>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<25>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<26>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y114.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y124.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y116.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y118.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y123.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y117.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y121.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y122.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y134.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y134.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y126.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y126.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y136.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y136.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y128.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y128.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y130.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y130.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y127.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y127.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y129.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y129.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y133.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y133.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D13    net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<7>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D12    net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<6>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D10    net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<4>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D60    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<24>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D61    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<25>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D62    net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<26>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y134.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y126.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y136.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y128.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y130.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y127.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y129.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y133.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y147.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y147.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y141.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y141.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y145.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y145.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y146.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y146.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y138.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y138.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y148.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y148.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y140.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y140.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y142.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y142.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q1     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D13    net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<7>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q2     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D12    net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<6>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q4     Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D10    net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<4>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q4     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D60    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<24>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q3     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D61    net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<25>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q2     Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D62    net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<26>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y147.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y141.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y145.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y146.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y138.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y148.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y140.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y142.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y1.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y1.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y3.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y3.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y5.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y5.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y9.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y9.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y10.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y10.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y2.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y2.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y12.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y12.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y4.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y4.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y2.Q1       Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<7>
    IN_FIFO_X1Y0.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y2.Q2       Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<6>
    IN_FIFO_X1Y0.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y2.Q4       Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<4>
    IN_FIFO_X1Y0.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y9.Q4       Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<24>
    IN_FIFO_X1Y0.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y9.Q3       Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<25>
    IN_FIFO_X1Y0.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y9.Q2       Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y0.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<26>
    IN_FIFO_X1Y0.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y0.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y0.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y0.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y1.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y3.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y5.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y9.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y10.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y2.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y12.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y4.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y14.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y14.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y24.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y24.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y16.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y16.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y18.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y18.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y15.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y15.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y17.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y17.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y21.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y21.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y22.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y22.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y14.Q1      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<7>
    IN_FIFO_X1Y1.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y14.Q2      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<6>
    IN_FIFO_X1Y1.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y14.Q4      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<4>
    IN_FIFO_X1Y1.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y21.Q4      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<24>
    IN_FIFO_X1Y1.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y21.Q3      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<25>
    IN_FIFO_X1Y1.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y21.Q2      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y1.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<26>
    IN_FIFO_X1Y1.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y1.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y1.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y1.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y14.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y24.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y16.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y18.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y15.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y17.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y21.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y22.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y35.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y35.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y29.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y29.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y33.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y33.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y34.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y34.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y26.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y26.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y36.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y36.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y30.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y30.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y27.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y27.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y26.Q1      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<7>
    IN_FIFO_X1Y2.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y26.Q2      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<6>
    IN_FIFO_X1Y2.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y26.Q4      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<4>
    IN_FIFO_X1Y2.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y33.Q4      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<24>
    IN_FIFO_X1Y2.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y33.Q3      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<25>
    IN_FIFO_X1Y2.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y33.Q2      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y2.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<26>
    IN_FIFO_X1Y2.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y2.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y2.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y2.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y35.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y29.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y33.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y34.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y26.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y36.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y30.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y27.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clk"         TS_mig_DDR3_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk"
        TS_mig_DDR3_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y40.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y40.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y42.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y42.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y39.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y39.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y47.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y47.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y45.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y45.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y46.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y46.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y38.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y38.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y48.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y48.CLKB
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_iserdes_clkdiv"         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y38.Q1      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D13     net (fanout=1)        0.317   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<7>
    IN_FIFO_X1Y3.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y38.Q2      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D12     net (fanout=1)        0.315   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<6>
    IN_FIFO_X1Y3.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          3.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y38.Q4      Tiscko_Q              0.326   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D10     net (fanout=1)        0.311   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<4>
    IN_FIFO_X1Y3.WRCLK   Tiffckd_WRC           0.469   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y45.Q4      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D60     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<24>
    IN_FIFO_X1Y3.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y45.Q3      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D61     net (fanout=1)        0.165   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<25>
    IN_FIFO_X1Y3.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 4.406ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y45.Q2      Tiscko_Q              0.142   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y3.D62     net (fanout=1)        0.167   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<26>
    IN_FIFO_X1Y3.WRCLK   Tiffdck_WRC (-Th)    -0.034   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y3.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y3.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y3.WRCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y40.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y42.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y39.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y47.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y45.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y46.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y38.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tisper_CLKDIVP)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  Location pin: ILOGIC_X1Y48.CLKDIVP
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y103.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y104.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y110.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y101.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y105.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y107.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y112.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y102.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y106.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y109.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y109.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.299 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y109.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6<0>
    OLOGIC_X1Y109.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y105.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y105.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4<0>
    OLOGIC_X1Y105.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y106.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y106.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5<0>
    OLOGIC_X1Y106.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<2>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<0>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<1>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y103.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y104.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y110.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y101.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y105.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y107.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y112.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y102.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y106.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y109.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y116.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y122.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y119.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y123.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y117.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y118.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y124.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y114.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y121.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y115.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y121.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y121.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6<0>
    OLOGIC_X1Y121.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y117.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y117.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4<0>
    OLOGIC_X1Y117.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y118.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y118.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<0>
    OLOGIC_X1Y118.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<2>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<0>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<1>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y116.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y122.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y119.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y123.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y117.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y118.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y124.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y114.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y121.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y115.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y131.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y129.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y135.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y136.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y126.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y130.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y133.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y127.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y128.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y134.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y133.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q60   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y133.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y133.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y129.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q40   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y129.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4<0>
    OLOGIC_X1Y129.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y130.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q50   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y130.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<0>
    OLOGIC_X1Y130.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q22   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q20   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q21   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y131.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y129.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y135.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y136.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y126.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y130.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y133.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y127.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y128.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y134.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y140.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y146.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y147.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y143.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y141.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y142.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y148.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y138.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y145.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y139.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y145.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q60   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y145.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y145.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y141.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q40   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y141.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y141.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y142.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q50   Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y142.D1     net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y142.CLKDIV Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q22   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D3     net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q20   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D1     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q21   Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D2     net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y140.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y146.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y147.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y143.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y141.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y142.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y148.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y138.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y145.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y139.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tockper)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_out_q<0>/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/CK
  Location pin: OLOGIC_X1Y94.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y90.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y96.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y89.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y95.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y92.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y98.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y88.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y87.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y91.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y97.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y95.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y95.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y95.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y92.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y92.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y92.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y91.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y91.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y91.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y90.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y96.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y89.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y95.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y92.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y98.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y88.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y87.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y91.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y97.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y79.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y85.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y84.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y78.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y81.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y83.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y77.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y80.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y82.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y86.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y76.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y75.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y75.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.296ns (0.296 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q01    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y75.D2      net (fanout=1)        0.292   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q0<1>
    OLOGIC_X1Y75.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.946ns logic, 0.292ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y81.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q54    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y81.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<4>
    OLOGIC_X1Y81.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y83.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y83.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y83.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y79.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y85.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y84.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y78.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y81.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y83.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y77.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y80.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y82.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y86.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y76.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y75.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tockper)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_out_q<1>/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[1].ddr_ck_gen.ddr_ck/CK
  Location pin: OLOGIC_X1Y70.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y67.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y73.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y66.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y65.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y68.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y74.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y67.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y67.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4<0>
    OLOGIC_X1Y67.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y68.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y68.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<0>
    OLOGIC_X1Y68.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y73.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          6.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.291ns (0.291 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q80    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y73.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q8<0>
    OLOGIC_X1Y73.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y65.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<2>
    OLOGIC_X1Y65.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y65.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<0>
    OLOGIC_X1Y65.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y65.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<1>
    OLOGIC_X1Y65.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.874ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y67.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y73.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y66.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y65.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y68.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 4.751ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y74.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y5.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y6.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y12.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y2.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y9.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y3.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y4.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y10.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y7.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y1.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr
_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_b
yte_lane_A_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y9.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.299 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y9.D1       net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6<0>
    OLOGIC_X1Y9.CLKDIV   Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y5.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y5.D1       net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4<0>
    OLOGIC_X1Y5.CLKDIV   Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y6.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y6.D1       net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5<0>
    OLOGIC_X1Y6.CLKDIV   Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y3.D3       net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<2>
    OLOGIC_X1Y3.CLKDIV   Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y3.D1       net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<0>
    OLOGIC_X1Y3.CLKDIV   Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y0.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y3.D2       net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<1>
    OLOGIC_X1Y3.CLKDIV   Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y0.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y0.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y0.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y5.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y6.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y12.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y2.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y9.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y3.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y4.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y10.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y7.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y1.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y22.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y19.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y23.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y17.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y18.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y24.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y14.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y21.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y15.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y16.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr
_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_b
yte_lane_B_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y21.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y21.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6<0>
    OLOGIC_X1Y21.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y17.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y17.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4<0>
    OLOGIC_X1Y17.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y18.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y18.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<0>
    OLOGIC_X1Y18.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y15.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<2>
    OLOGIC_X1Y15.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y15.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<0>
    OLOGIC_X1Y15.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y1.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y15.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<1>
    OLOGIC_X1Y15.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y1.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y1.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y1.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y22.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y19.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y23.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y17.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y18.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y24.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y14.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y21.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y15.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y16.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y27.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y28.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y31.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y34.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y35.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y29.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y30.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y36.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y26.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y33.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr
_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_b
yte_lane_C_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y33.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y33.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y33.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y29.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y29.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4<0>
    OLOGIC_X1Y29.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y30.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y30.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<0>
    OLOGIC_X1Y30.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y27.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y27.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y27.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y27.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y2.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y27.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y27.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y2.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y2.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y2.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y27.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y28.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y31.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y34.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y35.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y29.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y30.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y36.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y26.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y33.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clk"         TS_mig_DDR3_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_mig_DDR3_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y40.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y46.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y47.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y43.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y41.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y42.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y48.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y38.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y45.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.430ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y39.CLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_m
c_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr
_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_
phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_b
yte_lane_D_oserdes_clkdiv"         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y45.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q60    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y45.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y45.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y41.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q40    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y41.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y41.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y42.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          3.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.051ns

  Clock Uncertainty:          0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.072ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q50    Toffcko_DO            0.552   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y42.D1      net (fanout=1)        0.286   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y42.CLKDIV  Tosdck_D              0.394   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q22    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y39.D3      net (fanout=1)        0.135   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y39.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q20    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y39.D1      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y39.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Destination Clock:    mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y3.Q21    Toffcko_DO            0.150   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y39.D2      net (fanout=1)        0.136   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y39.CLKDIV  Tosckd_D    (-Th)     0.021   mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.874ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y3.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y3.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y3.RDCLK
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y40.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y46.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y47.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
  Location pin: OLOGIC_X1Y43.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y41.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y42.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y48.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y38.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y45.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 3.000ns
  Min period limit: 1.249ns (800.641MHz) (Tosper_CLKDIV)
  Physical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Logical resource: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
  Location pin: OLOGIC_X1Y39.CLKDIV
  Clock network: mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 2 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.101ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            2.022ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Arrival 2:            1.748ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.185ns

--------------------------------------------------------------------------------
Slack:                  0.103ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            2.020ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Arrival 2:            1.748ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.185ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|     10.000ns|            0|            0|            0|     13439336|
| TS_CLK_125                    |      8.000ns|      5.714ns|          N/A|            0|            0|         2975|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|         9761|            0|
| TS_CLK_USERCLK                |      2.000ns|      2.000ns|      1.355ns|            0|            0|          832|         1744|
|  TS_PIPE_RATE                 |      4.000ns|      2.710ns|          N/A|            0|            0|         1744|            0|
| TS_CLK_USERCLK2               |      4.000ns|      4.000ns|      3.993ns|            0|            0|       174636|     13249388|
|  TS_UserWrapper_UserModule_scg|      8.000ns|      7.986ns|          N/A|            0|            0|     13249388|            0|
|  _clkout0                     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_400
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_400                     |      2.500ns|      1.778ns|      2.424ns|            0|            0|            0|       704310|
| TS_mig_DDR3_0_u_ddr3_infrastru|      6.000ns|      3.000ns|      5.817ns|            0|            0|            0|       703651|
| cture_pll_clk3                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_ddr3_infrastr|      6.000ns|      5.817ns|          N/A|            0|            0|       703651|            0|
|  ucture_clk_pll_i             |             |             |             |             |             |             |             |
| TS_mig_DDR3_0_freq_refclk     |      1.500ns|      1.072ns|      1.070ns|            0|            0|            0|          256|
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_i|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
| TS_mig_DDR3_0_mem_refclk      |      1.500ns|      1.070ns|      1.070ns|            0|            0|            0|          400|
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_0_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      6.000ns|      2.126ns|          N/A|            0|            0|           40|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      6.000ns|      2.126ns|          N/A|            0|            0|           48|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      6.000ns|      2.126ns|          N/A|            0|            0|           24|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_1_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_A_ddr_byte_lane_A_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_B_ddr_byte_lane_B_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_C_ddr_byte_lane_C_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      1.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clk                   |             |             |             |             |             |             |             |
|  TS_mig_DDR3_0_u_mig_7series_v|      3.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  1_8_memc_ui_top_axi_mem_intfc|             |             |             |             |             |             |             |
|  0_ddr_phy_top0_u_ddr_mc_phy_w|             |             |             |             |             |             |             |
|  rapper_u_ddr_mc_phy_ddr_phy_4|             |             |             |             |             |             |             |
|  lanes_2_u_ddr_phy_4lanes_ddr_|             |             |             |             |             |             |             |
|  byte_lane_D_ddr_byte_lane_D_o|             |             |             |             |             |             |             |
|  serdes_clkdiv                |             |             |             |             |             |             |             |
| TS_mig_DDR3_0_sync_pulse      |     24.000ns|      8.560ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_400_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_400_n      |    5.817|         |         |         |
clk_400_p      |    5.817|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_400_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_400_n      |    5.817|         |         |         |
clk_400_p      |    5.817|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14143676 paths, 0 nets, and 236268 connections

Design statistics:
   Minimum period:   8.560ns{1}   (Maximum frequency: 116.822MHz)
   Maximum path delay from/to any node:   2.710ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug  7 15:01:18 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 2043 MB



