Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar  7 02:58:04 2023
| Host         : seankent running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[20]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[21]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[22]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[23]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[24]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[25]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[26]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[27]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[28]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[29]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[2]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[30]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[9]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__1/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[32]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[33]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[34]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[35]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[36]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[37]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[38]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[39]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 250 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.306        0.000                      0                 5569        0.176        0.000                      0                 5569        4.500        0.000                       0                  3048  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.306        0.000                      0                 5569        0.176        0.000                      0                 5569        4.500        0.000                       0                  3048  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.740ns  (logic 3.939ns (40.442%)  route 5.801ns (59.558%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.622     5.225    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q
                         net (fo=165, routed)         1.639     7.282    jay__0/central_processing_unit__0/d_flip_flop__state/Q[1]
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.299     7.581 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18/O
                         net (fo=1, routed)           0.149     7.730    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18_n_3
    SLICE_X45Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.854 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16/O
                         net (fo=9, routed)           0.867     8.721    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16_n_3
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.152     8.873 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_7__0/O
                         net (fo=5, routed)           0.385     9.259    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_0
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.326     9.585 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.686    10.271    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.395 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0/O
                         net (fo=59, routed)          0.951    11.346    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0_n_3
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.124    11.470 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1/O
                         net (fo=1, routed)           0.416    11.886    jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1_n_3
    SLICE_X32Y73         LUT4 (Prop_lut4_I0_O)        0.124    12.010 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_1__4/O
                         net (fo=6, routed)           0.708    12.718    jay__0/central_processing_unit__0/d_flip_flop__state/D[12]
    SLICE_X38Y76         LUT5 (Prop_lut5_I2_O)        0.124    12.842 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_5__0/O
                         net (fo=1, routed)           0.000    12.842    jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_5__0_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.355 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.355    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.472 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.472    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.589 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.589    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.706 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.706    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.823 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.940 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.940    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.057    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.174    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.291 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.291    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.408 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.408    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.525 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.525    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.642 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.642    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.965 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.965    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[61]
    SLICE_X38Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.515    14.938    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)        0.109    15.270    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -14.965    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.732ns  (logic 3.931ns (40.393%)  route 5.801ns (59.607%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.622     5.225    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q
                         net (fo=165, routed)         1.639     7.282    jay__0/central_processing_unit__0/d_flip_flop__state/Q[1]
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.299     7.581 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18/O
                         net (fo=1, routed)           0.149     7.730    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18_n_3
    SLICE_X45Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.854 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16/O
                         net (fo=9, routed)           0.867     8.721    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16_n_3
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.152     8.873 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_7__0/O
                         net (fo=5, routed)           0.385     9.259    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_0
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.326     9.585 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.686    10.271    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.395 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0/O
                         net (fo=59, routed)          0.951    11.346    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0_n_3
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.124    11.470 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1/O
                         net (fo=1, routed)           0.416    11.886    jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1_n_3
    SLICE_X32Y73         LUT4 (Prop_lut4_I0_O)        0.124    12.010 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_1__4/O
                         net (fo=6, routed)           0.708    12.718    jay__0/central_processing_unit__0/d_flip_flop__state/D[12]
    SLICE_X38Y76         LUT5 (Prop_lut5_I2_O)        0.124    12.842 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_5__0/O
                         net (fo=1, routed)           0.000    12.842    jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_5__0_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.355 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.355    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.472 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.472    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.589 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.589    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.706 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.706    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.823 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.940 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.940    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.057    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.174    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.291 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.291    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.408 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.408    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.525 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.525    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.642 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.642    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.957 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.957    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[63]
    SLICE_X38Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.515    14.938    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)        0.109    15.270    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -14.957    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 3.936ns (40.649%)  route 5.747ns (59.351%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.622     5.225    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q
                         net (fo=165, routed)         1.639     7.282    jay__0/central_processing_unit__0/d_flip_flop__state/Q[1]
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.299     7.581 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18/O
                         net (fo=1, routed)           0.149     7.730    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18_n_3
    SLICE_X45Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.854 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16/O
                         net (fo=9, routed)           0.867     8.721    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16_n_3
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.152     8.873 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_7__0/O
                         net (fo=5, routed)           0.385     9.259    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_0
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.326     9.585 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.686    10.271    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.395 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0/O
                         net (fo=59, routed)          0.951    11.346    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0_n_3
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.124    11.470 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1/O
                         net (fo=1, routed)           0.416    11.886    jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1_n_3
    SLICE_X32Y73         LUT4 (Prop_lut4_I0_O)        0.124    12.010 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_1__4/O
                         net (fo=6, routed)           0.654    12.664    jay__0/central_processing_unit__0/d_flip_flop__state/D[12]
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.788 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_5/O
                         net (fo=1, routed)           0.000    12.788    jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_5_n_3
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.320 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.320    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1_n_3
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.434 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.434    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1_n_3
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.548 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.548    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1_n_3
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.662    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1_n_3
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1_n_3
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1_n_3
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1_n_3
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1_n_3
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1_n_3
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1_n_3
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1_n_3
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1_n_3
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.908 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.908    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]_0[1]
    SLICE_X37Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.516    14.939    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X37Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[61]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.062    15.224    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[61]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 3.915ns (40.520%)  route 5.747ns (59.480%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.622     5.225    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q
                         net (fo=165, routed)         1.639     7.282    jay__0/central_processing_unit__0/d_flip_flop__state/Q[1]
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.299     7.581 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18/O
                         net (fo=1, routed)           0.149     7.730    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18_n_3
    SLICE_X45Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.854 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16/O
                         net (fo=9, routed)           0.867     8.721    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16_n_3
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.152     8.873 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_7__0/O
                         net (fo=5, routed)           0.385     9.259    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_0
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.326     9.585 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.686    10.271    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.395 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0/O
                         net (fo=59, routed)          0.951    11.346    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0_n_3
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.124    11.470 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1/O
                         net (fo=1, routed)           0.416    11.886    jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1_n_3
    SLICE_X32Y73         LUT4 (Prop_lut4_I0_O)        0.124    12.010 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_1__4/O
                         net (fo=6, routed)           0.654    12.664    jay__0/central_processing_unit__0/d_flip_flop__state/D[12]
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.788 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_5/O
                         net (fo=1, routed)           0.000    12.788    jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_5_n_3
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.320 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.320    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1_n_3
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.434 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.434    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1_n_3
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.548 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.548    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1_n_3
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.662    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1_n_3
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1_n_3
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1_n_3
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1_n_3
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1_n_3
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1_n_3
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1_n_3
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1_n_3
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1_n_3
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.887 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.887    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]_0[3]
    SLICE_X37Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.516    14.939    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X37Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.062    15.224    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.656ns  (logic 3.855ns (39.924%)  route 5.801ns (60.076%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.622     5.225    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q
                         net (fo=165, routed)         1.639     7.282    jay__0/central_processing_unit__0/d_flip_flop__state/Q[1]
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.299     7.581 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18/O
                         net (fo=1, routed)           0.149     7.730    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18_n_3
    SLICE_X45Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.854 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16/O
                         net (fo=9, routed)           0.867     8.721    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16_n_3
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.152     8.873 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_7__0/O
                         net (fo=5, routed)           0.385     9.259    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_0
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.326     9.585 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.686    10.271    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.395 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0/O
                         net (fo=59, routed)          0.951    11.346    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0_n_3
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.124    11.470 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1/O
                         net (fo=1, routed)           0.416    11.886    jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1_n_3
    SLICE_X32Y73         LUT4 (Prop_lut4_I0_O)        0.124    12.010 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_1__4/O
                         net (fo=6, routed)           0.708    12.718    jay__0/central_processing_unit__0/d_flip_flop__state/D[12]
    SLICE_X38Y76         LUT5 (Prop_lut5_I2_O)        0.124    12.842 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_5__0/O
                         net (fo=1, routed)           0.000    12.842    jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_5__0_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.355 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.355    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.472 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.472    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.589 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.589    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.706 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.706    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.823 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.940 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.940    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.057    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.174    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.291 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.291    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.408 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.408    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.525 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.525    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.642 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.642    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.881 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.881    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[62]
    SLICE_X38Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.515    14.938    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)        0.109    15.270    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 3.835ns (39.799%)  route 5.801ns (60.201%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.622     5.225    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q
                         net (fo=165, routed)         1.639     7.282    jay__0/central_processing_unit__0/d_flip_flop__state/Q[1]
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.299     7.581 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18/O
                         net (fo=1, routed)           0.149     7.730    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18_n_3
    SLICE_X45Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.854 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16/O
                         net (fo=9, routed)           0.867     8.721    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16_n_3
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.152     8.873 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_7__0/O
                         net (fo=5, routed)           0.385     9.259    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_0
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.326     9.585 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.686    10.271    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.395 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0/O
                         net (fo=59, routed)          0.951    11.346    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0_n_3
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.124    11.470 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1/O
                         net (fo=1, routed)           0.416    11.886    jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1_n_3
    SLICE_X32Y73         LUT4 (Prop_lut4_I0_O)        0.124    12.010 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_1__4/O
                         net (fo=6, routed)           0.708    12.718    jay__0/central_processing_unit__0/d_flip_flop__state/D[12]
    SLICE_X38Y76         LUT5 (Prop_lut5_I2_O)        0.124    12.842 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_5__0/O
                         net (fo=1, routed)           0.000    12.842    jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_5__0_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.355 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.355    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.472 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.472    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.589 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.589    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.706 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.706    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.823 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.940 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.940    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.057    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.174    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.291 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.291    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.408 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.408    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.525 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.525    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.642 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.642    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.861 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.861    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[60]
    SLICE_X38Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.515    14.938    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[60]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)        0.109    15.270    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[60]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -14.861    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.588ns  (logic 3.841ns (40.061%)  route 5.747ns (59.939%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.622     5.225    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q
                         net (fo=165, routed)         1.639     7.282    jay__0/central_processing_unit__0/d_flip_flop__state/Q[1]
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.299     7.581 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18/O
                         net (fo=1, routed)           0.149     7.730    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18_n_3
    SLICE_X45Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.854 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16/O
                         net (fo=9, routed)           0.867     8.721    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16_n_3
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.152     8.873 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_7__0/O
                         net (fo=5, routed)           0.385     9.259    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_0
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.326     9.585 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.686    10.271    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.395 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0/O
                         net (fo=59, routed)          0.951    11.346    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0_n_3
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.124    11.470 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1/O
                         net (fo=1, routed)           0.416    11.886    jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1_n_3
    SLICE_X32Y73         LUT4 (Prop_lut4_I0_O)        0.124    12.010 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_1__4/O
                         net (fo=6, routed)           0.654    12.664    jay__0/central_processing_unit__0/d_flip_flop__state/D[12]
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.788 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_5/O
                         net (fo=1, routed)           0.000    12.788    jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_5_n_3
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.320 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.320    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1_n_3
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.434 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.434    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1_n_3
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.548 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.548    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1_n_3
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.662    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1_n_3
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1_n_3
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1_n_3
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1_n_3
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1_n_3
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1_n_3
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1_n_3
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1_n_3
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1_n_3
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.813 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.813    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]_0[2]
    SLICE_X37Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.516    14.939    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X37Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[62]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.062    15.224    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[62]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -14.813    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 3.822ns (39.718%)  route 5.801ns (60.282%))
  Logic Levels:           20  (CARRY4=12 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.622     5.225    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q
                         net (fo=165, routed)         1.639     7.282    jay__0/central_processing_unit__0/d_flip_flop__state/Q[1]
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.299     7.581 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18/O
                         net (fo=1, routed)           0.149     7.730    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18_n_3
    SLICE_X45Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.854 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16/O
                         net (fo=9, routed)           0.867     8.721    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16_n_3
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.152     8.873 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_7__0/O
                         net (fo=5, routed)           0.385     9.259    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_0
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.326     9.585 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.686    10.271    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.395 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0/O
                         net (fo=59, routed)          0.951    11.346    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0_n_3
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.124    11.470 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1/O
                         net (fo=1, routed)           0.416    11.886    jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1_n_3
    SLICE_X32Y73         LUT4 (Prop_lut4_I0_O)        0.124    12.010 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_1__4/O
                         net (fo=6, routed)           0.708    12.718    jay__0/central_processing_unit__0/d_flip_flop__state/D[12]
    SLICE_X38Y76         LUT5 (Prop_lut5_I2_O)        0.124    12.842 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_5__0/O
                         net (fo=1, routed)           0.000    12.842    jay__0/central_processing_unit__0/d_flip_flop__state/q[15]_i_5__0_n_3
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.355 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.355    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.472 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.472    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.589 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.589    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.706 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.706    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.823 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.823    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.940 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.940    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.057 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.057    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.174 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.174    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.291 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.291    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.408 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.408    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.525 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.525    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.848 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.848    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[57]
    SLICE_X38Y87         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.514    14.937    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X38Y87         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[57]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X38Y87         FDRE (Setup_fdre_C_D)        0.109    15.269    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[57]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 3.825ns (39.960%)  route 5.747ns (60.040%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.622     5.225    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q
                         net (fo=165, routed)         1.639     7.282    jay__0/central_processing_unit__0/d_flip_flop__state/Q[1]
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.299     7.581 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18/O
                         net (fo=1, routed)           0.149     7.730    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18_n_3
    SLICE_X45Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.854 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16/O
                         net (fo=9, routed)           0.867     8.721    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16_n_3
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.152     8.873 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_7__0/O
                         net (fo=5, routed)           0.385     9.259    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_0
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.326     9.585 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.686    10.271    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.395 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0/O
                         net (fo=59, routed)          0.951    11.346    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0_n_3
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.124    11.470 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1/O
                         net (fo=1, routed)           0.416    11.886    jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1_n_3
    SLICE_X32Y73         LUT4 (Prop_lut4_I0_O)        0.124    12.010 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_1__4/O
                         net (fo=6, routed)           0.654    12.664    jay__0/central_processing_unit__0/d_flip_flop__state/D[12]
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.788 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_5/O
                         net (fo=1, routed)           0.000    12.788    jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_5_n_3
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.320 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.320    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1_n_3
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.434 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.434    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1_n_3
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.548 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.548    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1_n_3
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.662    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1_n_3
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1_n_3
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1_n_3
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1_n_3
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1_n_3
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1_n_3
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1_n_3
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1_n_3
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1_n_3
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.797 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.797    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[63]_0[0]
    SLICE_X37Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.516    14.939    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X37Y88         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[60]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.062    15.224    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[60]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.569ns  (logic 3.822ns (39.942%)  route 5.747ns (60.058%))
  Logic Levels:           20  (CARRY4=12 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.622     5.225    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q
                         net (fo=165, routed)         1.639     7.282    jay__0/central_processing_unit__0/d_flip_flop__state/Q[1]
    SLICE_X45Y74         LUT4 (Prop_lut4_I0_O)        0.299     7.581 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18/O
                         net (fo=1, routed)           0.149     7.730    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_18_n_3
    SLICE_X45Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.854 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16/O
                         net (fo=9, routed)           0.867     8.721    jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_16_n_3
    SLICE_X41Y74         LUT2 (Prop_lut2_I1_O)        0.152     8.873 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[61]_i_7__0/O
                         net (fo=5, routed)           0.385     9.259    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0_0
    SLICE_X40Y74         LUT2 (Prop_lut2_I1_O)        0.326     9.585 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0/O
                         net (fo=65, routed)          0.686    10.271    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_4__0_n_3
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.124    10.395 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0/O
                         net (fo=59, routed)          0.951    11.346    jay__0/central_processing_unit__0/d_flip_flop__state/q[60]_i_5__0_n_3
    SLICE_X33Y74         LUT5 (Prop_lut5_I0_O)        0.124    11.470 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1/O
                         net (fo=1, routed)           0.416    11.886    jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_2__1_n_3
    SLICE_X32Y73         LUT4 (Prop_lut4_I0_O)        0.124    12.010 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[10]_i_1__4/O
                         net (fo=6, routed)           0.654    12.664    jay__0/central_processing_unit__0/d_flip_flop__state/D[12]
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.788 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_5/O
                         net (fo=1, routed)           0.000    12.788    jay__0/central_processing_unit__0/d_flip_flop__state/q[12]_i_5_n_3
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.320 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.320    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[12]_i_1_n_3
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.434 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.434    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[16]_i_1_n_3
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.548 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.548    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[20]_i_1_n_3
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.662 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.662    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[24]_i_1_n_3
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.776 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.776    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[28]_i_1_n_3
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.890 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.890    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[32]_i_1_n_3
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.004 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.004    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[36]_i_1_n_3
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.118    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[40]_i_1_n_3
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.232 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.232    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[44]_i_1_n_3
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.346 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[48]_i_1_n_3
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[52]_i_1_n_3
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.794 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.794    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[59]_0[1]
    SLICE_X37Y87         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        1.515    14.938    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/clk_100mhz_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[57]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X37Y87         FDRE (Setup_fdre_C_D)        0.062    15.223    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mcycle__mcycle/q_reg[57]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -14.794    
  -------------------------------------------------------------------
                         slack                                  0.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.346%)  route 0.415ns (74.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.569     1.488    jay__0/memory_management_unit__0/d_flip_flop__wr_data/clk_100mhz_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[27]/Q
                         net (fo=4, routed)           0.415     2.045    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y11         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.887     2.052    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.573    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.869    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.839%)  route 0.649ns (82.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.564     1.483    jay__0/memory_management_unit__0/d_flip_flop__wr_data/clk_100mhz_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[13]/Q
                         net (fo=4, routed)           0.649     2.274    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y11         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.880     2.045    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.795    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.091    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.164ns (23.643%)  route 0.530ns (76.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.559     1.478    jay__0/memory_management_unit__0/d_flip_flop__addr/clk_100mhz_IBUF_BUFG
    SLICE_X42Y70         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[14]/Q
                         net (fo=9, routed)           0.530     2.172    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y13         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.872     2.037    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.787    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.970    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.102%)  route 0.560ns (79.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.563     1.482    jay__0/memory_management_unit__0/d_flip_flop__addr/clk_100mhz_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[6]/Q
                         net (fo=9, routed)           0.560     2.184    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y13         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.872     2.037    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.787    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.970    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.141ns (19.961%)  route 0.565ns (80.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.563     1.482    jay__0/memory_management_unit__0/d_flip_flop__addr/clk_100mhz_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[3]/Q
                         net (fo=25, routed)          0.565     2.189    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y12         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.876     2.041    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.791    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.974    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.558     1.477    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[7]/Q
                         net (fo=12, routed)          0.123     1.741    jay__0/central_processing_unit__0/d_flip_flop__state/b[7]
    SLICE_X45Y72         LUT5 (Prop_lut5_I3_O)        0.045     1.786 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.786    jay__0/central_processing_unit__0/d_flip_flop__b/b__n[7]
    SLICE_X45Y72         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.825     1.990    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[7]/C
                         clock pessimism             -0.512     1.477    
    SLICE_X45Y72         FDRE (Hold_fdre_C_D)         0.092     1.569    jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.148ns (19.195%)  route 0.623ns (80.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.558     1.477    jay__0/memory_management_unit__0/d_flip_flop__wr_data/clk_100mhz_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.148     1.625 r  jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[55]/Q
                         net (fo=3, routed)           0.623     2.248    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y13         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.872     2.037    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.787    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     2.030    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.141ns (19.865%)  route 0.569ns (80.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.564     1.483    jay__0/memory_management_unit__0/d_flip_flop__addr/clk_100mhz_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  jay__0/memory_management_unit__0/d_flip_flop__addr/q_reg[12]/Q
                         net (fo=9, routed)           0.569     2.193    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y12         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.876     2.041    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.791    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.974    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.141ns (23.420%)  route 0.461ns (76.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.569     1.488    jay__0/memory_management_unit__0/d_flip_flop__wr_data/clk_100mhz_IBUF_BUFG
    SLICE_X29Y62         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[26]/Q
                         net (fo=4, routed)           0.461     2.090    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y11         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.887     2.052    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.573    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.869    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.141ns (23.408%)  route 0.461ns (76.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.569     1.488    jay__0/memory_management_unit__0/d_flip_flop__wr_data/clk_100mhz_IBUF_BUFG
    SLICE_X33Y61         FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  jay__0/memory_management_unit__0/d_flip_flop__wr_data/q_reg[31]/Q
                         net (fo=4, routed)           0.461     2.091    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y11         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3047, routed)        0.887     2.052    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.573    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.869    blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y69  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__1/q_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y69  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__1/q_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y69  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__1/q_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y65  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__1/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y83  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__17/q_reg[51]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y73  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__25/q_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y69  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[60]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y69  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[61]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y69  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[62]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y69  jay__0/machine_timer_registers__0/d_flip_flop__mtime__mtime/q_reg[63]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y89  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtval__mtval/q_reg[60]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y91  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtval__mtval/q_reg[61]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y91  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtval__mtval/q_reg[62]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y64  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__1/q_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y72  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__1/q_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y86  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__1/q_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y86  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__1/q_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y86  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__1/q_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y86  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__1/q_reg[36]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y72  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__1/q_reg[38]/C



