FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright (C) 2019 Renesas Electronics Corp.
/* bench 26206.4.0 1710df7a4d8c */
/* bench 26206.4.1 51ad5adae26c */
/* bench 26206.4.2 75562ab32c2e */
/* bench 26206.4.3 2c40b70f7a57 */
/* bench 26206.4.4 7ad74e067527 */
/* bench 26206.4.5 1747aae572c7 */
/* bench 26206.4.6 8b26c176f248 */
/* bench 26206.4.7 22531385bdb7 */
/* bench 26206.4.8 135f40e79a23 */
/* bench 26206.4.9 a842469e19b5 */
/* bench 26206.4.10 0545051d50a7 */
 */
#ifndef __DT_BINDINGS_POWER_R8A774B1_SYSC_H__
#define __DT_BINDINGS_POWER_R8A774B1_SYSC_H__

/*
 * These power domain indices match the numbers of the interrupt bits
 * representing the power areas in the various Interrupt Registers
 * (e.g. SYSCISR, Interrupt Status Register)
 */

#define R8A774B1_PD_CA57_CPU0		 0
#define R8A774B1_PD_CA57_CPU1		 1
#define R8A774B1_PD_A3VP		 9
#define R8A774B1_PD_CA57_SCU		12
#define R8A774B1_PD_A3VC		14
#define R8A774B1_PD_3DG_A		17
#define R8A774B1_PD_3DG_B		18
#define R8A774B1_PD_A2VC1		26

/* Always-on power area */
#define R8A774B1_PD_ALWAYS_ON		32

#endif /* __DT_BINDINGS_POWER_R8A774B1_SYSC_H__ */
