VIACR	,	V_22
data	,	V_6
set_primary_pll_state	,	F_19
UNICHROME_CLE266	,	V_27
set_primary_clock_state	,	F_22
dummy_set_clock_source	,	F_29
UNICHROME_VX800	,	V_40
use_pll	,	V_15
source	,	V_14
UNICHROME_CN700	,	V_34
cle266_encode_pll	,	F_1
"Using undocumented set clock state.\n%s"	,	L_1
via_clksrc	,	V_13
VIASR	,	V_7
set_secondary_clock_source	,	F_26
u32	,	T_1
via_pll_config	,	V_1
dummy_set_clock_state	,	F_27
state	,	V_9
UNICHROME_K800	,	V_32
VIA_CLKSRC_TVPLL	,	V_18
via_write_reg	,	F_6
UNICHROME_K400	,	V_28
"Using undocumented set PLL state.\n%s"	,	L_3
vx855_set_primary_pll	,	F_13
multiplier	,	V_3
k800_set_secondary_pll	,	F_15
VIA_STATE_OFF	,	V_12
UNICHROME_VX855	,	V_41
cle266_set_primary_pll	,	F_11
k800_set_secondary_pll_encoded	,	F_9
UNICHROME_P4M890	,	V_38
dummy_set_pll_state	,	F_30
set_secondary_pll_state	,	F_20
VIA_STATE_ON	,	V_11
cle266_set_primary_pll_encoded	,	F_4
dummy_set_pll	,	F_31
set_secondary_pll	,	V_30
VIA_CLKSRC_CAP1	,	V_21
VIA_CLKSRC_CAP0	,	V_20
KERN_INFO	,	V_23
set_clock_source_common	,	F_24
VIA_CLKSRC_DVP1TVCLKR	,	V_19
set_primary_clock_source	,	F_25
k800_set_engine_pll	,	F_17
printk	,	F_28
UNICHROME_PM800	,	V_33
k800_set_primary_pll_encoded	,	F_7
UNICHROME_VX900	,	V_42
vx855_set_engine_pll	,	F_18
UNICHROME_CX700	,	V_35
gfx_chip	,	V_26
divisor	,	V_5
"Using undocumented set PLL.\n%s"	,	L_4
vx855_encode_pll	,	F_3
UNICHROME_K8M890	,	V_37
rshift	,	V_4
value	,	V_10
via_write_reg_mask	,	F_5
cle266_set_secondary_pll_encoded	,	F_8
set_secondary_clock_state	,	F_23
VIA_CLKSRC_X1	,	V_16
machine_is_olpc	,	F_34
u8	,	T_2
set_engine_pll_state	,	F_21
via_clock_init	,	F_33
vx855_set_secondary_pll	,	F_16
UNICHROME_CN750	,	V_36
UNICHROME_P4M900	,	V_39
k800_set_primary_pll	,	F_12
noop_set_clock_state	,	F_32
"Using undocumented set clock source.\n%s"	,	L_2
pll	,	V_2
set_engine_pll_encoded	,	F_10
VIA_CLKSRC_TVX1	,	V_17
via_slap	,	V_24
cle266_set_secondary_pll	,	F_14
via_clock	,	V_25
set_engine_pll	,	V_31
k800_encode_pll	,	F_2
config	,	V_8
set_primary_pll	,	V_29
