//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Mar 13 19:31:35 2014 (1394735495)
// Cuda compilation tools, release 6.0, V6.0.1
//

.version 4.0
.target sm_30
.address_size 64


.visible .func  (.param .b32 func_retval0) _Z8inv_MsatPffi(
	.param .b64 _Z8inv_MsatPffi_param_0,
	.param .b32 _Z8inv_MsatPffi_param_1,
	.param .b32 _Z8inv_MsatPffi_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .s32 	%r<2>;
	.reg .f32 	%f<10>;
	.reg .s64 	%rd<4>;


	ld.param.u64 	%rd1, [_Z8inv_MsatPffi_param_0];
	ld.param.f32 	%f8, [_Z8inv_MsatPffi_param_1];
	ld.param.u32 	%r1, [_Z8inv_MsatPffi_param_2];
	setp.eq.s64	%p1, %rd1, 0;
	@%p1 bra 	BB0_2;

	mul.wide.s32 	%rd2, %r1, 4;
	add.s64 	%rd3, %rd1, %rd2;
	ld.f32 	%f6, [%rd3];
	mul.f32 	%f8, %f6, %f8;

BB0_2:
	setp.neu.f32	%p2, %f8, 0f00000000;
	@%p2 bra 	BB0_4;

	mov.f32 	%f9, 0f00000000;
	bra.uni 	BB0_5;

BB0_4:
	rcp.rn.f32 	%f9, %f8;

BB0_5:
	st.param.f32	[func_retval0+0], %f9;
	ret;
}

.visible .entry adddmi(
	.param .u64 adddmi_param_0,
	.param .u64 adddmi_param_1,
	.param .u64 adddmi_param_2,
	.param .u64 adddmi_param_3,
	.param .u64 adddmi_param_4,
	.param .u64 adddmi_param_5,
	.param .u64 adddmi_param_6,
	.param .f32 adddmi_param_7,
	.param .u64 adddmi_param_8,
	.param .u64 adddmi_param_9,
	.param .u64 adddmi_param_10,
	.param .f32 adddmi_param_11,
	.param .f32 adddmi_param_12,
	.param .f32 adddmi_param_13,
	.param .u32 adddmi_param_14,
	.param .u32 adddmi_param_15,
	.param .u32 adddmi_param_16,
	.param .u8 adddmi_param_17
)
{
	.reg .pred 	%p<48>;
	.reg .s16 	%rs<17>;
	.reg .s32 	%r<345>;
	.reg .f32 	%f<244>;
	.reg .s64 	%rd<121>;


	ld.param.u64 	%rd3, [adddmi_param_0];
	ld.param.u64 	%rd4, [adddmi_param_1];
	ld.param.u64 	%rd5, [adddmi_param_2];
	ld.param.u64 	%rd6, [adddmi_param_3];
	ld.param.u64 	%rd7, [adddmi_param_4];
	ld.param.u64 	%rd8, [adddmi_param_5];
	ld.param.u64 	%rd9, [adddmi_param_6];
	ld.param.f32 	%f242, [adddmi_param_7];
	ld.param.u64 	%rd10, [adddmi_param_8];
	ld.param.u64 	%rd11, [adddmi_param_9];
	ld.param.u64 	%rd12, [adddmi_param_10];
	ld.param.f32 	%f107, [adddmi_param_11];
	ld.param.f32 	%f108, [adddmi_param_12];
	ld.param.f32 	%f109, [adddmi_param_13];
	ld.param.u32 	%r73, [adddmi_param_14];
	ld.param.u32 	%r74, [adddmi_param_15];
	ld.param.u32 	%r75, [adddmi_param_16];
	ld.param.u8 	%rs4, [adddmi_param_17];
	mov.u32 	%r76, %ntid.x;
	mov.u32 	%r77, %ctaid.x;
	mov.u32 	%r78, %tid.x;
	mad.lo.s32 	%r1, %r76, %r77, %r78;
	mov.u32 	%r79, %ntid.y;
	mov.u32 	%r80, %ctaid.y;
	mov.u32 	%r81, %tid.y;
	mad.lo.s32 	%r2, %r79, %r80, %r81;
	mov.u32 	%r82, %ntid.z;
	mov.u32 	%r83, %ctaid.z;
	mov.u32 	%r84, %tid.z;
	mad.lo.s32 	%r3, %r82, %r83, %r84;
	setp.ge.s32	%p1, %r2, %r74;
	setp.ge.s32	%p2, %r1, %r73;
	or.pred  	%p3, %p2, %p1;
	setp.ge.s32	%p4, %r3, %r75;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB1_90;

	cvta.to.global.u64 	%rd13, %rd12;
	cvta.to.global.u64 	%rd14, %rd8;
	cvta.to.global.u64 	%rd15, %rd7;
	cvta.to.global.u64 	%rd16, %rd6;
	mad.lo.s32 	%r85, %r3, %r74, %r2;
	mad.lo.s32 	%r86, %r85, %r73, %r1;
	cvt.s64.s32	%rd17, %r86;
	mul.wide.s32 	%rd18, %r86, 4;
	add.s64 	%rd19, %rd16, %rd18;
	add.s64 	%rd20, %rd15, %rd18;
	add.s64 	%rd21, %rd14, %rd18;
	add.s64 	%rd22, %rd13, %rd17;
	ld.global.u8 	%rs1, [%rd22];
	cvt.u32.u16	%r87, %rs1;
	and.b32  	%r4, %r87, 255;
	ld.global.f32 	%f1, [%rd19];
	ld.global.f32 	%f2, [%rd20];
	mul.f32 	%f110, %f2, %f2;
	fma.rn.f32 	%f111, %f1, %f1, %f110;
	ld.global.f32 	%f3, [%rd21];
	fma.rn.f32 	%f112, %f3, %f3, %f111;
	setp.eq.f32	%p6, %f112, 0f00000000;
	@%p6 bra 	BB1_90;

	add.s32 	%r5, %r1, -1;
	and.b16  	%rs5, %rs4, 1;
	setp.eq.b16	%p7, %rs5, 1;
	@!%p7 bra 	BB1_4;
	bra.uni 	BB1_3;

BB1_3:
	rem.s32 	%r92, %r5, %r73;
	add.s32 	%r93, %r92, %r73;
	rem.s32 	%r322, %r93, %r73;
	bra.uni 	BB1_5;

BB1_4:
	mov.u32 	%r94, 0;
	max.s32 	%r322, %r5, %r94;

BB1_5:
	mad.lo.s32 	%r9, %r85, %r73, %r322;
	setp.gt.s32	%p8, %r1, 0;
	or.pred  	%p10, %p8, %p7;
	@%p10 bra 	BB1_7;

	mov.f32 	%f212, 0f00000000;
	mov.f32 	%f219, %f212;
	mov.f32 	%f211, %f212;
	bra.uni 	BB1_8;

BB1_7:
	mul.wide.s32 	%rd24, %r9, 4;
	add.s64 	%rd25, %rd16, %rd24;
	ld.global.f32 	%f211, [%rd25];
	add.s64 	%rd27, %rd15, %rd24;
	ld.global.f32 	%f219, [%rd27];
	add.s64 	%rd29, %rd14, %rd24;
	ld.global.f32 	%f212, [%rd29];

BB1_8:
	mov.f32 	%f218, %f219;
	mul.f32 	%f116, %f218, %f218;
	fma.rn.f32 	%f117, %f211, %f211, %f116;
	fma.rn.f32 	%f10, %f212, %f212, %f117;
	setp.eq.f32	%p11, %f10, 0f00000000;
	mov.u32 	%r338, %r4;
	@%p11 bra 	BB1_10;

	cvt.s64.s32	%rd31, %r9;
	add.s64 	%rd32, %rd13, %rd31;
	ld.global.u8 	%r10, [%rd32];
	mov.u32 	%r338, %r10;

BB1_10:
	mov.u32 	%r11, %r338;
	setp.gt.u32	%p12, %r11, %r4;
	@%p12 bra 	BB1_12;

	add.s32 	%r108, %r4, 1;
	mul.lo.s32 	%r109, %r108, %r4;
	shr.u32 	%r110, %r109, 31;
	add.s32 	%r111, %r109, %r110;
	shr.s32 	%r112, %r111, 1;
	add.s32 	%r323, %r112, %r11;
	bra.uni 	BB1_13;

BB1_12:
	add.s32 	%r113, %r11, 1;
	mul.lo.s32 	%r114, %r113, %r11;
	shr.u32 	%r115, %r114, 31;
	add.s32 	%r116, %r114, %r115;
	shr.s32 	%r117, %r116, 1;
	add.s32 	%r323, %r117, %r4;

BB1_13:
	cvta.to.global.u64 	%rd33, %rd10;
	mul.wide.s32 	%rd34, %r323, 4;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.f32 	%f11, [%rd35];
	@%p12 bra 	BB1_15;

	add.s32 	%r118, %r4, 1;
	mul.lo.s32 	%r119, %r118, %r4;
	shr.u32 	%r120, %r119, 31;
	add.s32 	%r121, %r119, %r120;
	shr.s32 	%r122, %r121, 1;
	add.s32 	%r324, %r122, %r11;
	bra.uni 	BB1_16;

BB1_15:
	add.s32 	%r123, %r11, 1;
	mul.lo.s32 	%r124, %r123, %r11;
	shr.u32 	%r125, %r124, 31;
	add.s32 	%r126, %r124, %r125;
	shr.s32 	%r127, %r126, 1;
	add.s32 	%r324, %r127, %r4;

BB1_16:
	cvta.to.global.u64 	%rd36, %rd11;
	mul.wide.s32 	%rd37, %r324, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.f32 	%f12, [%rd38];
	setp.neu.f32	%p14, %f10, 0f00000000;
	@%p14 bra 	BB1_18;

	mul.f32 	%f118, %f12, 0fBF000000;
	div.rn.f32 	%f119, %f118, %f11;
	mul.f32 	%f120, %f119, %f107;
	mul.f32 	%f121, %f120, %f3;
	sub.f32 	%f211, %f1, %f121;
	fma.rn.f32 	%f212, %f120, %f1, %f3;
	mov.f32 	%f218, %f2;

BB1_18:
	mul.f32 	%f18, %f107, %f107;
	add.f32 	%f122, %f11, %f11;
	div.rn.f32 	%f123, %f122, %f18;
	sub.f32 	%f124, %f211, %f1;
	sub.f32 	%f125, %f218, %f2;
	sub.f32 	%f126, %f212, %f3;
	fma.rn.f32 	%f127, %f123, %f124, 0f00000000;
	fma.rn.f32 	%f19, %f123, %f125, 0f00000000;
	fma.rn.f32 	%f128, %f123, %f126, 0f00000000;
	div.rn.f32 	%f129, %f12, %f107;
	mul.f32 	%f130, %f129, %f212;
	sub.f32 	%f20, %f127, %f130;
	fma.rn.f32 	%f21, %f129, %f211, %f128;
	add.s32 	%r18, %r1, 1;
	@!%p7 bra 	BB1_20;
	bra.uni 	BB1_19;

BB1_19:
	rem.s32 	%r132, %r18, %r73;
	add.s32 	%r133, %r132, %r73;
	rem.s32 	%r325, %r133, %r73;
	bra.uni 	BB1_21;

BB1_20:
	add.s32 	%r134, %r73, -1;
	min.s32 	%r325, %r18, %r134;

BB1_21:
	mad.lo.s32 	%r22, %r85, %r73, %r325;
	setp.lt.s32	%p17, %r18, %r73;
	or.pred  	%p18, %p17, %p7;
	@%p18 bra 	BB1_23;

	mov.f32 	%f221, 0f00000000;
	mov.f32 	%f220, %f221;
	mov.f32 	%f213, %f221;
	bra.uni 	BB1_24;

BB1_23:
	mul.wide.s32 	%rd40, %r22, 4;
	add.s64 	%rd41, %rd16, %rd40;
	ld.global.f32 	%f213, [%rd41];
	add.s64 	%rd43, %rd15, %rd40;
	ld.global.f32 	%f220, [%rd43];
	add.s64 	%rd45, %rd14, %rd40;
	ld.global.f32 	%f221, [%rd45];

BB1_24:
	mov.f32 	%f26, %f220;
	mul.f32 	%f134, %f26, %f26;
	fma.rn.f32 	%f135, %f213, %f213, %f134;
	fma.rn.f32 	%f28, %f221, %f221, %f135;
	setp.eq.f32	%p19, %f28, 0f00000000;
	mov.u32 	%r337, %r4;
	@%p19 bra 	BB1_26;

	cvt.s64.s32	%rd47, %r22;
	add.s64 	%rd48, %rd13, %rd47;
	ld.global.u8 	%r337, [%rd48];

BB1_26:
	setp.gt.u32	%p20, %r337, %r4;
	@%p20 bra 	BB1_28;

	add.s32 	%r144, %r4, 1;
	mul.lo.s32 	%r145, %r144, %r4;
	shr.u32 	%r146, %r145, 31;
	add.s32 	%r147, %r145, %r146;
	shr.s32 	%r148, %r147, 1;
	add.s32 	%r326, %r148, %r337;
	bra.uni 	BB1_29;

BB1_28:
	add.s32 	%r149, %r337, 1;
	mul.lo.s32 	%r150, %r149, %r337;
	shr.u32 	%r151, %r150, 31;
	add.s32 	%r152, %r150, %r151;
	shr.s32 	%r153, %r152, 1;
	add.s32 	%r326, %r153, %r4;

BB1_29:
	mul.wide.s32 	%rd50, %r326, 4;
	add.s64 	%rd51, %rd33, %rd50;
	ld.global.f32 	%f29, [%rd51];
	@%p20 bra 	BB1_31;

	add.s32 	%r154, %r4, 1;
	mul.lo.s32 	%r155, %r154, %r4;
	shr.u32 	%r156, %r155, 31;
	add.s32 	%r157, %r155, %r156;
	shr.s32 	%r158, %r157, 1;
	add.s32 	%r327, %r158, %r337;
	bra.uni 	BB1_32;

BB1_31:
	add.s32 	%r159, %r337, 1;
	mul.lo.s32 	%r160, %r159, %r337;
	shr.u32 	%r161, %r160, 31;
	add.s32 	%r162, %r160, %r161;
	shr.s32 	%r163, %r162, 1;
	add.s32 	%r327, %r163, %r4;

BB1_32:
	mul.wide.s32 	%rd53, %r327, 4;
	add.s64 	%rd54, %rd36, %rd53;
	ld.global.f32 	%f30, [%rd54];
	setp.neu.f32	%p22, %f28, 0f00000000;
	mov.f32 	%f217, %f26;
	@%p22 bra 	BB1_34;

	mul.f32 	%f136, %f30, 0f3F000000;
	div.rn.f32 	%f137, %f136, %f29;
	mul.f32 	%f138, %f137, %f107;
	mul.f32 	%f139, %f138, %f3;
	sub.f32 	%f213, %f1, %f139;
	fma.rn.f32 	%f221, %f138, %f1, %f3;
	mov.f32 	%f217, %f2;

BB1_34:
	mov.f32 	%f34, %f217;
	add.f32 	%f140, %f29, %f29;
	div.rn.f32 	%f141, %f140, %f18;
	sub.f32 	%f142, %f213, %f1;
	sub.f32 	%f143, %f34, %f2;
	sub.f32 	%f144, %f221, %f3;
	fma.rn.f32 	%f145, %f141, %f142, %f20;
	fma.rn.f32 	%f36, %f141, %f143, %f19;
	fma.rn.f32 	%f146, %f141, %f144, %f21;
	div.rn.f32 	%f147, %f30, %f107;
	fma.rn.f32 	%f37, %f147, %f221, %f145;
	mul.f32 	%f148, %f147, %f213;
	sub.f32 	%f38, %f146, %f148;
	and.b16  	%rs2, %rs4, 2;
	setp.eq.s16	%p23, %rs2, 0;
	add.s32 	%r31, %r2, -1;
	@%p23 bra 	BB1_36;

	rem.s32 	%r168, %r31, %r74;
	add.s32 	%r169, %r168, %r74;
	rem.s32 	%r328, %r169, %r74;
	bra.uni 	BB1_37;

BB1_36:
	mov.u32 	%r170, 0;
	max.s32 	%r328, %r31, %r170;

BB1_37:
	mad.lo.s32 	%r175, %r3, %r74, %r328;
	mad.lo.s32 	%r35, %r175, %r73, %r1;
	setp.gt.s32	%p24, %r2, 0;
	and.b16  	%rs9, %rs2, 255;
	setp.ne.s16	%p25, %rs9, 0;
	or.pred  	%p26, %p24, %p25;
	@%p26 bra 	BB1_39;

	mov.f32 	%f223, 0f00000000;
	mov.f32 	%f222, %f223;
	mov.f32 	%f229, %f223;
	bra.uni 	BB1_40;

BB1_39:
	mul.wide.s32 	%rd56, %r35, 4;
	add.s64 	%rd57, %rd16, %rd56;
	ld.global.f32 	%f229, [%rd57];
	add.s64 	%rd59, %rd15, %rd56;
	ld.global.f32 	%f222, [%rd59];
	add.s64 	%rd61, %rd14, %rd56;
	ld.global.f32 	%f223, [%rd61];

BB1_40:
	mov.f32 	%f228, %f229;
	mul.f32 	%f152, %f222, %f222;
	fma.rn.f32 	%f153, %f228, %f228, %f152;
	fma.rn.f32 	%f45, %f223, %f223, %f153;
	setp.eq.f32	%p27, %f45, 0f00000000;
	mov.u32 	%r336, %r4;
	@%p27 bra 	BB1_42;

	cvt.s64.s32	%rd63, %r35;
	add.s64 	%rd64, %rd13, %rd63;
	ld.global.u8 	%r336, [%rd64];

BB1_42:
	setp.gt.u32	%p28, %r336, %r4;
	@%p28 bra 	BB1_44;

	add.s32 	%r184, %r4, 1;
	mul.lo.s32 	%r185, %r184, %r4;
	shr.u32 	%r186, %r185, 31;
	add.s32 	%r187, %r185, %r186;
	shr.s32 	%r188, %r187, 1;
	add.s32 	%r329, %r188, %r336;
	bra.uni 	BB1_45;

BB1_44:
	add.s32 	%r189, %r336, 1;
	mul.lo.s32 	%r190, %r189, %r336;
	shr.u32 	%r191, %r190, 31;
	add.s32 	%r192, %r190, %r191;
	shr.s32 	%r193, %r192, 1;
	add.s32 	%r329, %r193, %r4;

BB1_45:
	mul.wide.s32 	%rd66, %r329, 4;
	add.s64 	%rd67, %rd33, %rd66;
	ld.global.f32 	%f46, [%rd67];
	@%p28 bra 	BB1_47;

	add.s32 	%r194, %r4, 1;
	mul.lo.s32 	%r195, %r194, %r4;
	shr.u32 	%r196, %r195, 31;
	add.s32 	%r197, %r195, %r196;
	shr.s32 	%r198, %r197, 1;
	add.s32 	%r330, %r198, %r336;
	bra.uni 	BB1_48;

BB1_47:
	add.s32 	%r199, %r336, 1;
	mul.lo.s32 	%r200, %r199, %r336;
	shr.u32 	%r201, %r200, 31;
	add.s32 	%r202, %r200, %r201;
	shr.s32 	%r203, %r202, 1;
	add.s32 	%r330, %r203, %r4;

BB1_48:
	mul.wide.s32 	%rd69, %r330, 4;
	add.s64 	%rd70, %rd36, %rd69;
	ld.global.f32 	%f47, [%rd70];
	setp.neu.f32	%p30, %f45, 0f00000000;
	@%p30 bra 	BB1_50;

	mul.f32 	%f154, %f47, 0fBF000000;
	div.rn.f32 	%f155, %f154, %f46;
	mul.f32 	%f156, %f155, %f108;
	mul.f32 	%f157, %f156, %f3;
	sub.f32 	%f222, %f2, %f157;
	fma.rn.f32 	%f223, %f156, %f2, %f3;
	mov.f32 	%f228, %f1;

BB1_50:
	mul.f32 	%f53, %f108, %f108;
	add.f32 	%f158, %f46, %f46;
	div.rn.f32 	%f159, %f158, %f53;
	sub.f32 	%f160, %f228, %f1;
	sub.f32 	%f161, %f222, %f2;
	sub.f32 	%f162, %f223, %f3;
	fma.rn.f32 	%f54, %f159, %f160, %f37;
	fma.rn.f32 	%f163, %f159, %f161, %f36;
	fma.rn.f32 	%f164, %f159, %f162, %f38;
	div.rn.f32 	%f165, %f47, %f108;
	mul.f32 	%f166, %f165, %f223;
	sub.f32 	%f55, %f163, %f166;
	fma.rn.f32 	%f56, %f165, %f222, %f164;
	add.s32 	%r44, %r2, 1;
	setp.eq.s16	%p31, %rs9, 0;
	@%p31 bra 	BB1_52;

	rem.s32 	%r208, %r44, %r74;
	add.s32 	%r209, %r208, %r74;
	rem.s32 	%r331, %r209, %r74;
	bra.uni 	BB1_53;

BB1_52:
	add.s32 	%r210, %r74, -1;
	min.s32 	%r331, %r44, %r210;

BB1_53:
	mad.lo.s32 	%r215, %r3, %r74, %r331;
	mad.lo.s32 	%r48, %r215, %r73, %r1;
	setp.lt.s32	%p32, %r44, %r74;
	or.pred  	%p34, %p32, %p25;
	@%p34 bra 	BB1_55;

	mov.f32 	%f232, 0f00000000;
	mov.f32 	%f231, %f232;
	mov.f32 	%f230, %f232;
	bra.uni 	BB1_56;

BB1_55:
	mul.wide.s32 	%rd72, %r48, 4;
	add.s64 	%rd73, %rd16, %rd72;
	ld.global.f32 	%f230, [%rd73];
	add.s64 	%rd75, %rd15, %rd72;
	ld.global.f32 	%f231, [%rd75];
	add.s64 	%rd77, %rd14, %rd72;
	ld.global.f32 	%f232, [%rd77];

BB1_56:
	mov.f32 	%f60, %f230;
	mul.f32 	%f170, %f231, %f231;
	fma.rn.f32 	%f171, %f60, %f60, %f170;
	fma.rn.f32 	%f63, %f232, %f232, %f171;
	setp.eq.f32	%p35, %f63, 0f00000000;
	mov.u32 	%r335, %r4;
	@%p35 bra 	BB1_58;

	cvt.s64.s32	%rd79, %r48;
	add.s64 	%rd80, %rd13, %rd79;
	ld.global.u8 	%r335, [%rd80];

BB1_58:
	setp.gt.u32	%p36, %r335, %r4;
	@%p36 bra 	BB1_60;

	add.s32 	%r220, %r4, 1;
	mul.lo.s32 	%r221, %r220, %r4;
	shr.u32 	%r222, %r221, 31;
	add.s32 	%r223, %r221, %r222;
	shr.s32 	%r224, %r223, 1;
	add.s32 	%r339, %r224, %r335;
	bra.uni 	BB1_61;

BB1_60:
	add.s32 	%r225, %r335, 1;
	mul.lo.s32 	%r226, %r225, %r335;
	shr.u32 	%r227, %r226, 31;
	add.s32 	%r228, %r226, %r227;
	shr.s32 	%r229, %r228, 1;
	add.s32 	%r339, %r229, %r4;

BB1_61:
	mul.wide.s32 	%rd82, %r339, 4;
	add.s64 	%rd83, %rd33, %rd82;
	ld.global.f32 	%f64, [%rd83];
	@%p36 bra 	BB1_63;

	add.s32 	%r230, %r4, 1;
	mul.lo.s32 	%r231, %r230, %r4;
	shr.u32 	%r232, %r231, 31;
	add.s32 	%r233, %r231, %r232;
	shr.s32 	%r234, %r233, 1;
	add.s32 	%r340, %r234, %r335;
	bra.uni 	BB1_64;

BB1_63:
	add.s32 	%r235, %r335, 1;
	mul.lo.s32 	%r236, %r235, %r335;
	shr.u32 	%r237, %r236, 31;
	add.s32 	%r238, %r236, %r237;
	shr.s32 	%r239, %r238, 1;
	add.s32 	%r340, %r239, %r4;

BB1_64:
	mul.wide.s32 	%rd85, %r340, 4;
	add.s64 	%rd86, %rd36, %rd85;
	ld.global.f32 	%f65, [%rd86];
	setp.neu.f32	%p38, %f63, 0f00000000;
	mov.f32 	%f227, %f60;
	@%p38 bra 	BB1_66;

	mul.f32 	%f172, %f65, 0f3F000000;
	div.rn.f32 	%f173, %f172, %f64;
	mul.f32 	%f174, %f173, %f108;
	mul.f32 	%f175, %f174, %f3;
	sub.f32 	%f231, %f2, %f175;
	fma.rn.f32 	%f232, %f174, %f2, %f3;
	mov.f32 	%f227, %f1;

BB1_66:
	mov.f32 	%f68, %f227;
	add.f32 	%f176, %f64, %f64;
	div.rn.f32 	%f177, %f176, %f53;
	sub.f32 	%f178, %f68, %f1;
	sub.f32 	%f179, %f231, %f2;
	sub.f32 	%f180, %f232, %f3;
	fma.rn.f32 	%f241, %f177, %f178, %f54;
	fma.rn.f32 	%f181, %f177, %f179, %f55;
	fma.rn.f32 	%f182, %f177, %f180, %f56;
	div.rn.f32 	%f183, %f65, %f108;
	fma.rn.f32 	%f240, %f183, %f232, %f181;
	mul.f32 	%f184, %f183, %f231;
	sub.f32 	%f239, %f182, %f184;
	setp.eq.s32	%p39, %r75, 1;
	@%p39 bra 	BB1_84;

	and.b16  	%rs3, %rs4, 4;
	setp.eq.s16	%p40, %rs3, 0;
	add.s32 	%r57, %r3, -1;
	@%p40 bra 	BB1_69;

	rem.s32 	%r244, %r57, %r75;
	add.s32 	%r245, %r244, %r75;
	rem.s32 	%r341, %r245, %r75;
	bra.uni 	BB1_70;

BB1_69:
	mov.u32 	%r246, 0;
	max.s32 	%r341, %r57, %r246;

BB1_70:
	mad.lo.s32 	%r251, %r341, %r74, %r2;
	mad.lo.s32 	%r256, %r251, %r73, %r1;
	cvt.s64.s32	%rd1, %r256;
	mul.wide.s32 	%rd88, %r256, 4;
	add.s64 	%rd89, %rd16, %rd88;
	add.s64 	%rd91, %rd15, %rd88;
	add.s64 	%rd93, %rd14, %rd88;
	ld.global.f32 	%f233, [%rd89];
	ld.global.f32 	%f234, [%rd91];
	ld.global.f32 	%f235, [%rd93];
	mul.f32 	%f185, %f234, %f234;
	fma.rn.f32 	%f186, %f233, %f233, %f185;
	fma.rn.f32 	%f187, %f235, %f235, %f186;
	setp.neu.f32	%p41, %f187, 0f00000000;
	@%p41 bra 	BB1_72;

	mov.f32 	%f235, %f3;
	mov.f32 	%f234, %f2;
	mov.f32 	%f233, %f1;

BB1_72:
	add.s64 	%rd95, %rd13, %rd1;
	ld.global.u8 	%rs12, [%rd95];
	and.b16  	%rs13, %rs1, 255;
	setp.gt.u16	%p42, %rs12, %rs13;
	cvt.u32.u16	%r61, %rs12;
	@%p42 bra 	BB1_74;

	add.s32 	%r257, %r4, 1;
	mul.lo.s32 	%r258, %r257, %r4;
	shr.u32 	%r259, %r258, 31;
	add.s32 	%r260, %r258, %r259;
	shr.s32 	%r261, %r260, 1;
	add.s32 	%r342, %r261, %r61;
	bra.uni 	BB1_75;

BB1_74:
	add.s32 	%r262, %r61, 1;
	mul.lo.s32 	%r263, %r262, %r61;
	shr.u32 	%r264, %r263, 31;
	add.s32 	%r265, %r263, %r264;
	shr.s32 	%r266, %r265, 1;
	add.s32 	%r342, %r266, %r4;

BB1_75:
	mul.wide.s32 	%rd97, %r342, 4;
	add.s64 	%rd98, %rd33, %rd97;
	ld.global.f32 	%f188, [%rd98];
	add.f32 	%f189, %f188, %f188;
	mul.f32 	%f83, %f109, %f109;
	div.rn.f32 	%f190, %f189, %f83;
	sub.f32 	%f191, %f233, %f1;
	sub.f32 	%f192, %f234, %f2;
	sub.f32 	%f193, %f235, %f3;
	fma.rn.f32 	%f84, %f190, %f191, %f241;
	fma.rn.f32 	%f85, %f190, %f192, %f240;
	fma.rn.f32 	%f86, %f190, %f193, %f239;
	add.s32 	%r65, %r3, 1;
	and.b16  	%rs14, %rs3, 255;
	setp.eq.s16	%p43, %rs14, 0;
	@%p43 bra 	BB1_77;

	rem.s32 	%r271, %r65, %r75;
	add.s32 	%r272, %r271, %r75;
	rem.s32 	%r343, %r272, %r75;
	bra.uni 	BB1_78;

BB1_77:
	add.s32 	%r273, %r75, -1;
	min.s32 	%r343, %r65, %r273;

BB1_78:
	mad.lo.s32 	%r278, %r343, %r74, %r2;
	mad.lo.s32 	%r283, %r278, %r73, %r1;
	cvt.s64.s32	%rd2, %r283;
	mul.wide.s32 	%rd100, %r283, 4;
	add.s64 	%rd101, %rd16, %rd100;
	add.s64 	%rd103, %rd15, %rd100;
	add.s64 	%rd105, %rd14, %rd100;
	ld.global.f32 	%f236, [%rd101];
	ld.global.f32 	%f237, [%rd103];
	ld.global.f32 	%f238, [%rd105];
	mul.f32 	%f194, %f237, %f237;
	fma.rn.f32 	%f195, %f236, %f236, %f194;
	fma.rn.f32 	%f196, %f238, %f238, %f195;
	setp.neu.f32	%p44, %f196, 0f00000000;
	@%p44 bra 	BB1_80;

	mov.f32 	%f238, %f3;
	mov.f32 	%f237, %f2;
	mov.f32 	%f236, %f1;

BB1_80:
	add.s64 	%rd107, %rd13, %rd2;
	ld.global.u8 	%rs15, [%rd107];
	setp.gt.u16	%p45, %rs15, %rs13;
	cvt.u32.u16	%r69, %rs15;
	@%p45 bra 	BB1_82;

	add.s32 	%r284, %r4, 1;
	mul.lo.s32 	%r285, %r284, %r4;
	shr.u32 	%r286, %r285, 31;
	add.s32 	%r287, %r285, %r286;
	shr.s32 	%r288, %r287, 1;
	add.s32 	%r344, %r288, %r69;
	bra.uni 	BB1_83;

BB1_82:
	add.s32 	%r289, %r69, 1;
	mul.lo.s32 	%r290, %r289, %r69;
	shr.u32 	%r291, %r290, 31;
	add.s32 	%r292, %r290, %r291;
	shr.s32 	%r293, %r292, 1;
	add.s32 	%r344, %r293, %r4;

BB1_83:
	mul.wide.s32 	%rd109, %r344, 4;
	add.s64 	%rd110, %rd33, %rd109;
	ld.global.f32 	%f197, [%rd110];
	add.f32 	%f198, %f197, %f197;
	div.rn.f32 	%f199, %f198, %f83;
	sub.f32 	%f200, %f236, %f1;
	sub.f32 	%f201, %f237, %f2;
	sub.f32 	%f202, %f238, %f3;
	fma.rn.f32 	%f241, %f199, %f200, %f84;
	fma.rn.f32 	%f240, %f199, %f201, %f85;
	fma.rn.f32 	%f239, %f199, %f202, %f86;

BB1_84:
	setp.eq.s64	%p46, %rd9, 0;
	@%p46 bra 	BB1_86;

	cvta.to.global.u64 	%rd111, %rd9;
	mul.wide.s32 	%rd112, %r86, 4;
	add.s64 	%rd113, %rd111, %rd112;
	ld.global.f32 	%f203, [%rd113];
	mul.f32 	%f242, %f203, %f242;

BB1_86:
	setp.neu.f32	%p47, %f242, 0f00000000;
	@%p47 bra 	BB1_88;

	mov.f32 	%f243, 0f00000000;
	bra.uni 	BB1_89;

BB1_88:
	rcp.rn.f32 	%f243, %f242;

BB1_89:
	cvta.to.global.u64 	%rd114, %rd3;
	mul.wide.s32 	%rd115, %r86, 4;
	add.s64 	%rd116, %rd114, %rd115;
	ld.global.f32 	%f205, [%rd116];
	fma.rn.f32 	%f206, %f241, %f243, %f205;
	st.global.f32 	[%rd116], %f206;
	cvta.to.global.u64 	%rd117, %rd4;
	add.s64 	%rd118, %rd117, %rd115;
	ld.global.f32 	%f207, [%rd118];
	fma.rn.f32 	%f208, %f240, %f243, %f207;
	st.global.f32 	[%rd118], %f208;
	cvta.to.global.u64 	%rd119, %rd5;
	add.s64 	%rd120, %rd119, %rd115;
	ld.global.f32 	%f209, [%rd120];
	fma.rn.f32 	%f210, %f239, %f243, %f209;
	st.global.f32 	[%rd120], %f210;

BB1_90:
	ret;
}


