( ( nil
  version "2.1"
  mapType "incremental"
  blockName "Dual_Supply_Test"
  repList "spectre cmos_sch cmos.sch schematic veriloga"
  stopList "spectre"
  globalList "gnd! vdd! vcc!"
  hierDelim "."
  netlistDir "/net/kafka/nfs/rstdenis/Cadence/simulation/Dual_Supply_Test/spectre/schematic/netlist"
 )
( instViewTable
 )
( net
( "gnd!" "0" )
 )
( inst
 )
( model
( "16nm/6T_CHUNK_PWR/schematic" "_sub26" )
( "16nm_Tests/Dual_Supply_Test/schematic" "Dual_Supply_Test" )
( "16nm/6T_SetRead_PWR/schematic" "_sub20" )
( "16nm/inv_1x_PWR/schematic" "inv_1x_PWR" )
( "16nm/nand4_1x_PWR/schematic" "nand4_1x_PWR" )
( "16nm/6T_32x_PWR/schematic" "_sub24" )
( "16nm/inv_4x_PWR/schematic" "inv_4x_PWR" )
( "16nm/6T_32x_CTRL_PWR/schematic" "_sub21" )
( "16nm/6T_PWR/schematic" "_sub22" )
( "16nm/6T_32x4_PWR/schematic" "_sub25" )
( "16nm/6T_4x_PWR/schematic" "_sub23" )
 )
( term
 )
( param
 )
( "_sub25" "ihnl/cds6/map" )
( "inv_4x_PWR" "ihnl/cds9/map" )
( "_sub21" "ihnl/cds1/map" )
( "_sub23" "ihnl/cds3/map" )
( "_sub20" "ihnl/cds0/map" )
( "nand4_1x_PWR" "ihnl/cds5/map" )
( "Dual_Supply_Test" "ihnl/cds10/map" )
( "_sub26" "ihnl/cds7/map" )
( "_sub24" "ihnl/cds4/map" )
( "inv_1x_PWR" "ihnl/cds8/map" )
( "_sub22" "ihnl/cds2/map" )
 )
