KEY LIBERO "2022.3"
KEY CAPTURE "2022.3.0.8"
KEY DEFAULT_IMPORT_LOC "C:\Actelprj\A3P_Verilog_labs\lab2"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300TS"
KEY VendorTechnology_Package "fcg1152"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "IND"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300TS"
KEY VendorTechnology_TEMPR "IND"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "IND"
KEY VendorTechnology_VCCI_1.5_VOLTR "IND"
KEY VendorTechnology_VCCI_1.8_VOLTR "IND"
KEY VendorTechnology_VCCI_2.5_VOLTR "IND"
KEY VendorTechnology_VCCI_3.3_VOLTR "IND"
KEY VendorTechnology_VOLTR "IND"
KEY ProjectLocation "/home/eraguzin/nextcloud/LuSEE/Libero/calibrator/LuSEE_Calibrator"
KEY ProjectDescription "SPI4.2"
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY MemoryMapDrcSeverity "FALSE"
KEY LossOfDataDRCSeverity "TRUE"
KEY IdWidthMismatchDRCSeverity "TRUE"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "test_divide::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
VALUE="Impl2",NUM=2
CURREV=2
ENDLIST
LIST LIBRARIES
COREFIFO_LIB
CORECORDIC_LIB
ENDLIST
LIST LIBRARY_COREFIFO_LIB
ALIAS=COREFIFO_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORECORDIC_LIB
ALIAS=CORECORDIC_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/CORECORDIC.cxf,actgen_cxf"
STATE="utd"
TIME="1704814784"
SIZE="1170"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1707853748"
SIZE="771"
PARENT="<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/CORECORDIC.cxf"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd,hdl"
STATE="utd"
TIME="1707853748"
SIZE="41497"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_rtl_pack.vhd,hdl"
STATE="utd"
TIME="1707853748"
SIZE="15291"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd,tb_hdl"
STATE="utd"
TIME="1707853748"
SIZE="9281"
PARENT="<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/CORECORDIC.cxf"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhv_pack.vhd,tb_hdl"
STATE="utd"
TIME="1707853748"
SIZE="14551"
PARENT="<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/CORECORDIC.cxf"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1706724259"
SIZE="1298"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO.cxf"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
STATE="utd"
TIME="1707853748"
SIZE="697"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.0.101/COREFIFO.cxf"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
STATE="utd"
TIME="1707853748"
SIZE="13955"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.0.101/COREFIFO.cxf"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
STATE="utd"
TIME="1707853748"
SIZE="22096"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.0.101/COREFIFO.cxf"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
STATE="utd"
TIME="1707853748"
SIZE="3801"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.0.101/COREFIFO.cxf"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
STATE="utd"
TIME="1707853748"
SIZE="2194"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.0.101/COREFIFO.cxf"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
STATE="utd"
TIME="1707853748"
SIZE="2287"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.0.101/COREFIFO.cxf"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
STATE="utd"
TIME="1707853748"
SIZE="1981"
PARENT="<project>/component/Actel/DirectCore/COREFIFO/3.0.101/COREFIFO.cxf"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_TPSRAM/1.1.108/PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1707427527"
SIZE="246"
PARENT="<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.cxf"
PARENT="<project>/component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.cxf"
ENDFILE
VALUE "<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/DIVISION.cxf,actgen_cxf"
STATE="utd"
TIME="1708008212"
SIZE="781"
PARENT="<project>/component/work/DIVISION_C0/DIVISION_C0.cxf"
ENDFILE
VALUE "<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd,hdl"
STATE="utd"
TIME="1708008212"
SIZE="10612"
PARENT="<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/DIVISION.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/Stimulus/coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1708008212"
SIZE="721"
PARENT="<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/DIVISION.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/Stimulus/division_tb.vhd,tb_hdl"
STATE="utd"
TIME="1708008212"
SIZE="8760"
PARENT="<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/DIVISION.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1706724259"
SIZE="4491"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0.v,hdl"
STATE="utd"
TIME="1706724259"
SIZE="5246"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1706724259"
SIZE="3855"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0.cxf"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1706724259"
SIZE="984"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/mti/scripts/runall.do,do"
STATE="utd"
TIME="1706724259"
SIZE="23"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/mti/scripts/wave.do,do"
STATE="utd"
TIME="1706724259"
SIZE="3286"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1706724258"
SIZE="2349"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_USRAM_top.v,hdl"
STATE="utd"
TIME="1706724258"
SIZE="17571"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/COREFIFO.v,hdl"
STATE="utd"
TIME="1706724259"
SIZE="70242"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_async.v,hdl"
STATE="utd"
TIME="1706724259"
SIZE="53866"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v,hdl"
STATE="utd"
TIME="1706724259"
SIZE="13098"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1706724259"
SIZE="2658"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1706724259"
SIZE="2520"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync.v,hdl"
STATE="utd"
TIME="1706724259"
SIZE="32653"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1706724259"
SIZE="23054"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1706724259"
SIZE="19024"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/test/user/top_define.v,tb_hdl"
STATE="utd"
TIME="1706724259"
SIZE="372"
PARENT="<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/CALFIFO_C0_CALFIFO_C0_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1705597438"
SIZE="4572"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.v,hdl"
STATE="utd"
TIME="1705597438"
SIZE="5404"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1705597438"
SIZE="3921"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.cxf"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1705597438"
SIZE="986"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/mti/scripts/runall.do,do"
STATE="utd"
TIME="1705597438"
SIZE="23"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/mti/scripts/wave.do,do"
STATE="utd"
TIME="1705597438"
SIZE="3286"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1705597437"
SIZE="2393"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_USRAM_top.v,hdl"
STATE="utd"
TIME="1705597437"
SIZE="50823"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
STATE="utd"
TIME="1705597438"
SIZE="70660"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
STATE="utd"
TIME="1705597438"
SIZE="54020"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
STATE="utd"
TIME="1705597438"
SIZE="13120"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1705597438"
SIZE="2680"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1705597438"
SIZE="2542"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
STATE="utd"
TIME="1705597438"
SIZE="32675"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1705597438"
SIZE="23076"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1705597438"
SIZE="19046"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
STATE="utd"
TIME="1705597438"
SIZE="372"
PARENT="<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1706724091"
SIZE="4579"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO.v,hdl"
STATE="utd"
TIME="1706724090"
SIZE="5413"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1706724090"
SIZE="3927"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO.cxf"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1706724090"
SIZE="986"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/mti/scripts/runall.do,do"
STATE="utd"
TIME="1706724090"
SIZE="23"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/mti/scripts/wave.do,do"
STATE="utd"
TIME="1706724090"
SIZE="3286"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1706724089"
SIZE="2397"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_USRAM_top.v,hdl"
STATE="utd"
TIME="1706724090"
SIZE="46151"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
STATE="utd"
TIME="1706724090"
SIZE="70698"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
STATE="utd"
TIME="1706724090"
SIZE="54034"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
STATE="utd"
TIME="1706724090"
SIZE="13122"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1706724090"
SIZE="2682"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1706724090"
SIZE="2544"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
STATE="utd"
TIME="1706724090"
SIZE="32677"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1706724090"
SIZE="23078"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1706724090"
SIZE="19048"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
STATE="utd"
TIME="1706724090"
SIZE="372"
PARENT="<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1704815587"
SIZE="4497"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO.v,hdl"
STATE="utd"
TIME="1704815587"
SIZE="5287"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf,actgen_cxf"
STATE="utd"
TIME="1704815587"
SIZE="3855"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO.cxf"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1704815587"
SIZE="988"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/mti/scripts/runall.do,do"
STATE="utd"
TIME="1704815587"
SIZE="23"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/mti/scripts/wave.do,do"
STATE="utd"
TIME="1704815587"
SIZE="3286"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_LSRAM_top.v,hdl"
STATE="utd"
TIME="1704815586"
SIZE="2794"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_ram_wrapper.v,hdl"
STATE="utd"
TIME="1704815586"
SIZE="2228"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
STATE="utd"
TIME="1704815587"
SIZE="70242"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
STATE="utd"
TIME="1704815587"
SIZE="53866"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
STATE="utd"
TIME="1704815587"
SIZE="13098"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
STATE="utd"
TIME="1704815587"
SIZE="2658"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
STATE="utd"
TIME="1704815587"
SIZE="2520"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
STATE="utd"
TIME="1704815587"
SIZE="32653"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
STATE="utd"
TIME="1704815587"
SIZE="23054"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1704815587"
SIZE="19024"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME=" -all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
STATE="utd"
TIME="1704815587"
SIZE="372"
PARENT="<project>/component/work/CORDICFIFO/CORDICFIFO_0/CORDICFIFO_CORDICFIFO_0_COREFIFO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1704814784"
SIZE="3623"
ENDFILE
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0.vhd,hdl"
STATE="utd"
TIME="1704814784"
SIZE="6106"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_word.vhd,hdl"
STATE="utd"
TIME="1704814784"
SIZE="4025"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC.cxf,actgen_cxf"
STATE="utd"
TIME="1704814784"
SIZE="2704"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0.cxf"
ENDFILE
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/coreparameters.vhd,hdl"
STATE="utd"
TIME="1704814784"
SIZE="472"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/inpTestVect.vhd,tb_hdl"
STATE="utd"
TIME="1704814784"
SIZE="6721"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/outpTestVect.vhd,tb_hdl"
STATE="utd"
TIME="1704814784"
SIZE="4109"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_par.vhd,hdl"
STATE="utd"
TIME="1704814784"
SIZE="17118"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_word.vhd,hdl"
STATE="utd"
TIME="1704814784"
SIZE="18592"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/CORECORDIC.vhd,hdl"
STATE="utd"
TIME="1704814784"
SIZE="10325"
LIBRARY="CORECORDIC_LIB"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/test/user/coreCordic_tb.vhd,tb_hdl"
STATE="utd"
TIME="1704814784"
SIZE="19400"
PARENT="<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/DIVISION_C0/DIVISION_C0.cxf,actgen_cxf"
STATE="utd"
TIME="1708008212"
SIZE="3178"
ENDFILE
VALUE "<project>/component/work/DIVISION_C0/DIVISION_C0.vhd,hdl"
STATE="utd"
TIME="1708008212"
SIZE="4396"
PARENT="<project>/component/work/DIVISION_C0/DIVISION_C0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.cxf,actgen_cxf"
STATE="utd"
TIME="1706723897"
SIZE="4884"
ENDFILE
VALUE "<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v,hdl"
STATE="utd"
TIME="1706723897"
SIZE="3568"
PARENT="<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL_0/PF_TPSRAM_CAL_PF_TPSRAM_CAL_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1706723896"
SIZE="742"
PARENT="<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.cxf"
ENDFILE
VALUE "<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL_0/PF_TPSRAM_CAL_PF_TPSRAM_CAL_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1706723896"
SIZE="2762"
PARENT="<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL_0/PF_TPSRAM_CAL_PF_TPSRAM_CAL_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.cxf,actgen_cxf"
STATE="utd"
TIME="1707427528"
SIZE="4940"
ENDFILE
VALUE "<project>/component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.v,hdl"
STATE="utd"
TIME="1707427527"
SIZE="3656"
PARENT="<project>/component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS_0/PF_TPSRAM_CAL_PROCESS_PF_TPSRAM_CAL_PROCESS_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1707427527"
SIZE="774"
PARENT="<project>/component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.cxf"
ENDFILE
VALUE "<project>/component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS_0/PF_TPSRAM_CAL_PROCESS_PF_TPSRAM_CAL_PROCESS_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1707427526"
SIZE="2820"
PARENT="<project>/component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS_0/PF_TPSRAM_CAL_PROCESS_PF_TPSRAM_CAL_PROCESS_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/constraint/fp/test.pdc,fp_pdc"
STATE="utd"
TIME="1706821982"
SIZE="0"
ENDFILE
VALUE "<project>/constraint/io/test.pdc,io_pdc"
STATE="utd"
TIME="1706821861"
SIZE="6076"
ENDFILE
VALUE "<project>/constraint/test_divide_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1706825102"
SIZE="138"
ENDFILE
VALUE "<project>/hdl/cal_average.vhd,hdl"
STATE="utd"
TIME="1707422254"
SIZE="43233"
ENDFILE
VALUE "<project>/hdl/cal_average_instance_C1_fixpt.vhd,hdl"
STATE="utd"
TIME="1704996872"
SIZE="65268"
ENDFILE
VALUE "<project>/hdl/cal_average_instance_C1_fixpt_pkg.vhd,hdl"
STATE="utd"
TIME="1704814060"
SIZE="607"
ENDFILE
VALUE "<project>/hdl/cal_average_instance_C1_fixpt_tb_pkg.vhd,hdl"
STATE="utd"
TIME="1704814060"
SIZE="3348"
ENDFILE
VALUE "<project>/hdl/cal_phaser.vhd,hdl"
STATE="utd"
TIME="1708023261"
SIZE="35926"
ENDFILE
VALUE "<project>/hdl/cal_phaser_alt_fixpt.vhd,hdl"
STATE="utd"
TIME="1704996700"
SIZE="88207"
ENDFILE
VALUE "<project>/hdl/cal_phaser_alt_fixpt_tb_pkg.vhd,hdl"
STATE="utd"
TIME="1704814060"
SIZE="3232"
ENDFILE
VALUE "<project>/hdl/cal_process.vhd,hdl"
STATE="utd"
TIME="1708034471"
SIZE="27794"
ENDFILE
VALUE "<project>/hdl/cal_process_fixpt.vhd,hdl"
STATE="utd"
TIME="1706716140"
SIZE="93303"
ENDFILE
VALUE "<project>/hdl/cal_process_fixpt_pkg.vhd,hdl"
STATE="utd"
TIME="1706716128"
SIZE="879"
ENDFILE
VALUE "<project>/hdl/cal_process_fixpt_tb_pkg.vhd,hdl"
STATE="utd"
TIME="1706716083"
SIZE="3264"
ENDFILE
VALUE "<project>/hdl/divide.vhd,hdl"
STATE="utd"
TIME="1707853748"
SIZE="1856"
ENDFILE
VALUE "<project>/hdl/Multiply_generic_32.vhd,hdl"
STATE="utd"
TIME="1704814060"
SIZE="7970"
ENDFILE
VALUE "<project>/hdl/multiply_test_pkg.vhd,hdl"
STATE="utd"
TIME="1706714916"
SIZE="5429"
ENDFILE
VALUE "<project>/hdl/test_divide.vhd,hdl"
STATE="utd"
TIME="1706825099"
SIZE="1691"
ENDFILE
VALUE "<project>/simulation/calibration_tb_presynth_simulation.log,log"
STATE="utd"
TIME="1707759310"
SIZE="86530"
ENDFILE
VALUE "<project>/simulation/cal_average_instance_C1_fixpt_presynth_simulation.log,log"
STATE="utd"
TIME="1704997000"
SIZE="34261"
ENDFILE
VALUE "<project>/simulation/cal_phaser_alt_fixpt_tb_presynth_simulation.log,log"
STATE="utd"
TIME="1705008961"
SIZE="61897"
ENDFILE
VALUE "<project>/simulation/cal_process_fixpt_tb_presynth_simulation.log,log"
STATE="utd"
TIME="1706724061"
SIZE="117189"
ENDFILE
VALUE "<project>/simulation/cal_process_tb_presynth_simulation.log,log"
STATE="utd"
TIME="1707924908"
SIZE="52291"
ENDFILE
VALUE "<project>/simulation/run.do,do"
STATE="utd"
TIME="1708008131"
SIZE="9294"
ENDFILE
VALUE "<project>/simulation/testbench_presynth_simulation.log,log"
STATE="utd"
TIME="1707423293"
SIZE="42419"
ENDFILE
VALUE "<project>/stimulus/calibration_tb.vhd,tb_hdl"
STATE="utd"
TIME="1708032292"
SIZE="13010"
ENDFILE
VALUE "<project>/stimulus/cal_average_instance_C1_fixpt_tb.vhd,tb_hdl"
STATE="utd"
TIME="1704996853"
SIZE="36303"
ENDFILE
VALUE "<project>/stimulus/cal_process_fixpt_tb.vhd,tb_hdl"
STATE="utd"
TIME="1706716091"
SIZE="83303"
ENDFILE
VALUE "<project>/stimulus/cal_process_tb.vhd,tb_hdl"
STATE="utd"
TIME="1707759801"
SIZE="18131"
ENDFILE
VALUE "<project>/synthesis/synwork/layer0.so,so"
STATE="utd"
TIME="1706824714"
SIZE="154"
ENDFILE
VALUE "<project>/synthesis/test_divide.so,so"
STATE="utd"
TIME="1706825137"
SIZE="256"
ENDFILE
VALUE "<project>/synthesis/test_divide.vm,syn_vm"
STATE="utd"
TIME="1706825137"
SIZE="909868"
ENDFILE
VALUE "<project>/synthesis/test_divide_syn.prj,prj"
STATE="utd"
TIME="1707851940"
SIZE="2409"
ENDFILE
VALUE "<project>/synthesis/test_divide_vm.sdc,syn_sdc"
STATE="utd"
TIME="1706825137"
SIZE="922"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO::work"
FILE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/mti/scripts/wave.do,do"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/mti/scripts/runall.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO::work"
FILE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/mti/scripts/wave.do,do"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/mti/scripts/runall.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "cal_phaser_alt_fixpt::work"
FILE "<project>/hdl/cal_phaser_alt_fixpt.vhd,hdl"
LIST UserCustomizedFileList
LIST "ideSIMULATION"
USE_LIST=TRUE
FILELIST
VALUE "<project>/hdl/cal_phaser_alt_fixpt.vhd,hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_rtl_pack.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/coreparameters.vhd,hdl"
VALUE "<project>/hdl/cal_average_instance_C1_fixpt_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_average_instance_C1_fixpt_tb_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_phaser_alt_fixpt_tb_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_process_fixpt_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_process_fixpt_tb_pkg.vhd,hdl"
VALUE "<project>/hdl/Multiply_generic_32.vhd,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_USRAM_top.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_LSRAM_top.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_word.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/CORECORDIC.vhd,hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_par.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_word.vhd,hdl"
VALUE "<project>/hdl/cal_average_instance_C1_fixpt.vhd,hdl"
VALUE "<project>/hdl/cal_phaser.vhd,hdl"
VALUE "<project>/hdl/cal_process_fixpt.vhd,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_USRAM_top.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_USRAM_top.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v,hdl"
VALUE "<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL_0/PF_TPSRAM_CAL_PF_TPSRAM_CAL_0_PF_TPSRAM.v,hdl"
VALUE "<project>/hdl/multiply_test_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_average.vhd,hdl"
ENDFILELIST
ENDLIST
LIST "ideSYNTHESIS"
USE_LIST=TRUE
FILELIST
VALUE "<project>/hdl/test_divide.vhd,hdl"
ENDFILELIST
ENDLIST
ENDLIST 
LIST AssociatedStimulus
VALUE "<project>/stimulus/cal_average_instance_C1_fixpt_tb.vhd,tb_hdl"
VALUE "<project>/stimulus/cal_process_fixpt_tb.vhd,tb_hdl"
VALUE "<project>/stimulus/calibration_tb.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CALFIFO_C0_CALFIFO_C0_0_COREFIFO::work"
FILE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/mti/scripts/wave.do,do"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/mti/scripts/runall.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CORDICFIFO_CORDICFIFO_0_COREFIFO::work"
FILE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/mti/scripts/wave.do,do"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/mti/scripts/runall.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "division::work"
FILE "<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd,hdl"
LIST Other_Association
VALUE "<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/Stimulus/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/Stimulus/division_tb.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST "test_divide::work"
FILE "<project>/hdl/test_divide.vhd,hdl"
LIST UserCustomizedFileList
LIST "ideSIMULATION"
USE_LIST=TRUE
FILELIST
VALUE "<project>/hdl/test_divide.vhd,hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_rtl_pack.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/coreparameters.vhd,hdl"
VALUE "<project>/hdl/cal_average_instance_C1_fixpt_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_average_instance_C1_fixpt_tb_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_phaser_alt_fixpt_tb_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_process_fixpt_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_process_fixpt_tb_pkg.vhd,hdl"
VALUE "<project>/hdl/multiply_test_pkg.vhd,hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_USRAM_top.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_USRAM_top.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_USRAM_top.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_LSRAM_top.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_word.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/CORECORDIC.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_par.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_word.vhd,hdl"
VALUE "<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v,hdl"
VALUE "<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL_0/PF_TPSRAM_CAL_PF_TPSRAM_CAL_0_PF_TPSRAM.v,hdl"
VALUE "<project>/component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.v,hdl"
VALUE "<project>/component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS_0/PF_TPSRAM_CAL_PROCESS_PF_TPSRAM_CAL_PROCESS_0_PF_TPSRAM.v,hdl"
VALUE "<project>/hdl/Multiply_generic_32.vhd,hdl"
VALUE "<project>/hdl/cal_average.vhd,hdl"
VALUE "<project>/hdl/cal_average_instance_C1_fixpt.vhd,hdl"
VALUE "<project>/hdl/cal_phaser.vhd,hdl"
VALUE "<project>/hdl/cal_phaser_alt_fixpt.vhd,hdl"
VALUE "<project>/hdl/divide.vhd,hdl"
VALUE "<project>/hdl/cal_process_fixpt.vhd,hdl"
VALUE "<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd,hdl"
VALUE "<project>/component/work/DIVISION_C0/DIVISION_C0.vhd,hdl"
VALUE "<project>/hdl/cal_process.vhd,hdl"
ENDFILELIST
ENDLIST
ENDLIST 
LIST AssociatedStimulus
VALUE "<project>/stimulus/calibration_tb.vhd,tb_hdl"
VALUE "<project>/stimulus/cal_process_tb.vhd,tb_hdl"
ENDLIST
LIST SynthesisConstraints
VALUE "<project>/constraint/test_divide_derived_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>/constraint/test_divide_derived_constraints.sdc,sdc"
ENDLIST
LIST PNRConstraints
VALUE "<project>/constraint/io/test.pdc,io_pdc"
VALUE "<project>/constraint/test_divide_derived_constraints.sdc,sdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSYNTHESIS(<project>/synthesis/test_divide.vm,syn_vm)=StateSuccess
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSYNTHESIS(<project>/synthesis/test_divide.vm,syn_vm)=StateSuccess
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC::corecordic_lib"
FILE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/CORECORDIC.vhd,hdl"
LIST Other_Association
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/inpTestVect.vhd,tb_hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/outpTestVect.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhv_pack.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd,tb_hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/test/user/coreCordic_tb.vhd,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/inpTestVect.vhd,tb_hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/outpTestVect.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhv_pack.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd,tb_hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/test/user/coreCordic_tb.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST test_divide
VALUE "<project>/stimulus/calibration_tb.vhd,tb_hdl"
VALUE "<project>/stimulus/cal_process_tb.vhd,tb_hdl"
ENDLIST
LIST cal_phaser_alt_fixpt
VALUE "<project>/stimulus/cal_average_instance_C1_fixpt_tb.vhd,tb_hdl"
VALUE "<project>/stimulus/cal_process_fixpt_tb.vhd,tb_hdl"
VALUE "<project>/stimulus/calibration_tb.vhd,tb_hdl"
ENDLIST
LIST CALFIFO_C0_CALFIFO_C0_0_COREFIFO
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
ENDLIST
LIST CORDICFIFO_CORDICFIFO_0_COREFIFO
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
ENDLIST
LIST CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/inpTestVect.vhd,tb_hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/outpTestVect.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhv_pack.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd,tb_hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/test/user/coreCordic_tb.vhd,tb_hdl"
ENDLIST
LIST CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
ENDLIST
LIST CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST division
VALUE "<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/Stimulus/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/Stimulus/division_tb.vhd,tb_hdl"
ENDLIST
LIST CALFIFO_C0_CALFIFO_C0_0_COREFIFO
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/mti/scripts/wave.do,do"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/mti/scripts/runall.do,do"
ENDLIST
LIST CORDICFIFO_CORDICFIFO_0_COREFIFO
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/mti/scripts/wave.do,do"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/mti/scripts/runall.do,do"
ENDLIST
LIST CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/inpTestVect.vhd,tb_hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/outpTestVect.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhv_pack.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd,tb_hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/test/user/coreCordic_tb.vhd,tb_hdl"
ENDLIST
LIST CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/mti/scripts/wave.do,do"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/mti/scripts/runall.do,do"
ENDLIST
LIST CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/test/user/top_define.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v,tb_hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/mti/scripts/wave.do,do"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/mti/scripts/runall.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=calibration_tb
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=/usr/local/microchip/Libero_SoC_v2022.3/Libero/lib/modelsimpro/pli/pf_crypto_lin_me_pli.so
UseCustomPliPath=false
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="/usr/local/microchip/Libero_SoC_v2022.3/SynplifyPro/bin/synplify_pro"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="/usr/local/microchip/Libero_SoC_v2022.3/ModelSimPro/modeltech/linuxacoem/vsim"
PARAM=" -l calibration_tb_presynth_simulation.log "
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="/usr/local/microchip/Libero_SoC_v2022.3/Identify/bin/identify_debugger"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "cal_phaser_alt_fixpt::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CALFIFO_C0_CALFIFO_C0_0_COREFIFO::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CORDICFIFO_CORDICFIFO_0_COREFIFO::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "test_divide::work"
LIST Impl1
ideSYNTHESIS(<project>/synthesis/test_divide.vm,syn_vm)=StateSuccess
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSYNTHESIS(<project>/synthesis/test_divide.vm,syn_vm)=StateSuccess
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC::corecordic_lib"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
LIST Impl2
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
LIST "test_divide"
LIST "ideSIMULATION"
USE_LIST=TRUE
FILELIST
VALUE "<project>/hdl/test_divide.vhd,hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_rtl_pack.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/coreparameters.vhd,hdl"
VALUE "<project>/hdl/cal_average_instance_C1_fixpt_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_average_instance_C1_fixpt_tb_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_phaser_alt_fixpt_tb_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_process_fixpt_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_process_fixpt_tb_pkg.vhd,hdl"
VALUE "<project>/hdl/multiply_test_pkg.vhd,hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_USRAM_top.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_USRAM_top.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_USRAM_top.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_LSRAM_top.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_word.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/CORECORDIC.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_par.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_word.vhd,hdl"
VALUE "<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v,hdl"
VALUE "<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL_0/PF_TPSRAM_CAL_PF_TPSRAM_CAL_0_PF_TPSRAM.v,hdl"
VALUE "<project>/component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.v,hdl"
VALUE "<project>/component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS_0/PF_TPSRAM_CAL_PROCESS_PF_TPSRAM_CAL_PROCESS_0_PF_TPSRAM.v,hdl"
VALUE "<project>/hdl/Multiply_generic_32.vhd,hdl"
VALUE "<project>/hdl/cal_average.vhd,hdl"
VALUE "<project>/hdl/cal_average_instance_C1_fixpt.vhd,hdl"
VALUE "<project>/hdl/cal_phaser.vhd,hdl"
VALUE "<project>/hdl/cal_phaser_alt_fixpt.vhd,hdl"
VALUE "<project>/hdl/divide.vhd,hdl"
VALUE "<project>/hdl/cal_process_fixpt.vhd,hdl"
VALUE "<project>/component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd,hdl"
VALUE "<project>/component/work/DIVISION_C0/DIVISION_C0.vhd,hdl"
VALUE "<project>/hdl/cal_process.vhd,hdl"
ENDFILELIST
ENDLIST
ENDLIST
LIST "cal_phaser_alt_fixpt"
LIST "ideSIMULATION"
USE_LIST=TRUE
FILELIST
VALUE "<project>/hdl/cal_phaser_alt_fixpt.vhd,hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_rtl_pack.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/coreparameters.vhd,hdl"
VALUE "<project>/hdl/cal_average_instance_C1_fixpt_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_average_instance_C1_fixpt_tb_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_phaser_alt_fixpt_tb_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_process_fixpt_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_process_fixpt_tb_pkg.vhd,hdl"
VALUE "<project>/hdl/Multiply_generic_32.vhd,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_USRAM_top.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_LSRAM_top.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_word.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/CORECORDIC.vhd,hdl"
VALUE "<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_par.vhd,hdl"
VALUE "<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_word.vhd,hdl"
VALUE "<project>/hdl/cal_average_instance_C1_fixpt.vhd,hdl"
VALUE "<project>/hdl/cal_phaser.vhd,hdl"
VALUE "<project>/hdl/cal_process_fixpt.vhd,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_USRAM_top.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_USRAM_top.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_ram_wrapper.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/COREFIFO.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_async.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_fwft.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync.v,hdl"
VALUE "<project>/component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v,hdl"
VALUE "<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v,hdl"
VALUE "<project>/component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL_0/PF_TPSRAM_CAL_PF_TPSRAM_CAL_0_PF_TPSRAM.v,hdl"
VALUE "<project>/hdl/multiply_test_pkg.vhd,hdl"
VALUE "<project>/hdl/cal_average.vhd,hdl"
ENDFILELIST
ENDLIST
LIST "ideSYNTHESIS"
USE_LIST=TRUE
FILELIST
VALUE "<project>/hdl/test_divide.vhd,hdl"
ENDFILELIST
ENDLIST
ENDLIST
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
HDL;hdl/cal_average.vhd;0
HDL;hdl/cal_process.vhd;0
HDL;stimulus/cal_process_tb.vhd;0
HDL;hdl/cal_phaser.vhd;0
HDL;stimulus/calibration_tb.vhd;0
ACTIVEVIEW;hdl/cal_process.vhd
ENDLIST
LIST ModuleSubBlockList
LIST "cal_average::work","hdl/cal_average.vhd","FALSE","FALSE"
SUBBLOCK "Multiply_generic32::work","hdl/Multiply_generic_32.vhd","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.v","TRUE","FALSE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.v","TRUE","FALSE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.v","TRUE","FALSE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.v","TRUE","FALSE"
SUBBLOCK "CAL_AVERAGE_OTHER_FIFO::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL::work","component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL::work","component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL::work","component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL::work","component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL::work","component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL::work","component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL::work","component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL::work","component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v","TRUE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_DATA_FIFO::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO.v","TRUE","FALSE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_corefifo_async::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_async.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_corefifo_fwft::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_corefifo_sync::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_corefifo_sync_scntr::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_ram_wrapper::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_ram_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_corefifo_async::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_async.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_corefifo_NstagesSync::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_corefifo_grayToBinConv::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_corefifo_fwft::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_corefifo_grayToBinConv::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_corefifo_NstagesSync::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_corefifo_sync::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_USRAM_top::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_USRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "cal_average_instance_C1_fixpt::work","hdl/cal_average_instance_C1_fixpt.vhd","FALSE","FALSE"
ENDLIST
LIST "cal_average_instance_C1_fixpt_pkg::work","hdl/cal_average_instance_C1_fixpt_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "cal_average_instance_C1_fixpt_tb_pkg::work","hdl/cal_average_instance_C1_fixpt_tb_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_OTHER_FIFO::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO.v","TRUE","FALSE"
SUBBLOCK "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_corefifo_async::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_async.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_corefifo_fwft::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_corefifo_sync::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_corefifo_sync_scntr::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_ram_wrapper::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_ram_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_corefifo_async::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_async.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_corefifo_NstagesSync::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_corefifo_grayToBinConv::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_corefifo_fwft::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_corefifo_grayToBinConv::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_corefifo_NstagesSync::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_corefifo_sync::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_USRAM_top::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_USRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "cal_phaser::work","hdl/cal_phaser.vhd","FALSE","FALSE"
SUBBLOCK "Multiply_generic32::work","hdl/Multiply_generic_32.vhd","FALSE","FALSE"
SUBBLOCK "CALFIFO_C0::work","component/work/CALFIFO_C0/CALFIFO_C0.v","TRUE","FALSE"
SUBBLOCK "CORDICFIFO::work","component/work/CORDICFIFO/CORDICFIFO.v","TRUE","FALSE"
SUBBLOCK "CORDICFIFO::work","component/work/CORDICFIFO/CORDICFIFO.v","TRUE","FALSE"
SUBBLOCK "CORECORDIC_C0::work","component/work/CORECORDIC_C0/CORECORDIC_C0.vhd","TRUE","FALSE"
ENDLIST
LIST "cal_phaser_alt_fixpt::work","hdl/cal_phaser_alt_fixpt.vhd","FALSE","FALSE"
ENDLIST
LIST "cal_phaser_alt_fixpt_tb_pkg::work","hdl/cal_phaser_alt_fixpt_tb_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "cal_process::work","hdl/cal_process.vhd","FALSE","FALSE"
SUBBLOCK "DIVISION_C0::work","component/work/DIVISION_C0/DIVISION_C0.vhd","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL_PROCESS::work","component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL_PROCESS::work","component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL_PROCESS::work","component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL_PROCESS::work","component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL_PROCESS::work","component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL_PROCESS::work","component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL_PROCESS::work","component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL_PROCESS::work","component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.v","TRUE","FALSE"
ENDLIST
LIST "cal_process_fixpt::work","hdl/cal_process_fixpt.vhd","FALSE","FALSE"
ENDLIST
LIST "cal_process_fixpt_pkg::work","hdl/cal_process_fixpt_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "cal_process_fixpt_tb_pkg::work","hdl/cal_process_fixpt_tb_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "CALFIFO_C0::work","component/work/CALFIFO_C0/CALFIFO_C0.v","TRUE","FALSE"
SUBBLOCK "CALFIFO_C0_CALFIFO_C0_0_COREFIFO::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "CALFIFO_C0_CALFIFO_C0_0_COREFIFO::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
SUBBLOCK "CALFIFO_C0_CALFIFO_C0_0_corefifo_async::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_async.v","FALSE","FALSE"
SUBBLOCK "CALFIFO_C0_CALFIFO_C0_0_corefifo_fwft::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "CALFIFO_C0_CALFIFO_C0_0_corefifo_sync::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "CALFIFO_C0_CALFIFO_C0_0_corefifo_sync_scntr::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "CALFIFO_C0_CALFIFO_C0_0_ram_wrapper::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_ram_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "CALFIFO_C0_CALFIFO_C0_0_corefifo_async::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_async.v","FALSE","FALSE"
SUBBLOCK "CALFIFO_C0_CALFIFO_C0_0_corefifo_NstagesSync::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "CALFIFO_C0_CALFIFO_C0_0_corefifo_grayToBinConv::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "CALFIFO_C0_CALFIFO_C0_0_corefifo_fwft::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "CALFIFO_C0_CALFIFO_C0_0_corefifo_grayToBinConv::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "CALFIFO_C0_CALFIFO_C0_0_corefifo_NstagesSync::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "CALFIFO_C0_CALFIFO_C0_0_corefifo_sync::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "CALFIFO_C0_CALFIFO_C0_0_USRAM_top::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_USRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COND_ADD_DIV::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
ENDLIST
LIST "CORDICFIFO::work","component/work/CORDICFIFO/CORDICFIFO.v","TRUE","FALSE"
SUBBLOCK "CORDICFIFO_CORDICFIFO_0_COREFIFO::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
ENDLIST
LIST "CORDICFIFO_CORDICFIFO_0_COREFIFO::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
SUBBLOCK "CORDICFIFO_CORDICFIFO_0_corefifo_async::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_async.v","FALSE","FALSE"
SUBBLOCK "CORDICFIFO_CORDICFIFO_0_corefifo_fwft::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_fwft.v","FALSE","FALSE"
SUBBLOCK "CORDICFIFO_CORDICFIFO_0_corefifo_sync::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync.v","FALSE","FALSE"
SUBBLOCK "CORDICFIFO_CORDICFIFO_0_corefifo_sync_scntr::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v","FALSE","FALSE"
SUBBLOCK "CORDICFIFO_CORDICFIFO_0_ram_wrapper::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_ram_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "CORDICFIFO_CORDICFIFO_0_corefifo_async::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_async.v","FALSE","FALSE"
SUBBLOCK "CORDICFIFO_CORDICFIFO_0_corefifo_NstagesSync::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_NstagesSync.v","FALSE","FALSE"
SUBBLOCK "CORDICFIFO_CORDICFIFO_0_corefifo_grayToBinConv::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "CORDICFIFO_CORDICFIFO_0_corefifo_fwft::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_fwft.v","FALSE","FALSE"
ENDLIST
LIST "CORDICFIFO_CORDICFIFO_0_corefifo_grayToBinConv::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v","FALSE","FALSE"
ENDLIST
LIST "CORDICFIFO_CORDICFIFO_0_corefifo_NstagesSync::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_NstagesSync.v","FALSE","FALSE"
ENDLIST
LIST "CORDICFIFO_CORDICFIFO_0_corefifo_sync::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync.v","FALSE","FALSE"
ENDLIST
LIST "CORDICFIFO_CORDICFIFO_0_LSRAM_top::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "CORECORDIC_C0::work","component/work/CORECORDIC_C0/CORECORDIC_C0.vhd","TRUE","FALSE"
SUBBLOCK "CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/CORECORDIC.vhd","FALSE","FALSE"
ENDLIST
LIST "divide::work","hdl/divide.vhd","FALSE","FALSE"
ENDLIST
LIST "DIVISION_C0::work","component/work/DIVISION_C0/DIVISION_C0.vhd","TRUE","FALSE"
SUBBLOCK "division::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
ENDLIST
LIST "DIVISIon_pipe::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
SUBBLOCK "COND_ADD_DIV::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
SUBBLOCK "RADIX4_CELL_div::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
ENDLIST
LIST "ADD_SUB_DIV::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_corefifo_sync_scntr::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_ram_wrapper::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_USRAM_top::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_USRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_corefifo_sync_scntr::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_ram_wrapper::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_USRAM_top::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_USRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "CALFIFO_C0_CALFIFO_C0_0_corefifo_sync_scntr::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "CALFIFO_C0_CALFIFO_C0_0_ram_wrapper::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "CALFIFO_C0_CALFIFO_C0_0_USRAM_top::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/CALFIFO_C0_CALFIFO_C0_0_USRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "COND_ADD_DIV::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
ENDLIST
LIST "CORDICFIFO_CORDICFIFO_0_corefifo_sync_scntr::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v","FALSE","FALSE"
ENDLIST
LIST "CORDICFIFO_CORDICFIFO_0_ram_wrapper::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_ram_wrapper.v","FALSE","FALSE"
SUBBLOCK "CORDICFIFO_CORDICFIFO_0_LSRAM_top::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/CORDICFIFO_CORDICFIFO_0_LSRAM_top.v","FALSE","FALSE"
ENDLIST
LIST "division::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
SUBBLOCK "DIVISIon_pipe::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
SUBBLOCK "division_seq::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
ENDLIST
LIST "division_seq::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
SUBBLOCK "ADD_SUB_DIV::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
SUBBLOCK "COND_ADD_DIV::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
ENDLIST
LIST "Multiply_generic32::work","hdl/Multiply_generic_32.vhd","FALSE","FALSE"
ENDLIST
LIST "MultiplyTestPkg::work","hdl/multiply_test_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "PF_TPSRAM_CAL::work","component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL_PF_TPSRAM_CAL_0_PF_TPSRAM::work","component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL_0/PF_TPSRAM_CAL_PF_TPSRAM_CAL_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_TPSRAM_CAL_PF_TPSRAM_CAL_0_PF_TPSRAM::work","component/work/PF_TPSRAM_CAL/PF_TPSRAM_CAL_0/PF_TPSRAM_CAL_PF_TPSRAM_CAL_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_TPSRAM_CAL_PROCESS::work","component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS.v","TRUE","FALSE"
SUBBLOCK "PF_TPSRAM_CAL_PROCESS_PF_TPSRAM_CAL_PROCESS_0_PF_TPSRAM::work","component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS_0/PF_TPSRAM_CAL_PROCESS_PF_TPSRAM_CAL_PROCESS_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "PF_TPSRAM_CAL_PROCESS_PF_TPSRAM_CAL_PROCESS_0_PF_TPSRAM::work","component/work/PF_TPSRAM_CAL_PROCESS/PF_TPSRAM_CAL_PROCESS_0/PF_TPSRAM_CAL_PROCESS_PF_TPSRAM_CAL_PROCESS_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "RADIX4_CELL_div::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
ENDLIST
LIST "test_divide::work","hdl/test_divide.vhd","FALSE","FALSE"
ENDLIST
LIST "bhv_kitDelay_reg::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
ENDLIST
LIST "bhv_pack::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhv_pack.vhd","FALSE","TRUE"
ENDLIST
LIST "bhvClockGen::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
ENDLIST
LIST "bhvDelay::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
ENDLIST
LIST "bhvEdge::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
ENDLIST
LIST "cal_average_instance_C1_fixpt_tb::work","stimulus/cal_average_instance_C1_fixpt_tb.vhd","FALSE","TRUE"
SUBBLOCK "cal_average_instance_C1_fixpt::work","hdl/cal_average_instance_C1_fixpt.vhd","FALSE","FALSE"
ENDLIST
LIST "cal_process_fixpt_tb::work","stimulus/cal_process_fixpt_tb.vhd","FALSE","TRUE"
SUBBLOCK "cal_process_fixpt::work","hdl/cal_process_fixpt.vhd","FALSE","FALSE"
ENDLIST
LIST "cal_process_tb::work","stimulus/cal_process_tb.vhd","FALSE","TRUE"
SUBBLOCK "cal_process::work","hdl/cal_process.vhd","FALSE","FALSE"
ENDLIST
LIST "calibration_tb::work","stimulus/calibration_tb.vhd","FALSE","TRUE"
SUBBLOCK "cal_average::work","hdl/cal_average.vhd","FALSE","FALSE"
SUBBLOCK "cal_phaser::work","hdl/cal_phaser.vhd","FALSE","FALSE"
SUBBLOCK "cal_process::work","hdl/cal_process.vhd","FALSE","FALSE"
ENDLIST
LIST "clock_driver::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v","FALSE","TRUE"
ENDLIST
LIST "cordic_bhvInpVect::corecordic_lib","","FALSE","FALSE"
ENDLIST
LIST "cordic_bhvOutpVect::corecordic_lib","","FALSE","FALSE"
ENDLIST
LIST "coreparameters::work","component/Actel/DirectCore/CORECORDIC/4.1.100/coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Stimulus/coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "division::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
SUBBLOCK "DIVISIon_pipe::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
SUBBLOCK "division_seq::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
ENDLIST
LIST "bhv_kitDelay_bit_reg::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
ENDLIST
LIST "bhvClkGen::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
SUBBLOCK "bhv_kitDelay_bit_reg::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
ENDLIST
LIST "bhvCountS::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
ENDLIST
LIST "fifo_driver::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v","FALSE","TRUE"
ENDLIST
LIST "fifo_monitor::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v","FALSE","TRUE"
ENDLIST
LIST "g4_dp_ext_mem::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v","FALSE","TRUE"
SUBBLOCK "MEM_WgtR::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v","FALSE","TRUE"
SUBBLOCK "MEM_WltR::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v","FALSE","TRUE"
SUBBLOCK "MEM_WeqR::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v","FALSE","TRUE"
ENDLIST
LIST "MEM_WeqR::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WeqR.v","FALSE","TRUE"
ENDLIST
LIST "bhvCountS::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
ENDLIST
LIST "bhvCountS::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
ENDLIST
LIST "MEM_WgtR::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WgtR.v","FALSE","TRUE"
ENDLIST
LIST "MEM_WltR::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/MEM_WltR.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "CALFIFO_C0_CALFIFO_C0_0_COREFIFO::work","component/work/CALFIFO_C0/CALFIFO_C0_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "CAL_AVERAGE_DATA_FIFO_CAL_AVERAGE_DATA_FIFO_0_COREFIFO::work","component/work/CAL_AVERAGE_DATA_FIFO/CAL_AVERAGE_DATA_FIFO_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "CAL_AVERAGE_OTHER_FIFO_CAL_AVERAGE_OTHER_FIFO_0_COREFIFO::work","component/work/CAL_AVERAGE_OTHER_FIFO/CAL_AVERAGE_OTHER_FIFO_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "CORDICFIFO_CORDICFIFO_0_COREFIFO::work","component/work/CORDICFIFO/CORDICFIFO_0/rtl/vlog/core/COREFIFO.v","FALSE","FALSE"
SUBBLOCK "clock_driver::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/clock_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_driver::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_driver.v","FALSE","TRUE"
SUBBLOCK "fifo_monitor::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/fifo_monitor.v","FALSE","TRUE"
SUBBLOCK "g4_dp_ext_mem::work","component/Actel/DirectCore/COREFIFO/3.0.101/rtl/vlog/test/user/g4_dp_ext_mem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Stimulus/division_tb.vhd","FALSE","TRUE"
SUBBLOCK "division::work","component/Microsemi/SolutionCore/DIVISION/1.0.5/Obfuscated/division.vhd","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/test/user/coreCordic_tb.vhd","FALSE","TRUE"
SUBBLOCK "CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/CORECORDIC.vhd","FALSE","FALSE"
SUBBLOCK "bhvEdge::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
SUBBLOCK "bhv_kitDelay_reg::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
SUBBLOCK "cordic_bhvInpVect::corecordic_lib","","FALSE","FALSE"
SUBBLOCK "cordic_bhvOutpVect::corecordic_lib","","FALSE","FALSE"
SUBBLOCK "bhvClkGen::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
SUBBLOCK "bhvCountS::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
SUBBLOCK "bhvCountS::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
SUBBLOCK "bhvCountS::work","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/test/user/bhvKit.vhd","FALSE","TRUE"
ENDLIST
LIST "cordic_coarse_post_rotator::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_coarse_pre_rotator::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_dp_bits_trans::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_signExt::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_init_kickstart::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitCountS::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitRndEven::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitRndSymm::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitRndUp::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitRoundTop::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitRndEven::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitRndSymm::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitRndUp::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_signExt::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_par_calc::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_rtl_pack::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_rtl_pack.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_signExt::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "CORECORDIC_C0_CORECORDIC_C0_0_cordic_par::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_par.vhd","FALSE","FALSE"
SUBBLOCK "CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_par.vhd","FALSE","FALSE"
SUBBLOCK "cordic_coarse_post_rotator::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_coarse_pre_rotator::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_dp_bits_trans::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitRoundTop::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_signExt::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_par.vhd","FALSE","FALSE"
SUBBLOCK "CORECORDIC_C0_CORECORDIC_C0_0_cROM_par::corecordic_lib","","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_par_calc::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/CORECORDIC.vhd","FALSE","FALSE"
SUBBLOCK "CORECORDIC_C0_CORECORDIC_C0_0_cordic_par::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_par.vhd","FALSE","FALSE"
SUBBLOCK "cordic_init_kickstart::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "CORECORDIC_C0_CORECORDIC_C0_0_cordic_word::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_word.vhd","FALSE","FALSE"
ENDLIST
LIST "CORECORDIC_C0_CORECORDIC_C0_0_cROM_par::corecordic_lib","","FALSE","FALSE"
ENDLIST
LIST "CORECORDIC_C0_CORECORDIC_C0_0_word_cROM::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_word.vhd","FALSE","FALSE"
ENDLIST
LIST "coreparameters::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/coreparameters.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_coarse_post_rotator::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_coarse_pre_rotator::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_dp_bits_trans::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_signExt::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitCountS::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitRndUp::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitRoundTop::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitRndEven::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitRndSymm::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_signExt::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitRndUp::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_signExt::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_word_calc::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordicSm::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitCountS::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "CORECORDIC_C0_CORECORDIC_C0_0_cordic_word::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_word.vhd","FALSE","FALSE"
SUBBLOCK "cordic_signExt::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "CORECORDIC_C0_CORECORDIC_C0_0_cordic_word_uRotator::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_word.vhd","FALSE","FALSE"
SUBBLOCK "cordicSm::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_coarse_post_rotator::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_coarse_pre_rotator::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_dp_bits_trans::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitRoundTop::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitRoundTop::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "CORECORDIC_C0_CORECORDIC_C0_0_cordic_word_uRotator::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vhdl/core/cordic_word.vhd","FALSE","FALSE"
SUBBLOCK "CORECORDIC_C0_CORECORDIC_C0_0_word_cROM::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_word.vhd","FALSE","FALSE"
SUBBLOCK "cordic_word_calc::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitCountS::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitRoundTop::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_bit_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitRndEven::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitRndSymm::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_signExt::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
SUBBLOCK "cordic_kitRndUp::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_kitDelay_reg::corecordic_lib","component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vhdl/core/cordic_kit.vhd","FALSE","FALSE"
ENDLIST
LIST "cordic_bhvInpVect::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/inpTestVect.vhd","FALSE","TRUE"
ENDLIST
LIST "cordic_bhvOutpVect::corecordic_lib","component/work/CORECORDIC_C0/CORECORDIC_C0_0/outpTestVect.vhd","FALSE","TRUE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
VALUE "constraint/test_divide_derived_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
