ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"MCP3914.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/MCP3914.c"
  20              		.section	.text.MCP3914_ReadRegister,"ax",%progbits
  21              		.align	1
  22              		.global	MCP3914_ReadRegister
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MCP3914_ReadRegister:
  28              	.LVL0:
  29              	.LFB135:
   1:Core/Src/MCP3914.c **** #include "MCP3914.h"
   2:Core/Src/MCP3914.c **** 
   3:Core/Src/MCP3914.c **** 
   4:Core/Src/MCP3914.c **** /*
   5:Core/Src/MCP3914.c ****     INITIALISE STRUCT
   6:Core/Src/MCP3914.c **** */
   7:Core/Src/MCP3914.c **** 
   8:Core/Src/MCP3914.c **** void MCP3914_Initialise(MCP3914 *dev, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *Port, uint16_t Pi
   9:Core/Src/MCP3914.c **** 
  10:Core/Src/MCP3914.c ****     dev->spiHandle  =   spiHandle;
  11:Core/Src/MCP3914.c ****     dev->Port       =   Port;
  12:Core/Src/MCP3914.c ****     dev->Pin        =   Pin;
  13:Core/Src/MCP3914.c ****     dev->adcData[0] =   0x00;
  14:Core/Src/MCP3914.c ****     dev->adcData[1] =   0x00;
  15:Core/Src/MCP3914.c ****     dev->adcData[2] =   0x00;
  16:Core/Src/MCP3914.c **** 
  17:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_RESET[3] =   {0xFF, 0xFF, 0x00}; //WRITE THIS TO CONFIG1 TO RESET ADC
  18:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_CLKINTEN[3] =   {0x00, 0x00, 0x00}; //WRITE THIS TO CONFIG1 TO ENABLE I
  19:Core/Src/MCP3914.c **** 
  20:Core/Src/MCP3914.c ****     MCP3914_WriteRegister(dev, MCP3914_REG_CONFIG1, MCP3914_CONFIG1_RESET); //RESETS ADC
  21:Core/Src/MCP3914.c ****     MCP3914_WriteRegister(dev, MCP3914_REG_CONFIG1, MCP3914_CONFIG1_CLKINTEN); //ENABLES INTERNAL C
  22:Core/Src/MCP3914.c **** 
  23:Core/Src/MCP3914.c **** }
  24:Core/Src/MCP3914.c **** 
  25:Core/Src/MCP3914.c **** 
  26:Core/Src/MCP3914.c **** /*
  27:Core/Src/MCP3914.c ****     LOW LEVEL FUNCTIONS
  28:Core/Src/MCP3914.c **** */
  29:Core/Src/MCP3914.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s 			page 2


  30:Core/Src/MCP3914.c **** void MCP3914_ReadRegister(MCP3914 *dev, uint8_t reg){
  30              		.loc 1 30 53 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 30 53 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 14, -4
  39 0002 84B0     		sub	sp, sp, #16
  40              		.cfi_def_cfa_offset 24
  41 0004 0446     		mov	r4, r0
  31:Core/Src/MCP3914.c ****     uint8_t REG = 0x41 | (reg << 1);
  42              		.loc 1 31 5 is_stmt 1 view .LVU2
  43              		.loc 1 31 24 is_stmt 0 view .LVU3
  44 0006 4900     		lsls	r1, r1, #1
  45              	.LVL1:
  46              		.loc 1 31 24 view .LVU4
  47 0008 41F04101 		orr	r1, r1, #65
  48              	.LVL2:
  32:Core/Src/MCP3914.c ****     uint8_t sendData[4] = {REG, 0x00, 0x00, 0x00};
  49              		.loc 1 32 5 is_stmt 1 view .LVU5
  50              		.loc 1 32 13 is_stmt 0 view .LVU6
  51 000c 8DF80C10 		strb	r1, [sp, #12]
  52 0010 0022     		movs	r2, #0
  53 0012 8DF80D20 		strb	r2, [sp, #13]
  54 0016 8DF80E20 		strb	r2, [sp, #14]
  55 001a 8DF80F20 		strb	r2, [sp, #15]
  33:Core/Src/MCP3914.c ****     uint8_t receiveData[4];
  56              		.loc 1 33 5 is_stmt 1 view .LVU7
  34:Core/Src/MCP3914.c **** 
  35:Core/Src/MCP3914.c ****     HAL_GPIO_WritePin(dev->Port, dev->Pin, GPIO_PIN_RESET); //enable SPI by setting CS low
  57              		.loc 1 35 5 view .LVU8
  58 001e 0189     		ldrh	r1, [r0, #8]
  59              	.LVL3:
  60              		.loc 1 35 5 is_stmt 0 view .LVU9
  61 0020 4068     		ldr	r0, [r0, #4]
  62              	.LVL4:
  63              		.loc 1 35 5 view .LVU10
  64 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
  65              	.LVL5:
  36:Core/Src/MCP3914.c ****     HAL_SPI_TransmitReceive(dev->spiHandle, sendData, receiveData, 4, HAL_MAX_DELAY);
  66              		.loc 1 36 5 is_stmt 1 view .LVU11
  67 0026 4FF0FF33 		mov	r3, #-1
  68 002a 0093     		str	r3, [sp]
  69 002c 0423     		movs	r3, #4
  70 002e 02AA     		add	r2, sp, #8
  71 0030 03A9     		add	r1, sp, #12
  72 0032 2068     		ldr	r0, [r4]
  73 0034 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
  74              	.LVL6:
  37:Core/Src/MCP3914.c ****     HAL_GPIO_WritePin(dev->Port, dev->Pin, GPIO_PIN_SET); //disable SPI by setting CS high
  75              		.loc 1 37 5 view .LVU12
  76 0038 0122     		movs	r2, #1
  77 003a 2189     		ldrh	r1, [r4, #8]
  78 003c 6068     		ldr	r0, [r4, #4]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s 			page 3


  79 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
  80              	.LVL7:
  38:Core/Src/MCP3914.c **** 
  39:Core/Src/MCP3914.c ****     dev->adcData[0] =   receiveData[1];
  81              		.loc 1 39 5 view .LVU13
  82              		.loc 1 39 36 is_stmt 0 view .LVU14
  83 0042 9DF80930 		ldrb	r3, [sp, #9]	@ zero_extendqisi2
  84              		.loc 1 39 21 view .LVU15
  85 0046 A372     		strb	r3, [r4, #10]
  40:Core/Src/MCP3914.c ****     dev->adcData[1] =   receiveData[2];
  86              		.loc 1 40 5 is_stmt 1 view .LVU16
  87              		.loc 1 40 36 is_stmt 0 view .LVU17
  88 0048 9DF80A30 		ldrb	r3, [sp, #10]	@ zero_extendqisi2
  89              		.loc 1 40 21 view .LVU18
  90 004c E372     		strb	r3, [r4, #11]
  41:Core/Src/MCP3914.c ****     dev->adcData[2] =   receiveData[3];
  91              		.loc 1 41 5 is_stmt 1 view .LVU19
  92              		.loc 1 41 36 is_stmt 0 view .LVU20
  93 004e 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
  94              		.loc 1 41 21 view .LVU21
  95 0052 2373     		strb	r3, [r4, #12]
  42:Core/Src/MCP3914.c **** }
  96              		.loc 1 42 1 view .LVU22
  97 0054 04B0     		add	sp, sp, #16
  98              		.cfi_def_cfa_offset 8
  99              		@ sp needed
 100 0056 10BD     		pop	{r4, pc}
 101              		.loc 1 42 1 view .LVU23
 102              		.cfi_endproc
 103              	.LFE135:
 105              		.section	.text.MCP3914_WriteRegister,"ax",%progbits
 106              		.align	1
 107              		.global	MCP3914_WriteRegister
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 112              	MCP3914_WriteRegister:
 113              	.LVL8:
 114              	.LFB136:
  43:Core/Src/MCP3914.c **** 
  44:Core/Src/MCP3914.c **** void MCP3914_WriteRegister(MCP3914 *dev, uint8_t reg, uint8_t *data){
 115              		.loc 1 44 69 is_stmt 1 view -0
 116              		.cfi_startproc
 117              		@ args = 0, pretend = 0, frame = 8
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 119              		.loc 1 44 69 is_stmt 0 view .LVU25
 120 0000 10B5     		push	{r4, lr}
 121              		.cfi_def_cfa_offset 8
 122              		.cfi_offset 4, -8
 123              		.cfi_offset 14, -4
 124 0002 82B0     		sub	sp, sp, #8
 125              		.cfi_def_cfa_offset 16
 126 0004 0446     		mov	r4, r0
  45:Core/Src/MCP3914.c ****     uint8_t REG = 0x40 | (reg << 1);
 127              		.loc 1 45 5 is_stmt 1 view .LVU26
 128              		.loc 1 45 24 is_stmt 0 view .LVU27
 129 0006 4900     		lsls	r1, r1, #1
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s 			page 4


 130              	.LVL9:
 131              		.loc 1 45 24 view .LVU28
 132 0008 41F04001 		orr	r1, r1, #64
 133              	.LVL10:
  46:Core/Src/MCP3914.c ****     uint8_t sendData[4] = {REG, data[0], data[1], data[2]};
 134              		.loc 1 46 5 is_stmt 1 view .LVU29
 135              		.loc 1 46 13 is_stmt 0 view .LVU30
 136 000c 8DF80410 		strb	r1, [sp, #4]
 137              		.loc 1 46 37 view .LVU31
 138 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 139              		.loc 1 46 13 view .LVU32
 140 0012 8DF80530 		strb	r3, [sp, #5]
 141 0016 5378     		ldrb	r3, [r2, #1]	@ zero_extendqisi2
 142 0018 8DF80630 		strb	r3, [sp, #6]
 143 001c 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
 144 001e 8DF80730 		strb	r3, [sp, #7]
  47:Core/Src/MCP3914.c **** 
  48:Core/Src/MCP3914.c ****     HAL_GPIO_WritePin(dev->Port, dev->Pin, GPIO_PIN_RESET); //enable SPI by setting CS low
 145              		.loc 1 48 5 is_stmt 1 view .LVU33
 146 0022 0022     		movs	r2, #0
 147              	.LVL11:
 148              		.loc 1 48 5 is_stmt 0 view .LVU34
 149 0024 0189     		ldrh	r1, [r0, #8]
 150              	.LVL12:
 151              		.loc 1 48 5 view .LVU35
 152 0026 4068     		ldr	r0, [r0, #4]
 153              	.LVL13:
 154              		.loc 1 48 5 view .LVU36
 155 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 156              	.LVL14:
  49:Core/Src/MCP3914.c ****     HAL_SPI_Transmit(dev->spiHandle, sendData, 4, HAL_MAX_DELAY);
 157              		.loc 1 49 5 is_stmt 1 view .LVU37
 158 002c 4FF0FF33 		mov	r3, #-1
 159 0030 0422     		movs	r2, #4
 160 0032 0DEB0201 		add	r1, sp, r2
 161 0036 2068     		ldr	r0, [r4]
 162 0038 FFF7FEFF 		bl	HAL_SPI_Transmit
 163              	.LVL15:
  50:Core/Src/MCP3914.c ****     HAL_GPIO_WritePin(dev->Port, dev->Pin, GPIO_PIN_SET); //disable SPI by setting CS high    
 164              		.loc 1 50 5 view .LVU38
 165 003c 0122     		movs	r2, #1
 166 003e 2189     		ldrh	r1, [r4, #8]
 167 0040 6068     		ldr	r0, [r4, #4]
 168 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
 169              	.LVL16:
  51:Core/Src/MCP3914.c **** 
  52:Core/Src/MCP3914.c **** }...
 170              		.loc 1 52 1 is_stmt 0 view .LVU39
 171 0046 02B0     		add	sp, sp, #8
 172              		.cfi_def_cfa_offset 8
 173              		@ sp needed
 174 0048 10BD     		pop	{r4, pc}
 175              		.loc 1 52 1 view .LVU40
 176              		.cfi_endproc
 177              	.LFE136:
 179              		.section	.rodata.MCP3914_Initialise.str1.4,"aMS",%progbits,1
 180              		.align	2
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s 			page 5


 181              	.LC0:
 182 0000 FFFF00   		.ascii	"\377\377\000"
 183              		.section	.text.MCP3914_Initialise,"ax",%progbits
 184              		.align	1
 185              		.global	MCP3914_Initialise
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 190              	MCP3914_Initialise:
 191              	.LVL17:
 192              	.LFB134:
   8:Core/Src/MCP3914.c **** void MCP3914_Initialise(MCP3914 *dev, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *Port, uint16_t Pi
 193              		.loc 1 8 102 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 8
 196              		@ frame_needed = 0, uses_anonymous_args = 0
   8:Core/Src/MCP3914.c **** void MCP3914_Initialise(MCP3914 *dev, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *Port, uint16_t Pi
 197              		.loc 1 8 102 is_stmt 0 view .LVU42
 198 0000 10B5     		push	{r4, lr}
 199              		.cfi_def_cfa_offset 8
 200              		.cfi_offset 4, -8
 201              		.cfi_offset 14, -4
 202 0002 82B0     		sub	sp, sp, #8
 203              		.cfi_def_cfa_offset 16
 204 0004 0446     		mov	r4, r0
  10:Core/Src/MCP3914.c ****     dev->spiHandle  =   spiHandle;
 205              		.loc 1 10 5 is_stmt 1 view .LVU43
  10:Core/Src/MCP3914.c ****     dev->spiHandle  =   spiHandle;
 206              		.loc 1 10 21 is_stmt 0 view .LVU44
 207 0006 0160     		str	r1, [r0]
  11:Core/Src/MCP3914.c ****     dev->Port       =   Port;
 208              		.loc 1 11 5 is_stmt 1 view .LVU45
  11:Core/Src/MCP3914.c ****     dev->Port       =   Port;
 209              		.loc 1 11 21 is_stmt 0 view .LVU46
 210 0008 4260     		str	r2, [r0, #4]
  12:Core/Src/MCP3914.c ****     dev->Pin        =   Pin;
 211              		.loc 1 12 5 is_stmt 1 view .LVU47
  12:Core/Src/MCP3914.c ****     dev->Pin        =   Pin;
 212              		.loc 1 12 21 is_stmt 0 view .LVU48
 213 000a 0381     		strh	r3, [r0, #8]	@ movhi
  13:Core/Src/MCP3914.c ****     dev->adcData[0] =   0x00;
 214              		.loc 1 13 5 is_stmt 1 view .LVU49
  13:Core/Src/MCP3914.c ****     dev->adcData[0] =   0x00;
 215              		.loc 1 13 21 is_stmt 0 view .LVU50
 216 000c 0023     		movs	r3, #0
 217              	.LVL18:
  13:Core/Src/MCP3914.c ****     dev->adcData[0] =   0x00;
 218              		.loc 1 13 21 view .LVU51
 219 000e 8372     		strb	r3, [r0, #10]
  14:Core/Src/MCP3914.c ****     dev->adcData[1] =   0x00;
 220              		.loc 1 14 5 is_stmt 1 view .LVU52
  14:Core/Src/MCP3914.c ****     dev->adcData[1] =   0x00;
 221              		.loc 1 14 21 is_stmt 0 view .LVU53
 222 0010 C372     		strb	r3, [r0, #11]
  15:Core/Src/MCP3914.c ****     dev->adcData[2] =   0x00;
 223              		.loc 1 15 5 is_stmt 1 view .LVU54
  15:Core/Src/MCP3914.c ****     dev->adcData[2] =   0x00;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s 			page 6


 224              		.loc 1 15 21 is_stmt 0 view .LVU55
 225 0012 0373     		strb	r3, [r0, #12]
  17:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_RESET[3] =   {0xFF, 0xFF, 0x00}; //WRITE THIS TO CONFIG1 TO RESET ADC
 226              		.loc 1 17 5 is_stmt 1 view .LVU56
  17:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_RESET[3] =   {0xFF, 0xFF, 0x00}; //WRITE THIS TO CONFIG1 TO RESET ADC
 227              		.loc 1 17 13 is_stmt 0 view .LVU57
 228 0014 0A4A     		ldr	r2, .L7
 229              	.LVL19:
  17:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_RESET[3] =   {0xFF, 0xFF, 0x00}; //WRITE THIS TO CONFIG1 TO RESET ADC
 230              		.loc 1 17 13 view .LVU58
 231 0016 1268     		ldr	r2, [r2]
 232 0018 ADF80420 		strh	r2, [sp, #4]	@ movhi
 233 001c 120C     		lsrs	r2, r2, #16
 234 001e 8DF80620 		strb	r2, [sp, #6]
  18:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_CLKINTEN[3] =   {0x00, 0x00, 0x00}; //WRITE THIS TO CONFIG1 TO ENABLE I
 235              		.loc 1 18 5 is_stmt 1 view .LVU59
  18:Core/Src/MCP3914.c ****     uint8_t MCP3914_CONFIG1_CLKINTEN[3] =   {0x00, 0x00, 0x00}; //WRITE THIS TO CONFIG1 TO ENABLE I
 236              		.loc 1 18 13 is_stmt 0 view .LVU60
 237 0022 ADF80030 		strh	r3, [sp]	@ movhi
 238 0026 8DF80230 		strb	r3, [sp, #2]
  20:Core/Src/MCP3914.c ****     MCP3914_WriteRegister(dev, MCP3914_REG_CONFIG1, MCP3914_CONFIG1_RESET); //RESETS ADC
 239              		.loc 1 20 5 is_stmt 1 view .LVU61
 240 002a 01AA     		add	r2, sp, #4
 241 002c 0E21     		movs	r1, #14
 242              	.LVL20:
  20:Core/Src/MCP3914.c ****     MCP3914_WriteRegister(dev, MCP3914_REG_CONFIG1, MCP3914_CONFIG1_RESET); //RESETS ADC
 243              		.loc 1 20 5 is_stmt 0 view .LVU62
 244 002e FFF7FEFF 		bl	MCP3914_WriteRegister
 245              	.LVL21:
  21:Core/Src/MCP3914.c ****     MCP3914_WriteRegister(dev, MCP3914_REG_CONFIG1, MCP3914_CONFIG1_CLKINTEN); //ENABLES INTERNAL C
 246              		.loc 1 21 5 is_stmt 1 view .LVU63
 247 0032 6A46     		mov	r2, sp
 248 0034 0E21     		movs	r1, #14
 249 0036 2046     		mov	r0, r4
 250 0038 FFF7FEFF 		bl	MCP3914_WriteRegister
 251              	.LVL22:
  23:Core/Src/MCP3914.c **** }
 252              		.loc 1 23 1 is_stmt 0 view .LVU64
 253 003c 02B0     		add	sp, sp, #8
 254              		.cfi_def_cfa_offset 8
 255              		@ sp needed
 256 003e 10BD     		pop	{r4, pc}
 257              	.LVL23:
 258              	.L8:
  23:Core/Src/MCP3914.c **** }
 259              		.loc 1 23 1 view .LVU65
 260              		.align	2
 261              	.L7:
 262 0040 00000000 		.word	.LC0
 263              		.cfi_endproc
 264              	.LFE134:
 266              		.text
 267              	.Letext0:
 268              		.file 2 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 269              		.file 3 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 270              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 271              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s 			page 7


 272              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 273              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 274              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 275              		.file 9 "Core/Inc/MCP3914.h"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 MCP3914.c
C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s:21     .text.MCP3914_ReadRegister:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s:27     .text.MCP3914_ReadRegister:00000000 MCP3914_ReadRegister
C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s:106    .text.MCP3914_WriteRegister:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s:112    .text.MCP3914_WriteRegister:00000000 MCP3914_WriteRegister
C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s:180    .rodata.MCP3914_Initialise.str1.4:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s:184    .text.MCP3914_Initialise:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s:190    .text.MCP3914_Initialise:00000000 MCP3914_Initialise
C:\Users\gamin\AppData\Local\Temp\ccgcYdtI.s:262    .text.MCP3914_Initialise:00000040 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_SPI_TransmitReceive
HAL_SPI_Transmit
