#ifndef __AIC_SYSDMA_REG_REG_OFFSET_H__
#define __AIC_SYSDMA_REG_REG_OFFSET_H__ 
#define AIC_SYSDMA_REG_BASE (0x0000)
#define AIC_SYSDMA_REG_INT_MASK0_REG (AIC_SYSDMA_REG_BASE + 0x0)
#define AIC_SYSDMA_REG_INT_MASK1_REG (AIC_SYSDMA_REG_BASE + 0x4)
#define AIC_SYSDMA_REG_INT_MASK_DIS0_REG (AIC_SYSDMA_REG_BASE + 0x8)
#define AIC_SYSDMA_REG_INT_MASK_DIS1_REG (AIC_SYSDMA_REG_BASE + 0xC)
#define AIC_SYSDMA_REG_INT_MASK_VAL0_REG (AIC_SYSDMA_REG_BASE + 0x10)
#define AIC_SYSDMA_REG_INT_MASK_VAL1_REG (AIC_SYSDMA_REG_BASE + 0x14)
#define AIC_SYSDMA_REG_INT_CLR0_REG (AIC_SYSDMA_REG_BASE + 0x18)
#define AIC_SYSDMA_REG_INT_CLR1_REG (AIC_SYSDMA_REG_BASE + 0x1C)
#define AIC_SYSDMA_REG_MASK_INT0_REG (AIC_SYSDMA_REG_BASE + 0x20)
#define AIC_SYSDMA_REG_MASK_INT1_REG (AIC_SYSDMA_REG_BASE + 0x24)
#define AIC_SYSDMA_REG_RAW_INT0_REG (AIC_SYSDMA_REG_BASE + 0x28)
#define AIC_SYSDMA_REG_RAW_INT1_REG (AIC_SYSDMA_REG_BASE + 0x2C)
#define AIC_SYSDMA_REG_SDMA_CTRL_REG (AIC_SYSDMA_REG_BASE + 0x30)
#define AIC_SYSDMA_REG_DEBUG_SQE0_REG (AIC_SYSDMA_REG_BASE + 0x34)
#define AIC_SYSDMA_REG_DEBUG_SQE1_REG (AIC_SYSDMA_REG_BASE + 0x38)
#define AIC_SYSDMA_REG_DEBUG_SQE2_REG (AIC_SYSDMA_REG_BASE + 0x3C)
#define AIC_SYSDMA_REG_DEBUG_SQE3_REG (AIC_SYSDMA_REG_BASE + 0x40)
#define AIC_SYSDMA_REG_DEBUG_SQE4_REG (AIC_SYSDMA_REG_BASE + 0x44)
#define AIC_SYSDMA_REG_DEBUG_SQE5_REG (AIC_SYSDMA_REG_BASE + 0x48)
#define AIC_SYSDMA_REG_DEBUG_SQE6_REG (AIC_SYSDMA_REG_BASE + 0x4C)
#define AIC_SYSDMA_REG_DEBUG_SQE7_REG (AIC_SYSDMA_REG_BASE + 0x50)
#define AIC_SYSDMA_REG_DMA_STATUS0_REG (AIC_SYSDMA_REG_BASE + 0x64)
#define AIC_SYSDMA_REG_DMA_STATUS1_REG (AIC_SYSDMA_REG_BASE + 0x68)
#define AIC_SYSDMA_REG_DMA_STATUS2_REG (AIC_SYSDMA_REG_BASE + 0x6C)
#define AIC_SYSDMA_REG_DMA_STATUS3_REG (AIC_SYSDMA_REG_BASE + 0x70)
#define AIC_SYSDMA_REG_DMA_STATUS4_REG (AIC_SYSDMA_REG_BASE + 0x74)
#define AIC_SYSDMA_REG_DMA_STATUS5_REG (AIC_SYSDMA_REG_BASE + 0x78)
#define AIC_SYSDMA_REG_DMA_STATUS6_REG (AIC_SYSDMA_REG_BASE + 0x7C)
#define AIC_SYSDMA_REG_DMA_STATUS7_REG (AIC_SYSDMA_REG_BASE + 0x80)
#define AIC_SYSDMA_REG_DMA_STATUS8_REG (AIC_SYSDMA_REG_BASE + 0x84)
#define AIC_SYSDMA_REG_DMA_STATUS9_REG (AIC_SYSDMA_REG_BASE + 0x88)
#define AIC_SYSDMA_REG_DMA_STATUS10_REG (AIC_SYSDMA_REG_BASE + 0x8C)
#define AIC_SYSDMA_REG_DMA_STATUS11_REG (AIC_SYSDMA_REG_BASE + 0x90)
#define AIC_SYSDMA_REG_DMA_STATUS12_REG (AIC_SYSDMA_REG_BASE + 0x94)
#define AIC_SYSDMA_REG_DMA_STATUS13_REG (AIC_SYSDMA_REG_BASE + 0x98)
#define AIC_SYSDMA_REG_DMA_STATUS14_REG (AIC_SYSDMA_REG_BASE + 0x9C)
#define AIC_SYSDMA_REG_DMA_STATUS15_REG (AIC_SYSDMA_REG_BASE + 0xA0)
#define AIC_SYSDMA_REG_DMA_TIMEOUT_TH_REG (AIC_SYSDMA_REG_BASE + 0xB0)
#define AIC_SYSDMA_REG_CH_CTRL_0_REG (AIC_SYSDMA_REG_BASE + 0x1000)
#define AIC_SYSDMA_REG_CH_CTRL_1_REG (AIC_SYSDMA_REG_BASE + 0x1040)
#define AIC_SYSDMA_REG_CH_CTRL_2_REG (AIC_SYSDMA_REG_BASE + 0x1080)
#define AIC_SYSDMA_REG_CH_CTRL_3_REG (AIC_SYSDMA_REG_BASE + 0x10C0)
#define AIC_SYSDMA_REG_CH_CTRL_4_REG (AIC_SYSDMA_REG_BASE + 0x1100)
#define AIC_SYSDMA_REG_CH_CTRL_5_REG (AIC_SYSDMA_REG_BASE + 0x1140)
#define AIC_SYSDMA_REG_CH_CTRL_6_REG (AIC_SYSDMA_REG_BASE + 0x1180)
#define AIC_SYSDMA_REG_CH_CTRL_7_REG (AIC_SYSDMA_REG_BASE + 0x11C0)
#define AIC_SYSDMA_REG_STATUS_0_REG (AIC_SYSDMA_REG_BASE + 0x1004)
#define AIC_SYSDMA_REG_STATUS_1_REG (AIC_SYSDMA_REG_BASE + 0x1044)
#define AIC_SYSDMA_REG_STATUS_2_REG (AIC_SYSDMA_REG_BASE + 0x1084)
#define AIC_SYSDMA_REG_STATUS_3_REG (AIC_SYSDMA_REG_BASE + 0x10C4)
#define AIC_SYSDMA_REG_STATUS_4_REG (AIC_SYSDMA_REG_BASE + 0x1104)
#define AIC_SYSDMA_REG_STATUS_5_REG (AIC_SYSDMA_REG_BASE + 0x1144)
#define AIC_SYSDMA_REG_STATUS_6_REG (AIC_SYSDMA_REG_BASE + 0x1184)
#define AIC_SYSDMA_REG_STATUS_7_REG (AIC_SYSDMA_REG_BASE + 0x11C4)
#define AIC_SYSDMA_REG_SQ_SID_0_REG (AIC_SYSDMA_REG_BASE + 0x1008)
#define AIC_SYSDMA_REG_SQ_SID_1_REG (AIC_SYSDMA_REG_BASE + 0x1048)
#define AIC_SYSDMA_REG_SQ_SID_2_REG (AIC_SYSDMA_REG_BASE + 0x1088)
#define AIC_SYSDMA_REG_SQ_SID_3_REG (AIC_SYSDMA_REG_BASE + 0x10C8)
#define AIC_SYSDMA_REG_SQ_SID_4_REG (AIC_SYSDMA_REG_BASE + 0x1108)
#define AIC_SYSDMA_REG_SQ_SID_5_REG (AIC_SYSDMA_REG_BASE + 0x1148)
#define AIC_SYSDMA_REG_SQ_SID_6_REG (AIC_SYSDMA_REG_BASE + 0x1188)
#define AIC_SYSDMA_REG_SQ_SID_7_REG (AIC_SYSDMA_REG_BASE + 0x11C8)
#define AIC_SYSDMA_REG_CQ_SID_0_REG (AIC_SYSDMA_REG_BASE + 0x100C)
#define AIC_SYSDMA_REG_CQ_SID_1_REG (AIC_SYSDMA_REG_BASE + 0x104C)
#define AIC_SYSDMA_REG_CQ_SID_2_REG (AIC_SYSDMA_REG_BASE + 0x108C)
#define AIC_SYSDMA_REG_CQ_SID_3_REG (AIC_SYSDMA_REG_BASE + 0x10CC)
#define AIC_SYSDMA_REG_CQ_SID_4_REG (AIC_SYSDMA_REG_BASE + 0x110C)
#define AIC_SYSDMA_REG_CQ_SID_5_REG (AIC_SYSDMA_REG_BASE + 0x114C)
#define AIC_SYSDMA_REG_CQ_SID_6_REG (AIC_SYSDMA_REG_BASE + 0x118C)
#define AIC_SYSDMA_REG_CQ_SID_7_REG (AIC_SYSDMA_REG_BASE + 0x11CC)
#define AIC_SYSDMA_REG_SQ_BASE_H_0_REG (AIC_SYSDMA_REG_BASE + 0x1010)
#define AIC_SYSDMA_REG_SQ_BASE_H_1_REG (AIC_SYSDMA_REG_BASE + 0x1050)
#define AIC_SYSDMA_REG_SQ_BASE_H_2_REG (AIC_SYSDMA_REG_BASE + 0x1090)
#define AIC_SYSDMA_REG_SQ_BASE_H_3_REG (AIC_SYSDMA_REG_BASE + 0x10D0)
#define AIC_SYSDMA_REG_SQ_BASE_H_4_REG (AIC_SYSDMA_REG_BASE + 0x1110)
#define AIC_SYSDMA_REG_SQ_BASE_H_5_REG (AIC_SYSDMA_REG_BASE + 0x1150)
#define AIC_SYSDMA_REG_SQ_BASE_H_6_REG (AIC_SYSDMA_REG_BASE + 0x1190)
#define AIC_SYSDMA_REG_SQ_BASE_H_7_REG (AIC_SYSDMA_REG_BASE + 0x11D0)
#define AIC_SYSDMA_REG_SQ_BASE_L_0_REG (AIC_SYSDMA_REG_BASE + 0x1014)
#define AIC_SYSDMA_REG_SQ_BASE_L_1_REG (AIC_SYSDMA_REG_BASE + 0x1054)
#define AIC_SYSDMA_REG_SQ_BASE_L_2_REG (AIC_SYSDMA_REG_BASE + 0x1094)
#define AIC_SYSDMA_REG_SQ_BASE_L_3_REG (AIC_SYSDMA_REG_BASE + 0x10D4)
#define AIC_SYSDMA_REG_SQ_BASE_L_4_REG (AIC_SYSDMA_REG_BASE + 0x1114)
#define AIC_SYSDMA_REG_SQ_BASE_L_5_REG (AIC_SYSDMA_REG_BASE + 0x1154)
#define AIC_SYSDMA_REG_SQ_BASE_L_6_REG (AIC_SYSDMA_REG_BASE + 0x1194)
#define AIC_SYSDMA_REG_SQ_BASE_L_7_REG (AIC_SYSDMA_REG_BASE + 0x11D4)
#define AIC_SYSDMA_REG_CQ_BASE_H_0_REG (AIC_SYSDMA_REG_BASE + 0x1018)
#define AIC_SYSDMA_REG_CQ_BASE_H_1_REG (AIC_SYSDMA_REG_BASE + 0x1058)
#define AIC_SYSDMA_REG_CQ_BASE_H_2_REG (AIC_SYSDMA_REG_BASE + 0x1098)
#define AIC_SYSDMA_REG_CQ_BASE_H_3_REG (AIC_SYSDMA_REG_BASE + 0x10D8)
#define AIC_SYSDMA_REG_CQ_BASE_H_4_REG (AIC_SYSDMA_REG_BASE + 0x1118)
#define AIC_SYSDMA_REG_CQ_BASE_H_5_REG (AIC_SYSDMA_REG_BASE + 0x1158)
#define AIC_SYSDMA_REG_CQ_BASE_H_6_REG (AIC_SYSDMA_REG_BASE + 0x1198)
#define AIC_SYSDMA_REG_CQ_BASE_H_7_REG (AIC_SYSDMA_REG_BASE + 0x11D8)
#define AIC_SYSDMA_REG_CQ_BASE_L_0_REG (AIC_SYSDMA_REG_BASE + 0x101C)
#define AIC_SYSDMA_REG_CQ_BASE_L_1_REG (AIC_SYSDMA_REG_BASE + 0x105C)
#define AIC_SYSDMA_REG_CQ_BASE_L_2_REG (AIC_SYSDMA_REG_BASE + 0x109C)
#define AIC_SYSDMA_REG_CQ_BASE_L_3_REG (AIC_SYSDMA_REG_BASE + 0x10DC)
#define AIC_SYSDMA_REG_CQ_BASE_L_4_REG (AIC_SYSDMA_REG_BASE + 0x111C)
#define AIC_SYSDMA_REG_CQ_BASE_L_5_REG (AIC_SYSDMA_REG_BASE + 0x115C)
#define AIC_SYSDMA_REG_CQ_BASE_L_6_REG (AIC_SYSDMA_REG_BASE + 0x119C)
#define AIC_SYSDMA_REG_CQ_BASE_L_7_REG (AIC_SYSDMA_REG_BASE + 0x11DC)
#define AIC_SYSDMA_REG_SQ_WP_0_REG (AIC_SYSDMA_REG_BASE + 0x1020)
#define AIC_SYSDMA_REG_SQ_WP_1_REG (AIC_SYSDMA_REG_BASE + 0x1060)
#define AIC_SYSDMA_REG_SQ_WP_2_REG (AIC_SYSDMA_REG_BASE + 0x10A0)
#define AIC_SYSDMA_REG_SQ_WP_3_REG (AIC_SYSDMA_REG_BASE + 0x10E0)
#define AIC_SYSDMA_REG_SQ_WP_4_REG (AIC_SYSDMA_REG_BASE + 0x1120)
#define AIC_SYSDMA_REG_SQ_WP_5_REG (AIC_SYSDMA_REG_BASE + 0x1160)
#define AIC_SYSDMA_REG_SQ_WP_6_REG (AIC_SYSDMA_REG_BASE + 0x11A0)
#define AIC_SYSDMA_REG_SQ_WP_7_REG (AIC_SYSDMA_REG_BASE + 0x11E0)
#define AIC_SYSDMA_REG_SQ_RP_0_REG (AIC_SYSDMA_REG_BASE + 0x1024)
#define AIC_SYSDMA_REG_SQ_RP_1_REG (AIC_SYSDMA_REG_BASE + 0x1064)
#define AIC_SYSDMA_REG_SQ_RP_2_REG (AIC_SYSDMA_REG_BASE + 0x10A4)
#define AIC_SYSDMA_REG_SQ_RP_3_REG (AIC_SYSDMA_REG_BASE + 0x10E4)
#define AIC_SYSDMA_REG_SQ_RP_4_REG (AIC_SYSDMA_REG_BASE + 0x1124)
#define AIC_SYSDMA_REG_SQ_RP_5_REG (AIC_SYSDMA_REG_BASE + 0x1164)
#define AIC_SYSDMA_REG_SQ_RP_6_REG (AIC_SYSDMA_REG_BASE + 0x11A4)
#define AIC_SYSDMA_REG_SQ_RP_7_REG (AIC_SYSDMA_REG_BASE + 0x11E4)
#define AIC_SYSDMA_REG_CQ_WP_0_REG (AIC_SYSDMA_REG_BASE + 0x1028)
#define AIC_SYSDMA_REG_CQ_WP_1_REG (AIC_SYSDMA_REG_BASE + 0x1068)
#define AIC_SYSDMA_REG_CQ_WP_2_REG (AIC_SYSDMA_REG_BASE + 0x10A8)
#define AIC_SYSDMA_REG_CQ_WP_3_REG (AIC_SYSDMA_REG_BASE + 0x10E8)
#define AIC_SYSDMA_REG_CQ_WP_4_REG (AIC_SYSDMA_REG_BASE + 0x1128)
#define AIC_SYSDMA_REG_CQ_WP_5_REG (AIC_SYSDMA_REG_BASE + 0x1168)
#define AIC_SYSDMA_REG_CQ_WP_6_REG (AIC_SYSDMA_REG_BASE + 0x11A8)
#define AIC_SYSDMA_REG_CQ_WP_7_REG (AIC_SYSDMA_REG_BASE + 0x11E8)
#define AIC_SYSDMA_REG_CQ_RPL_0_REG (AIC_SYSDMA_REG_BASE + 0x102C)
#define AIC_SYSDMA_REG_CQ_RPL_1_REG (AIC_SYSDMA_REG_BASE + 0x106C)
#define AIC_SYSDMA_REG_CQ_RPL_2_REG (AIC_SYSDMA_REG_BASE + 0x10AC)
#define AIC_SYSDMA_REG_CQ_RPL_3_REG (AIC_SYSDMA_REG_BASE + 0x10EC)
#define AIC_SYSDMA_REG_CQ_RPL_4_REG (AIC_SYSDMA_REG_BASE + 0x112C)
#define AIC_SYSDMA_REG_CQ_RPL_5_REG (AIC_SYSDMA_REG_BASE + 0x116C)
#define AIC_SYSDMA_REG_CQ_RPL_6_REG (AIC_SYSDMA_REG_BASE + 0x11AC)
#define AIC_SYSDMA_REG_CQ_RPL_7_REG (AIC_SYSDMA_REG_BASE + 0x11EC)
#define AIC_SYSDMA_REG_L2_REMAP_VADDR_BASE_L_REG (AIC_SYSDMA_REG_BASE + 0x3040)
#define AIC_SYSDMA_REG_L2_REMAP_VADDR_BASE_H_REG (AIC_SYSDMA_REG_BASE + 0x3044)
#define AIC_SYSDMA_REG_L2_SIZE_REG (AIC_SYSDMA_REG_BASE + 0x3054)
#define AIC_SYSDMA_REG_BIU_CTRL0_REG (AIC_SYSDMA_REG_BASE + 0x3060)
#define AIC_SYSDMA_REG_BIU_CTRL1_REG (AIC_SYSDMA_REG_BASE + 0x3064)
#define AIC_SYSDMA_REG_BIU_CTRL2_REG (AIC_SYSDMA_REG_BASE + 0x3068)
#define AIC_SYSDMA_REG_BIU_CTRL3_REG (AIC_SYSDMA_REG_BASE + 0x306C)
#define AIC_SYSDMA_REG_BIU_CTRL4_REG (AIC_SYSDMA_REG_BASE + 0x3070)
#define AIC_SYSDMA_REG_BIU_CTRL5_REG (AIC_SYSDMA_REG_BASE + 0x3074)
#define AIC_SYSDMA_REG_BIU_STATUS0_REG (AIC_SYSDMA_REG_BASE + 0x3080)
#define AIC_SYSDMA_REG_BIU_STATUS1_REG (AIC_SYSDMA_REG_BASE + 0x3084)
#define AIC_SYSDMA_REG_BIU_STATUS2_REG (AIC_SYSDMA_REG_BASE + 0x3088)
#define AIC_SYSDMA_REG_BIU_STATUS3_REG (AIC_SYSDMA_REG_BASE + 0x308C)
#define AIC_SYSDMA_REG_BIU_STATUS4_REG (AIC_SYSDMA_REG_BASE + 0x3090)
#define AIC_SYSDMA_REG_BIU_STATUS5_REG (AIC_SYSDMA_REG_BASE + 0x3094)
#define AIC_SYSDMA_REG_BIU_STATUS6_REG (AIC_SYSDMA_REG_BASE + 0x3098)
#define AIC_SYSDMA_REG_BIU_STATUS7_REG (AIC_SYSDMA_REG_BASE + 0x309C)
#define AIC_SYSDMA_REG_BIU_STATUS8_REG (AIC_SYSDMA_REG_BASE + 0x30A0)
#define AIC_SYSDMA_REG_BIU_STATUS9_REG (AIC_SYSDMA_REG_BASE + 0x30A4)
#define AIC_SYSDMA_REG_BIU_STATUS10_REG (AIC_SYSDMA_REG_BASE + 0x30A8)
#define AIC_SYSDMA_REG_BIU_STATUS11_REG (AIC_SYSDMA_REG_BASE + 0x30AC)
#define AIC_SYSDMA_REG_BRIF_DBG0_H_REG (AIC_SYSDMA_REG_BASE + 0x3100)
#define AIC_SYSDMA_REG_BRIF_DBG0_L_REG (AIC_SYSDMA_REG_BASE + 0x3104)
#define AIC_SYSDMA_REG_BRIF_DBG1_H_REG (AIC_SYSDMA_REG_BASE + 0x3108)
#define AIC_SYSDMA_REG_BRIF_DBG1_L_REG (AIC_SYSDMA_REG_BASE + 0x310C)
#define AIC_SYSDMA_REG_BRIF_DBG2_H_REG (AIC_SYSDMA_REG_BASE + 0x3110)
#define AIC_SYSDMA_REG_BRIF_DBG2_L_REG (AIC_SYSDMA_REG_BASE + 0x3114)
#define AIC_SYSDMA_REG_BRIF_DBG3_H_REG (AIC_SYSDMA_REG_BASE + 0x3118)
#define AIC_SYSDMA_REG_BRIF_DBG3_L_REG (AIC_SYSDMA_REG_BASE + 0x311C)
#define AIC_SYSDMA_REG_BWIF_DBG0_H_REG (AIC_SYSDMA_REG_BASE + 0x3120)
#define AIC_SYSDMA_REG_BWIF_DBG0_L_REG (AIC_SYSDMA_REG_BASE + 0x3124)
#define AIC_SYSDMA_REG_BWIF_DBG1_H_REG (AIC_SYSDMA_REG_BASE + 0x3128)
#define AIC_SYSDMA_REG_BWIF_DBG1_L_REG (AIC_SYSDMA_REG_BASE + 0x312C)
#define AIC_SYSDMA_REG_BWIF_DBG2_H_REG (AIC_SYSDMA_REG_BASE + 0x3130)
#define AIC_SYSDMA_REG_BWIF_DBG2_L_REG (AIC_SYSDMA_REG_BASE + 0x3134)
#define AIC_SYSDMA_REG_BWIF_DBG3_H_REG (AIC_SYSDMA_REG_BASE + 0x3138)
#define AIC_SYSDMA_REG_BWIF_DBG3_L_REG (AIC_SYSDMA_REG_BASE + 0x313C)
#define AIC_SYSDMA_REG_BRIF_RETIRE_CNT_REG (AIC_SYSDMA_REG_BASE + 0x3140)
#define AIC_SYSDMA_REG_BWIF_RETIRE_CNT_REG (AIC_SYSDMA_REG_BASE + 0x3144)
#define AIC_SYSDMA_REG_SQE_RD_REQ_CNT_REG (AIC_SYSDMA_REG_BASE + 0x3148)
#define AIC_SYSDMA_REG_SQE_RD_RSP_CNT_REG (AIC_SYSDMA_REG_BASE + 0x314C)
#define AIC_SYSDMA_REG_CQE_WR_REQ_CNT_REG (AIC_SYSDMA_REG_BASE + 0x3150)
#define AIC_SYSDMA_REG_CQE_WR_RSP_CNT_REG (AIC_SYSDMA_REG_BASE + 0x3154)
#define AIC_SYSDMA_REG_BLK_RD_REQ_CNT_REG (AIC_SYSDMA_REG_BASE + 0x3158)
#define AIC_SYSDMA_REG_BLK_WR_REQ_CNT_REG (AIC_SYSDMA_REG_BASE + 0x315C)
#define AIC_SYSDMA_REG_DMA_INER_FSM_REG (AIC_SYSDMA_REG_BASE + 0x3160)
#define AIC_SYSDMA_REG_DMA_INER_FIFO_0_REG (AIC_SYSDMA_REG_BASE + 0x3164)
#define AIC_SYSDMA_REG_DMA_INER_FIFO_1_REG (AIC_SYSDMA_REG_BASE + 0x3168)
#define AIC_SYSDMA_REG_WR_USE_CNT_REG (AIC_SYSDMA_REG_BASE + 0x316C)
#define AIC_SYSDMA_REG_DOMAIN_SEC_EN_REG (AIC_SYSDMA_REG_BASE + 0x4200)
#define AIC_SYSDMA_REG_DOMAIN_NSEC_EN_REG (AIC_SYSDMA_REG_BASE + 0x4204)
#define AIC_SYSDMA_REG_DOAMIN_ATTRIB_REG (AIC_SYSDMA_REG_BASE + 0x4208)
#endif
