[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847033 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847033 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847033 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11549693 heartbeat IPC: 1.149 cumulative IPC: 1.149 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18746624 heartbeat IPC: 1.389 cumulative IPC: 1.258 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26773683 heartbeat IPC: 1.246 cumulative IPC: 1.254 (Simulation time: 00 hr 02 min 46 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31510670 cumulative IPC: 1.269 (Simulation time: 00 hr 03 min 29 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31510670 cumulative IPC: 1.269 (Simulation time: 00 hr 03 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.269 instructions: 40000000 cycles: 31510670
CPU 0 Branch Prediction Accuracy: 95.09% MPKI: 11.09 Average ROB Occupancy at Mispredict: 43.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 9.213
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197831 HIT:     194222 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197831 HIT:     194222 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 149.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568358 HIT:     460081 MISS:     108277 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430598 HIT:     343398 MISS:      87200 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35313 HIT:      21307 MISS:      14006 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95369 HIT:      95121 MISS:        248 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        255 MISS:       6823 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.03 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3236561 HIT:    2967830 MISS:     268731 MSHR_MERGE:      68996
cpu0->cpu0_L1I LOAD         ACCESS:    3236561 HIT:    2967830 MISS:     268731 MSHR_MERGE:      68996
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.423 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13322876 HIT:   12904989 MISS:     417887 MSHR_MERGE:     144631
cpu0->cpu0_L1D LOAD         ACCESS:    7428599 HIT:    7132008 MISS:     296591 MSHR_MERGE:      65728
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5886538 HIT:    5772332 MISS:     114206 MSHR_MERGE:      78891
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        649 MISS:       7090 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2861738 HIT:    2817427 MISS:      44311 MSHR_MERGE:      28439
cpu0->cpu0_ITLB LOAD         ACCESS:    2861738 HIT:    2817427 MISS:      44311 MSHR_MERGE:      28439
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.351 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12602624 HIT:   12362353 MISS:     240271 MSHR_MERGE:      58312
cpu0->cpu0_DTLB LOAD         ACCESS:   12602624 HIT:   12362353 MISS:     240271 MSHR_MERGE:      58312
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.86 cycles
cpu0->LLC TOTAL        ACCESS:     136858 HIT:     129510 MISS:       7348 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87200 HIT:      84024 MISS:       3176 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      14006 HIT:      11293 MISS:       2713 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28829 HIT:      28718 MISS:        111 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6823 HIT:       5475 MISS:       1348 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        541
  ROW_BUFFER_MISS:       6696
  AVG DBUS CONGESTED CYCLE: 5.4
Channel 0 WQ ROW_BUFFER_HIT:         11
  ROW_BUFFER_MISS:        131
  FULL:          0
Channel 0 REFRESHES ISSUED:       2626
