# Verilog-Practice
[ ]( )
##  ❖ Introduction
####  Modules
#### Simulation and Synthesis 

##  ❖ Combinational Logic 
####  i. [Half Adder](https://github.com/Tafhimbn/Verilog-Practice/blob/main/half_adder.v) -  [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/half_adder_test.v)
<img src="https://user-images.githubusercontent.com/47665581/203012397-d25b2ecc-8a96-4e29-8f4e-8185b5a72c7a.png" width="300" height="200">  <img src="https://user-images.githubusercontent.com/47665581/203013026-8fd1aa10-359f-4fed-a9e7-086e762ec4e5.png" width="300" height="200">

####  ii. [Full Adder ]( https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_adder.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_adder_test.v)
<img src="https://user-images.githubusercontent.com/47665581/203013452-617268fd-4fd1-45e5-a6e8-14e3050cc158.png" width="300" height="200">  <img src="https://user-images.githubusercontent.com/47665581/204127113-07439d1e-8ec8-468b-9b67-b720539fa721.png" width="300" height="200">

#### iii. [Half Subtractor](https://github.com/Tafhimbn/Verilog-Practice/blob/main/half_subtractor.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/half_subtractor_test.v)
<img src="https://user-images.githubusercontent.com/47665581/202918094-e84c8dfc-9234-4114-bd37-80de7f3649cc.png" width="300" height="200">  <img src="https://user-images.githubusercontent.com/47665581/202918117-0e570bd1-386a-4b7a-bb95-b46ccad3d983.png" width="300" height="200">

#### iv. [Full Subtractor](https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_subtractor.v)  - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_subtractor_test.v)
<img src="https://user-images.githubusercontent.com/47665581/202918071-6423a668-93d3-440d-b564-04b000f78918.png" width="300" height="200">  <img src="https://user-images.githubusercontent.com/47665581/202918019-decb0a13-cae8-49bd-b910-54e9b7129547.png" width="300" height="200">

#### v. [N-bit Adder](https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_adder_n_bit.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/full_adder_n_bit_test.v)


#### vi. [Magnitude Comparator](https://github.com/Tafhimbn/Verilog-Practice/blob/main/comparator%20_4_Bit_IC7485.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/comparator%20_4_Bit_IC7485_test.v)
<img src="https://user-images.githubusercontent.com/47665581/203226869-12c51813-0ed7-4064-b27a-33d35b1cc456.png" width="300" height="200">

#### vii. [Decoder](https://github.com/Tafhimbn/Verilog-Practice/blob/main/decoder.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/decoder_test.v)
<img src="https://user-images.githubusercontent.com/47665581/203227936-01799089-9f21-4589-8b00-98b7b617fdcf.png" width="300" height="200">  <img src="https://user-images.githubusercontent.com/47665581/203228078-82b32e71-6ed9-4d7e-95be-54612d8b8db9.png" width="300" height="200">
###### • [Parity Decoder](https://github.com/Tafhimbn/Verilog/blob/main/parity_detector.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/decoder_test.v)
#### viii. [Encoder](https://github.com/Tafhimbn/Verilog-Practice/blob/main/encoder.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/encoder_test.v)
<img src="https://user-images.githubusercontent.com/47665581/203236420-6791f7d9-e0f9-4c3f-87f9-f5a93236eb0c.png" width="300" height="200">   <img src="https://user-images.githubusercontent.com/47665581/204127158-9605e0a1-2a02-42db-916e-ae02afc0bb4e.png" width="300" height="200">   

#### ix. [Multiplexer](https://github.com/Tafhimbn/Verilog-Practice/blob/main/mux_2to1.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/mux_2to1_test.v)

<img src="https://user-images.githubusercontent.com/47665581/203512606-6ae9b16c-af72-45f7-8a09-fbd74ceb3d5d.png" width="300" height="200">   <img src="https://user-images.githubusercontent.com/47665581/203512812-7878919e-5db1-4d71-a46a-4c66636fffb8.png" width="300" height="200">
         
###### • [4 to 1 Multiplexer](https://github.com/Tafhimbn/Verilog-Practice/blob/main/mux_4to1.v) - [Test bench](https://github.com/Tafhimbn/Verilog-Practice/blob/main/mux_4to1_test.v)

#### xii. [De-multiplexer](https://github.com/Tafhimbn/Verilog/blob/main/demux_1to2.v) - [Test bench](https://github.com/Tafhimbn/Verilog/blob/main/demux_1to2_test.v)
<img src="https://user-images.githubusercontent.com/47665581/204127641-078fe2cd-f25f-4586-8527-a6df1b63a83e.png" width="500" height="200">  <img src="https://user-images.githubusercontent.com/47665581/204127679-51dca783-7fd6-4a2e-8ddf-88c23380388c.png" width="300" height="200">

###### • [1 to 4 Multiplexer](https://github.com/Tafhimbn/Verilog/blob/main/demux_1to4.v) - [Test bench](https://github.com/Tafhimbn/Verilog/blob/main/demux_1to4_test.v)
<img src="https://user-images.githubusercontent.com/47665581/204129730-9c6af4c1-9429-47be-82a3-bacb4b3f63c6.png" width="300" height="300">  <img src="https://user-images.githubusercontent.com/47665581/204129752-9b8b6404-ed83-4981-bd07-e7044682c440.png" width="300" height="200">

##  ❖ Sequential Logic

### Flip flop and Latches
##### • [SR Latch](https://github.com/Tafhimbn/Verilog/blob/main/sr_latch.v) - [Test bench](https://github.com/Tafhimbn/Verilog/blob/main/sr_latch_test.v)
<img src="https://user-images.githubusercontent.com/47665581/206358162-c3377ec9-d55d-4da3-a1d0-4e0ad823f6db.png" width="300" height="200">  <img src="https://user-images.githubusercontent.com/47665581/206357612-702bc49d-e122-4c8e-8819-6682f10e9e44.png" width="300" height="200">  

##### • JK flip flop
##### • [D flip flop](https://github.com/Tafhimbn/Verilog/blob/main/d_ff.v) - [Test bench](https://github.com/Tafhimbn/Verilog/blob/main/d_ff_test.v)
<img src="https://user-images.githubusercontent.com/47665581/206380572-fa523026-c340-4abb-ba46-3a692d841d1f.png" width="300" height="200">  <img src="https://user-images.githubusercontent.com/47665581/206380774-300b7c00-7f03-4ba1-abb8-9243c9bdddcc.png" width="300" height="200">

##### • T flip flop
#### Master slave flip flop


### counters
##### • [8-bit counter](https://github.com/Tafhimbn/Verilog/blob/main/counter.v) - [Test bench](https://github.com/Tafhimbn/Verilog/blob/main/counter_test.v)

##### • [Asynchronous counter / Ripple Counter](https://github.com/Tafhimbn/Verilog/blob/main/asynchronous_%20ripple_Counter.v) - [Test bench](https://github.com/Tafhimbn/Verilog/blob/main/asynchronous_%20ripple_Counter_test.v) 
<img src="https://user-images.githubusercontent.com/47665581/206871552-d9d65a96-eddc-42f3-beca-0cd14cf792ef.png" width="400" height="200">   <img src="https://user-images.githubusercontent.com/47665581/204127013-b9ec37f3-4caa-4610-a10f-02a66d901102.png" width="400" height="200">


##### • Synchronous counter
<img src="https://user-images.githubusercontent.com/47665581/206888277-fc345f85-3605-47b9-afd0-7581063cc53d.png" width="400" height="200">

######  i. [Ring Counter](https://github.com/Tafhimbn/Verilog/blob/main/ring_counter.v) -[Test bench](https://github.com/Tafhimbn/Verilog/blob/main/ring_counter_testv)
 <img src="https://user-images.githubusercontent.com/47665581/206888947-2d0831f0-c2ff-4c8b-9792-bf8bd5a33e48.png" width="400" height="200">  <img src="https://user-images.githubusercontent.com/47665581/206888660-3e12f543-c04b-4367-a6d7-4c520baf69ef.png" width="400" height="200">

######  ii. [Johnson Counter](https://github.com/Tafhimbn/Verilog/blob/main/johnson_counter.v) - [Test bench](https://github.com/Tafhimbn/Verilog/blob/main/johnson_counter_test.v)
<img src="https://user-images.githubusercontent.com/47665581/206888704-199be8d7-d223-4d5a-9618-700f578de9d0.png" width="600" height="200">

##### • Mod-N Counter
##### • Gray Counter

#### Shift register
#### Controlled Register
###### • Shift Register (SISO Mode)
###### • Shift Register (PIPO Mode)
###### • Bidirectional Shift Register
###### • Universal Shift Register

#### Single port Read Only Memory (ROM)
#### Single port Random Access Memory (RAM)
#### Dual port memory elements
### Finite State Machines modeling
#### Steps for creating FSM Module in Verilog
#### Moore & Mealy FSM designing
#### Control System using FSM

##  ❖ Memory unit
#### Memory Designing
#### Memory Parameters
#### RAM Design : 1-port/Dual port
#### ROM Design :1-port/Dual Port
#### Creating Module for RAM & ROM

##  ❖ Parameterized Modules
#### Single Port RAM
##  ❖Verilog projects :
#### 1. FIFO memory
#### 2. 16-bit single-cycle MIPS processor
#### 3. Programmable Digital Delay Timer in Verilog HDL
#### 4. 32-bit Unsigned Divider
#### 5. Fixed-Point Matrix Multiplication
#### 6. Plate License Recognition in Verilog HDL
#### 7. Carry-Look-Ahead Multiplier
#### 8. a Microcontroller
#### 9. 4x4 Multiplier
#### 10. Car Parking System
#### 11. Image processing on FPGA using Verilog HDL
#### 12. How to load a text file into FPGA using Verilog HDL
#### 13. [Traffic Light Controller](https://github.com/Tafhimbn/Verilog/blob/main/traffic_light_FSM.v) - [Test bench](https://github.com/Tafhimbn/Verilog/blob/main/traffic_light_FSM_test.v)
#### 14. Alarm Clock on FPGA
#### 15. [Comparator design](https://github.com/Tafhimbn/Verilog/blob/main/comparator.v)  - [Test bench](https://github.com/Tafhimbn/Verilog/blob/main/comparator_test.v)
####     [4-bit Comparator (IC7485) design](https://github.com/Tafhimbn/Verilog/blob/main/comparator%20_4_Bit_IC7485.v)  - [Test bench](https://github.com/Tafhimbn/Verilog/blob/main/comparator%20_4_Bit_IC7485_test.v)
#### 16. 16-bit RISC Processor
#### 17. Testbench for bidirectional/ inout ports
#### 18. Tic Tac Toe Game in Verilog and LogiSim
#### 19. 32-bit 5-stage Pipelined MIPS Processor in Verilog3)
#### 20. PWM Generator
#### 21. [Sequence Detector using Moore FSM](https://github.com/Tafhimbn/Verilog/blob/main/sequence_detector_FSM.v) - [Test bench](https://github.com/Tafhimbn/Verilog/blob/main/sequence_detector_FSM_test.v)
#### 22. [Seven-Segment LED Display Controller](https://github.com/Tafhimbn/Verilog/blob/main/bin_to_7segment.v) - [Test bench](https://github.com/Tafhimbn/Verilog/blob/main/bin_to_7segment_test.v) 
#### 23. Ripple Carry Adder

