#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Mar 25 20:41:55 2018
# Process ID: 168
# Current directory: F:/Facultate/An III/sem2/SSC/Microcontroler8051
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8640 F:\Facultate\An III\sem2\SSC\Microcontroler8051\Microcontroler8051.xpr
# Log file: F:/Facultate/An III/sem2/SSC/Microcontroler8051/vivado.log
# Journal file: F:/Facultate/An III/sem2/SSC/Microcontroler8051\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 719.371 ; gain = 28.508
update_compile_order -fileset sources_1
remove_files  {{F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test.vhd}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ALU8bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND_p
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NOT_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NOT_p
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NAND_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NAND_p
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NAND_p3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NAND_p3
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/Mux2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2_1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/OR_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OR_p
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/XOR_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XOR_p
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/FullAdder1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/mux4_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/ALU1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1b
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/ALU8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8bit
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sim_1/new/ALU8bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 64041288a8674c45a7590be736c84afe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU8bit_tb_behav xil_defaultlib.ALU8bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.AND_p [and_p_default]
Compiling architecture behavioral of entity xil_defaultlib.NOT_p [not_p_default]
Compiling architecture structural of entity xil_defaultlib.NAND_p [nand_p_default]
Compiling architecture structural of entity xil_defaultlib.NAND_p3 [nand_p3_default]
Compiling architecture structural of entity xil_defaultlib.Mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.OR_p [or_p_default]
Compiling architecture structural of entity xil_defaultlib.XOR_p [xor_p_default]
Compiling architecture structural of entity xil_defaultlib.FullAdder1 [fulladder1_default]
Compiling architecture structural of entity xil_defaultlib.mux4_1_1 [mux4_1_1_default]
Compiling architecture structural of entity xil_defaultlib.mux8_1 [mux8_1_default]
Compiling architecture structural of entity xil_defaultlib.ALU1b [alu1b_default]
Compiling architecture structural of entity xil_defaultlib.ALU8bit [alu8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu8bit_tb
Built simulation snapshot ALU8bit_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/Facultate/An -notrace
couldn't read file "F:/Facultate/An": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 25 21:12:12 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 764.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU8bit_tb_behav -key {Behavioral:sim_1:Functional:ALU8bit_tb} -tclbatch {ALU8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
ERROR: [Simtcl 6-50] Simulation engine failed to start: Simulation exited with status code 1.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 764.082 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
create_bd_design "design_1"
Wrote  : <F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 801.918 ; gain = 35.000
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ALU8bit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AND_p
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NOT_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NOT_p
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NAND_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NAND_p
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NAND_p3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NAND_p3
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/Mux2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2_1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/OR_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OR_p
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/XOR_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity XOR_p
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/FullAdder1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/mux4_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/ALU1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1b
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/ALU8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8bit
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sim_1/new/ALU8bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 64041288a8674c45a7590be736c84afe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot ALU8bit_tb_behav xil_defaultlib.ALU8bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.AND_p [and_p_default]
Compiling architecture behavioral of entity xil_defaultlib.NOT_p [not_p_default]
Compiling architecture structural of entity xil_defaultlib.NAND_p [nand_p_default]
Compiling architecture structural of entity xil_defaultlib.NAND_p3 [nand_p3_default]
Compiling architecture structural of entity xil_defaultlib.Mux2_1 [mux2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.OR_p [or_p_default]
Compiling architecture structural of entity xil_defaultlib.XOR_p [xor_p_default]
Compiling architecture structural of entity xil_defaultlib.FullAdder1 [fulladder1_default]
Compiling architecture structural of entity xil_defaultlib.mux4_1_1 [mux4_1_1_default]
Compiling architecture structural of entity xil_defaultlib.mux8_1 [mux8_1_default]
Compiling architecture structural of entity xil_defaultlib.ALU1b [alu1b_default]
Compiling architecture structural of entity xil_defaultlib.ALU8bit [alu8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu8bit_tb
Built simulation snapshot ALU8bit_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/Facultate/An -notrace
couldn't read file "F:/Facultate/An": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 25 21:16:01 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 852.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU8bit_tb_behav -key {Behavioral:sim_1:Functional:ALU8bit_tb} -tclbatch {ALU8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
ERROR: [Simtcl 6-50] Simulation engine failed to start: Simulation exited with status code 1.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 852.270 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
remove_files  {{F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/bd/design_1/design_1.bd}}
remove_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 852.270 ; gain = 0.000
close [ open {F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd} w ]
add_files {{F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd}}
update_compile_order -fileset sources_1
set_property top test1 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: test1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 886.711 ; gain = 33.695
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test1' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:38]
INFO: [Synth 8-638] synthesizing module 'register8b' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/register8b.vhd:42]
INFO: [Synth 8-638] synthesizing module 'AND_p' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'AND_p' (1#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:40]
INFO: [Synth 8-638] synthesizing module 'd_latch' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/d_latch.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NAND_p' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NAND_p.vhd:40]
INFO: [Synth 8-638] synthesizing module 'NOT_p' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NOT_p.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NOT_p' (2#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NOT_p.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NAND_p' (3#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NAND_p.vhd:40]
INFO: [Synth 8-638] synthesizing module 'NAND_p3' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NAND_p3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'NAND_p3' (4#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NAND_p3.vhd:41]
WARNING: [Synth 8-3848] Net DnandRst in module/entity d_latch does not have driver. [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/d_latch.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'd_latch' (5#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/d_latch.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'register8b' (6#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/register8b.vhd:42]
WARNING: [Synth 8-3848] Net I in module/entity test1 does not have driver. [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:39]
WARNING: [Synth 8-3848] Net Clk in module/entity test1 does not have driver. [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:41]
WARNING: [Synth 8-3848] Net Rst in module/entity test1 does not have driver. [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:42]
WARNING: [Synth 8-3848] Net En in module/entity test1 does not have driver. [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'test1' (7#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 914.766 ; gain = 61.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin NAND_p_1:B to constant 0 [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/d_latch.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin DUT:I[7] to constant 0 [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin DUT:I[6] to constant 0 [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin DUT:I[5] to constant 0 [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin DUT:I[4] to constant 0 [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin DUT:I[3] to constant 0 [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin DUT:I[2] to constant 0 [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin DUT:I[1] to constant 0 [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin DUT:I[0] to constant 0 [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin DUT:Clk to constant 0 [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin DUT:Rst to constant 0 [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin DUT:En to constant 0 [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 914.766 ; gain = 61.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1307.953 ; gain = 454.938
18 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:06 . Memory (MB): peak = 1307.953 ; gain = 454.938
remove_files  {{F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/test1.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sim_1/new/registru_tb.vhd} w ]
add_files -fileset sim_1 {{F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sim_1/new/registru_tb.vhd}}
update_compile_order -fileset sim_1
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1307.953 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 25 23:29:53 2018...
