Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Thu Nov 18 16:21:22 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt ModuloAlarmaTP2_impl_1.twr ModuloAlarmaTP2_impl_1.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i1_3_lut/A	->	i1_3_lut/Z

++++ Loop2
i40_4_lut/Z	->	i39_3_lut/Z

++++ Loop3
i1_3_lut_adj_45/A	->	i1_3_lut_adj_45/Z

++++ Loop4
i936_3_lut/A	->	i936_3_lut/Z

++++ Loop5
i29_3_lut/Z	->	i1935_4_lut/Z

++++ Loop6
i29_3_lut/A	->	i29_3_lut/Z

++++ Loop7
keyboard/i517_3_lut/A	->	keyboard/i517_3_lut/Z

++++ Loop8
keyboard/i519_3_lut/A	->	keyboard/i519_3_lut/Z

++++ Loop9
keyboard/i513_3_lut/A	->	keyboard/i513_3_lut/Z

++++ Loop10
keyboard/i515_3_lut/A	->	keyboard/i515_3_lut/Z

++++ Loop11
keyboard/i503_3_lut/A	->	keyboard/i503_3_lut/Z

++++ Loop12
keyboard/i497_3_lut/A	->	keyboard/i497_3_lut/Z

++++ Loop13
keyboard/i501_3_lut/A	->	keyboard/i501_3_lut/Z

++++ Loop14
keyboard/i499_3_lut/A	->	keyboard/i499_3_lut/Z

++++ Loop15
keyboard/i12_4_lut/C	->	keyboard/i12_4_lut/Z

++++ Loop16
keyboard/i505_4_lut/A	->	keyboard/i505_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 94.7836%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
Sreg_i0/D                                |99970.371 ns 
STATE_OUT/serial/j__i3/D                 |99970.616 ns 
STATE_OUT/serial/j__i4/D                 |99970.682 ns 
STATE_OUT/serial/j__i5/D                 |99970.735 ns 
STATE_OUT/serial/j__i2/D                 |99971.000 ns 
STATE_OUT/serial/j__i16/D                |99971.503 ns 
STATE_OUT/serial/j__i24/D                |99971.503 ns 
STATE_OUT/serial/j__i22/D                |99971.503 ns 
STATE_OUT/serial/j__i9/D                 |99971.503 ns 
STATE_OUT/serial/j__i21/D                |99971.503 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/temp_data_out_i0_i2/D   |    1.719 ns 
STATE_OUT/cont_155__i2/D                 |    1.719 ns 
STATE_OUT/cont_155__i3/D                 |    1.719 ns 
STATE_OUT/j__i20/D                       |    1.719 ns 
STATE_OUT/j__i24/D                       |    1.719 ns 
STATE_OUT/j__i27/D                       |    1.719 ns 
STATE_OUT/j__i31/D                       |    1.719 ns 
STATE_OUT/j__i16/D                       |    1.719 ns 
STATE_OUT/cont_155__i1/D                 |    1.719 ns 
STATE_OUT/j__i5/D                        |    1.719 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
STATE_OUT/serial/status_send/PADDO      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 3 End Points          |           Type           
-------------------------------------------------------------------
{Sreg_i1/SR   Sreg_i0/SR}               |           No arrival time
STATE_OUT/serial/temp_data_out_i0_i1/D  |           No arrival time
STATE_OUT/serial/temp_data_out_i0_i0/D  |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         3
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
RESET_IN                                |                     input
STATUS_SEND                             |                    output
STATUS_OUT                              |                    output
SIREN_OUT                               |                    output
SERCLK_OUT                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 1 Instance(s)          |           Type           
-------------------------------------------------------------------
keyboard/counter_156__i1                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         1
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : keyboard/state_i1/Q  (SLICE_R14C25B)
Path End         : Sreg_i0/D  (SLICE_R15C28C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 13
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99970.371 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



keyboard/state_i1/CK->keyboard/state_i1/Q
                                          SLICE_R14C25B   CLK_TO_Q0_DELAY  1.391         6.901  14      
keyboard/state[1]                                         NET DELAY        2.622         9.523  14      
keyboard/i2_3_lut_4_lut_adj_41/D->keyboard/i2_3_lut_4_lut_adj_41/Z
                                          SLICE_R15C25B   C0_TO_F0_DELAY   0.450         9.973  2       
keyboard/n1889                                            NET DELAY        2.556        12.529  2       
keyboard/i501_3_lut/C->keyboard/i501_3_lut/Z
                                          SLICE_R15C25B   A1_TO_F1_DELAY   0.450        12.979  2       
keyboard/actualKey[2][0]                                  NET DELAY        3.285        16.264  2       
keyboard/i1790_4_lut/B->keyboard/i1790_4_lut/Z
                                          SLICE_R15C26B   D0_TO_F0_DELAY   0.477        16.741  1       
keyboard/n2249                                            NET DELAY        0.305        17.046  1       
keyboard/i3_3_lut/A->keyboard/i3_3_lut/Z  SLICE_R15C26B   C1_TO_F1_DELAY   0.477        17.523  1       
keyboard/n8                                               NET DELAY        0.305        17.828  1       
keyboard/i1_4_lut/C->keyboard/i1_4_lut/Z  SLICE_R15C26C   C0_TO_F0_DELAY   0.450        18.278  5       
keyboard/n4                                               NET DELAY        3.550        21.828  5       
KEY_STATUS_1__I_0_i3_2_lut_3_lut/C->KEY_STATUS_1__I_0_i3_2_lut_3_lut/Z
                                          SLICE_R14C28A   C0_TO_F0_DELAY   0.450        22.278  2       
TIMER_EN_N_26                                             NET DELAY        2.437        24.715  2       
i2_3_lut/C->i2_3_lut/Z                    SLICE_R14C27D   C1_TO_F1_DELAY   0.450        25.165  1       
n2044                                                     NET DELAY        2.490        27.655  1       
i41_4_lut/B->i41_4_lut/Z                  SLICE_R15C27A   B1_TO_F1_DELAY   0.477        28.132  2       
n22                                                       NET DELAY        0.305        28.437  2       
i39_3_lut/B->i39_3_lut/Z                  SLICE_R15C27B   C0_TO_F0_DELAY   0.477        28.914  2       
debug_c_0                                                 NET DELAY        0.305        29.219  2       
i1_2_lut_3_lut_adj_43/C->i1_2_lut_3_lut_adj_43/Z
                                          SLICE_R15C27B   C1_TO_F1_DELAY   0.450        29.669  1       
n45                                                       NET DELAY        2.172        31.841  1       
i40_4_lut/D->i40_4_lut/Z                  SLICE_R15C27C   D1_TO_F1_DELAY   0.450        32.291  2       
n19                                                       NET DELAY        2.172        34.463  2       
SLICE_44/D1->SLICE_44/F1                  SLICE_R15C28C   D1_TO_F1_DELAY   0.477        34.940  1       
debug_c_0$n1 ( DI1 )                                      NET DELAY        0.000        34.940  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.940  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99970.371  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R15C5A)
Path End         : STATE_OUT/serial/j__i3/D  (SLICE_R14C5D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 59.5% (route), 40.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99970.616 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R15C5A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R15C5A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1440                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R15C5B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3359                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R15C5B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1442                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R15C5C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3362                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R15C5C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1444                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R15C5D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3365                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R15C5D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1446                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R15C6A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3368                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R15C6A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1448                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R15C6B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3371                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R15C6B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1450                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R15C6C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3374                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R15C6C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1452                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R15C6D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3377                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R15C6D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1454                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R15C7A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3380                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R15C7A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1456                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R15C7B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3383                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R15C7B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1458                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R15C7C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3386                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R15C7C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1460                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R15C7D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3389                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R15C7D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1462                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R15C8A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3392                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R15C8A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1464                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R15C8B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3395                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R15C8B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1466                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R15C8C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3398                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R15C8C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1468                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R15C8D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R14C7A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R14C7B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i140_4_lut/B->STATE_OUT.serial.i140_4_lut/Z
                                          SLICE_R16C7B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n177                                     NET DELAY            4.556        34.218  31      
i423_2_lut/A->i423_2_lut/Z                SLICE_R14C5D    A1_TO_F1_DELAY       0.477        34.695  1       
STATE_OUT/serial/n550 ( DI1 )                             NET DELAY            0.000        34.695  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.695  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99970.616  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R15C5A)
Path End         : STATE_OUT/serial/j__i4/D  (SLICE_R14C5C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 59.4% (route), 40.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99970.682 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R15C5A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R15C5A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1440                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R15C5B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3359                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R15C5B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1442                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R15C5C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3362                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R15C5C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1444                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R15C5D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3365                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R15C5D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1446                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R15C6A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3368                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R15C6A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1448                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R15C6B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3371                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R15C6B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1450                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R15C6C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3374                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R15C6C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1452                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R15C6D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3377                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R15C6D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1454                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R15C7A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3380                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R15C7A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1456                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R15C7B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3383                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R15C7B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1458                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R15C7C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3386                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R15C7C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1460                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R15C7D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3389                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R15C7D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1462                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R15C8A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3392                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R15C8A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1464                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R15C8B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3395                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R15C8B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1466                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R15C8C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3398                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R15C8C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1468                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R15C8D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R14C7A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R14C7B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i140_4_lut/B->STATE_OUT.serial.i140_4_lut/Z
                                          SLICE_R16C7B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n177                                     NET DELAY            4.490        34.152  31      
i422_2_lut/A->i422_2_lut/Z                SLICE_R14C5C    B0_TO_F0_DELAY       0.477        34.629  1       
STATE_OUT/serial/n549 ( DI0 )                             NET DELAY            0.000        34.629  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.629  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99970.682  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R15C5A)
Path End         : STATE_OUT/serial/j__i5/D  (SLICE_R14C5C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 59.4% (route), 40.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99970.735 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R15C5A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R15C5A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1440                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R15C5B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3359                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R15C5B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1442                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R15C5C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3362                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R15C5C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1444                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R15C5D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3365                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R15C5D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1446                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R15C6A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3368                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R15C6A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1448                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R15C6B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3371                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R15C6B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1450                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R15C6C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3374                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R15C6C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1452                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R15C6D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3377                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R15C6D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1454                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R15C7A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3380                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R15C7A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1456                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R15C7B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3383                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R15C7B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1458                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R15C7C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3386                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R15C7C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1460                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R15C7D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3389                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R15C7D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1462                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R15C8A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3392                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R15C8A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1464                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R15C8B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3395                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R15C8B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1466                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R15C8C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3398                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R15C8C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1468                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R15C8D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R14C7A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R14C7B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i140_4_lut/B->STATE_OUT.serial.i140_4_lut/Z
                                          SLICE_R16C7B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n177                                     NET DELAY            4.437        34.099  31      
i421_2_lut/A->i421_2_lut/Z                SLICE_R14C5C    C1_TO_F1_DELAY       0.477        34.576  1       
STATE_OUT/serial/n548 ( DI1 )                             NET DELAY            0.000        34.576  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.576  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99970.735  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R15C5A)
Path End         : STATE_OUT/serial/j__i2/D  (SLICE_R14C5D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 59.0% (route), 41.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.000 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R15C5A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R15C5A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1440                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R15C5B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3359                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R15C5B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1442                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R15C5C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3362                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R15C5C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1444                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R15C5D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3365                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R15C5D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1446                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R15C6A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3368                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R15C6A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1448                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R15C6B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3371                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R15C6B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1450                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R15C6C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3374                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R15C6C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1452                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R15C6D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3377                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R15C6D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1454                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R15C7A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3380                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R15C7A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1456                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R15C7B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3383                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R15C7B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1458                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R15C7C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3386                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R15C7C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1460                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R15C7D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3389                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R15C7D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1462                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R15C8A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3392                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R15C8A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1464                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R15C8B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3395                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R15C8B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1466                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R15C8C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3398                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R15C8C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1468                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R15C8D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R14C7A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R14C7B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i140_4_lut/B->STATE_OUT.serial.i140_4_lut/Z
                                          SLICE_R16C7B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n177                                     NET DELAY            4.172        33.834  31      
i424_2_lut/A->i424_2_lut/Z                SLICE_R14C5D    D0_TO_F0_DELAY       0.477        34.311  1       
STATE_OUT/serial/n551 ( DI0 )                             NET DELAY            0.000        34.311  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -34.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.000  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R15C5A)
Path End         : STATE_OUT/serial/j__i16/D  (SLICE_R14C8B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.503 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R15C5A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R15C5A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1440                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R15C5B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3359                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R15C5B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1442                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R15C5C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3362                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R15C5C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1444                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R15C5D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3365                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R15C5D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1446                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R15C6A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3368                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R15C6A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1448                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R15C6B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3371                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R15C6B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1450                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R15C6C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3374                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R15C6C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1452                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R15C6D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3377                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R15C6D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1454                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R15C7A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3380                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R15C7A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1456                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R15C7B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3383                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R15C7B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1458                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R15C7C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3386                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R15C7C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1460                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R15C7D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3389                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R15C7D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1462                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R15C8A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3392                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R15C8A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1464                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R15C8B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3395                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R15C8B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1466                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R15C8C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3398                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R15C8C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1468                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R15C8D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R14C7A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R14C7B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i140_4_lut/B->STATE_OUT.serial.i140_4_lut/Z
                                          SLICE_R16C7B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n177                                     NET DELAY            3.669        33.331  31      
i410_2_lut/A->i410_2_lut/Z                SLICE_R14C8B    A0_TO_F0_DELAY       0.477        33.808  1       
STATE_OUT/serial/n537 ( DI0 )                             NET DELAY            0.000        33.808  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.808  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.503  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R15C5A)
Path End         : STATE_OUT/serial/j__i24/D  (SLICE_R14C8A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.503 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R15C5A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R15C5A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1440                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R15C5B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3359                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R15C5B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1442                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R15C5C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3362                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R15C5C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1444                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R15C5D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3365                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R15C5D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1446                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R15C6A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3368                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R15C6A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1448                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R15C6B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3371                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R15C6B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1450                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R15C6C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3374                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R15C6C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1452                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R15C6D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3377                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R15C6D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1454                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R15C7A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3380                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R15C7A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1456                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R15C7B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3383                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R15C7B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1458                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R15C7C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3386                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R15C7C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1460                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R15C7D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3389                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R15C7D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1462                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R15C8A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3392                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R15C8A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1464                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R15C8B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3395                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R15C8B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1466                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R15C8C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3398                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R15C8C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1468                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R15C8D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R14C7A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R14C7B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i140_4_lut/B->STATE_OUT.serial.i140_4_lut/Z
                                          SLICE_R16C7B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n177                                     NET DELAY            3.669        33.331  31      
i402_2_lut/A->i402_2_lut/Z                SLICE_R14C8A    A0_TO_F0_DELAY       0.477        33.808  1       
STATE_OUT/serial/n529 ( DI0 )                             NET DELAY            0.000        33.808  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.808  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.503  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R15C5A)
Path End         : STATE_OUT/serial/j__i22/D  (SLICE_R14C8C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.503 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R15C5A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R15C5A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1440                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R15C5B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3359                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R15C5B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1442                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R15C5C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3362                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R15C5C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1444                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R15C5D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3365                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R15C5D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1446                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R15C6A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3368                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R15C6A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1448                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R15C6B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3371                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R15C6B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1450                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R15C6C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3374                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R15C6C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1452                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R15C6D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3377                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R15C6D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1454                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R15C7A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3380                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R15C7A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1456                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R15C7B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3383                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R15C7B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1458                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R15C7C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3386                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R15C7C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1460                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R15C7D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3389                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R15C7D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1462                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R15C8A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3392                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R15C8A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1464                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R15C8B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3395                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R15C8B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1466                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R15C8C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3398                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R15C8C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1468                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R15C8D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R14C7A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R14C7B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i140_4_lut/B->STATE_OUT.serial.i140_4_lut/Z
                                          SLICE_R16C7B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n177                                     NET DELAY            3.669        33.331  31      
i404_2_lut/A->i404_2_lut/Z                SLICE_R14C8C    A0_TO_F0_DELAY       0.477        33.808  1       
STATE_OUT/serial/n531 ( DI0 )                             NET DELAY            0.000        33.808  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.808  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.503  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R15C5A)
Path End         : STATE_OUT/serial/j__i9/D  (SLICE_R16C6A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.503 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R15C5A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R15C5A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1440                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R15C5B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3359                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R15C5B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1442                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R15C5C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3362                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R15C5C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1444                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R15C5D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3365                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R15C5D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1446                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R15C6A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3368                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R15C6A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1448                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R15C6B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3371                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R15C6B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1450                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R15C6C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3374                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R15C6C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1452                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R15C6D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3377                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R15C6D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1454                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R15C7A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3380                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R15C7A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1456                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R15C7B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3383                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R15C7B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1458                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R15C7C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3386                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R15C7C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1460                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R15C7D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3389                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R15C7D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1462                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R15C8A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3392                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R15C8A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1464                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R15C8B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3395                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R15C8B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1466                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R15C8C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3398                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R15C8C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1468                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R15C8D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R14C7A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R14C7B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i140_4_lut/B->STATE_OUT.serial.i140_4_lut/Z
                                          SLICE_R16C7B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n177                                     NET DELAY            3.669        33.331  31      
i417_2_lut/A->i417_2_lut/Z                SLICE_R16C6A    A1_TO_F1_DELAY       0.477        33.808  1       
STATE_OUT/serial/n544 ( DI1 )                             NET DELAY            0.000        33.808  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.808  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.503  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R15C5A)
Path End         : STATE_OUT/serial/j__i21/D  (SLICE_R14C6C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.503 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  57      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  57      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R15C5A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R15C5A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1440                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R15C5B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3359                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R15C5B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1442                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R15C5C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3362                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R15C5C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1444                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R15C5D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3365                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R15C5D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1446                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R15C6A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3368                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R15C6A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1448                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R15C6B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3371                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R15C6B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1450                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R15C6C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3374                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R15C6C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1452                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R15C6D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3377                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R15C6D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1454                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R15C7A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3380                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R15C7A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1456                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R15C7B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3383                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R15C7B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1458                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R15C7C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3386                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R15C7C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1460                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R15C7D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3389                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R15C7D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1462                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R15C8A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3392                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R15C8A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1464                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R15C8B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3395                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R15C8B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1466                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R15C8C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3398                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R15C8C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1468                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R15C8D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            3.152        23.054  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R14C7A    A1_TO_F1_DELAY       0.450        23.504  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.994  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R14C7B    B1_TO_F1_DELAY       0.450        26.444  1       
STATE_OUT/serial/n55                                      NET DELAY            2.768        29.212  1       
STATE_OUT.serial.i140_4_lut/B->STATE_OUT.serial.i140_4_lut/Z
                                          SLICE_R16C7B    D0_TO_F0_DELAY       0.450        29.662  31      
STATE_OUT/serial/n177                                     NET DELAY            3.669        33.331  31      
i405_2_lut/A->i405_2_lut/Z                SLICE_R14C6C    A1_TO_F1_DELAY       0.477        33.808  1       
STATE_OUT/serial/n532 ( DI1 )                             NET DELAY            0.000        33.808  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  57      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  57      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.808  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.503  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/temp_data_out_i0_i2/Q  (SLICE_R14C24B)
Path End         : STATE_OUT/serial/temp_data_out_i0_i2/D  (SLICE_R14C24B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/serial/temp_data_out_i0_i2/CK->STATE_OUT/serial/temp_data_out_i0_i2/Q
                                          SLICE_R14C24B   CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/serial/temp_data_out[2]                         NET DELAY        0.702         4.511  2       
i11_3_lut_4_lut/C->i11_3_lut_4_lut/Z      SLICE_R14C24B   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/n2037 ( DI1 )                            NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_155__i2/Q  (SLICE_R23C9A)
Path End         : STATE_OUT/cont_155__i2/D  (SLICE_R23C9A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/cont_155__i2/CK->STATE_OUT/cont_155__i2/Q
                                          SLICE_R23C9A    CLK_TO_Q0_DELAY  0.768         3.809  3       
STATE_OUT/cont[2]                                         NET DELAY        0.702         4.511  3       
STATE_OUT/i1230_2_lut_3_lut/C->STATE_OUT/i1230_2_lut_3_lut/Z
                                          SLICE_R23C9A    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n21[2] ( DI0 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_155__i3/Q  (SLICE_R23C9A)
Path End         : STATE_OUT/cont_155__i3/D  (SLICE_R23C9A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/cont_155__i3/CK->STATE_OUT/cont_155__i3/Q
                                          SLICE_R23C9A    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/cont[3]                                         NET DELAY        0.702         4.511  2       
STATE_OUT/i1237_3_lut_4_lut/D->STATE_OUT/i1237_3_lut_4_lut/Z
                                          SLICE_R23C9A    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[3] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i20/Q  (SLICE_R24C7B)
Path End         : STATE_OUT/j__i20/D  (SLICE_R24C7B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/j__i20/CK->STATE_OUT/j__i20/Q   SLICE_R24C7B    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/j[20]                                           NET DELAY        0.702         4.511  2       
i444_4_lut_4_lut/C->i444_4_lut_4_lut/Z    SLICE_R24C7B    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n571 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i24/Q  (SLICE_R23C8A)
Path End         : STATE_OUT/j__i24/D  (SLICE_R23C8A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/j__i24/CK->STATE_OUT/j__i24/Q   SLICE_R23C8A    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/j[24]                                           NET DELAY        0.702         4.511  2       
i452_4_lut_4_lut/C->i452_4_lut_4_lut/Z    SLICE_R23C8A    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n579 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i27/Q  (SLICE_R21C8A)
Path End         : STATE_OUT/j__i27/D  (SLICE_R21C8A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/j__i27/CK->STATE_OUT/j__i27/Q   SLICE_R21C8A    CLK_TO_Q0_DELAY  0.768         3.809  2       
STATE_OUT/j[27]                                           NET DELAY        0.702         4.511  2       
i458_4_lut_4_lut/C->i458_4_lut_4_lut/Z    SLICE_R21C8A    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n585 ( DI0 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i31/Q  (SLICE_R22C9B)
Path End         : STATE_OUT/j__i31/D  (SLICE_R22C9B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/j__i31/CK->STATE_OUT/j__i31/Q   SLICE_R22C9B    CLK_TO_Q0_DELAY  0.768         3.809  2       
STATE_OUT/j[31]                                           NET DELAY        0.702         4.511  2       
i466_4_lut_4_lut/C->i466_4_lut_4_lut/Z    SLICE_R22C9B    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n593 ( DI0 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i16/Q  (SLICE_R24C7A)
Path End         : STATE_OUT/j__i16/D  (SLICE_R24C7A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/j__i16/CK->STATE_OUT/j__i16/Q   SLICE_R24C7A    CLK_TO_Q0_DELAY  0.768         3.809  2       
STATE_OUT/j[16]                                           NET DELAY        0.702         4.511  2       
i436_4_lut_4_lut/C->i436_4_lut_4_lut/Z    SLICE_R24C7A    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n563 ( DI0 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_155__i1/Q  (SLICE_R23C9D)
Path End         : STATE_OUT/cont_155__i1/D  (SLICE_R23C9D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/cont_155__i1/CK->STATE_OUT/cont_155__i1/Q
                                          SLICE_R23C9D    CLK_TO_Q1_DELAY  0.768         3.809  4       
STATE_OUT/cont[1]                                         NET DELAY        0.702         4.511  4       
STATE_OUT/i1223_2_lut/A->STATE_OUT/i1223_2_lut/Z
                                          SLICE_R23C9D    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[1] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i5/Q  (SLICE_R21C5C)
Path End         : STATE_OUT/j__i5/D  (SLICE_R21C5C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      



STATE_OUT/j__i5/CK->STATE_OUT/j__i5/Q     SLICE_R21C5C    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/j[5]                                            NET DELAY        0.702         4.511  2       
i385_4_lut_4_lut/C->i385_4_lut_4_lut/Z    SLICE_R21C5C    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n512 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  58      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

