{"vcs1":{"timestamp_begin":1747827441.600038948, "rt":9.15, "ut":9.28, "st":0.60}}
{"vcselab":{"timestamp_begin":1747827450.829672067, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747827451.253237981, "rt":0.39, "ut":0.18, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747827440.956468623}
{"VCS_COMP_START_TIME": 1747827440.956468623}
{"VCS_COMP_END_TIME": 1747827451.779767692}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488652}}
{"vcselab": {"peak_mem": 183892}}
