Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Tue Jan  9 22:30:53 2024
| Host              : audacity running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing -file obj/post_synth_timing.rpt
| Design            : top_level
| Device            : xcvu095-ffva2104
| Speed File        : -2  PRODUCTION 1.25 10-30-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 main/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main/gmem/data_mem/ram_data_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.871ns (27.176%)  route 2.334ns (72.824%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 12.280 - 8.000 ) 
    Source Clock Delay      (SCD):    4.740ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk_125mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz_p_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      1.313     1.313 r  clk_125mhz_p_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     1.402    clk_125mhz_p_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     1.402 r  clk_125mhz_p_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.671     2.073    clk_125mhz_p_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.083     2.156 r  clk_125mhz_p_IBUF_BUFG_inst/O
                         net (fo=2723, unplaced)      2.584     4.740    main/clk_125mhz_p_IBUF_BUFG
                         FDSE                                         r  main/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.115     4.855 r  main/FSM_sequential_state_reg[0]/Q
                         net (fo=248, unplaced)       0.343     5.198    main/graph/out[0]
                         LUT5 (Prop_LUT5_I2_O)        0.115     5.313 r  main/graph/ram_data_b[12]_i_622/O
                         net (fo=123, unplaced)       0.324     5.637    main/graph/ram_data_b[12]_i_622_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.040     5.677 r  main/graph/ram_data_b[12]_i_630/O
                         net (fo=59, unplaced)        0.307     5.984    main/graph/ram_data_b[12]_i_630_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.093     6.077 r  main/graph/ram_data_b[10]_i_385/O
                         net (fo=29, unplaced)        0.291     6.368    main/graph/ram_data_b[10]_i_385_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.040     6.408 r  main/graph/ram_data_b[8]_i_914/O
                         net (fo=1, unplaced)         0.000     6.408    main/graph/ram_data_b[8]_i_914_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.067     6.475 r  main/graph/ram_data_b_reg[8]_i_576/O
                         net (fo=1, unplaced)         0.271     6.746    main/graph/ram_data_b_reg[8]_i_576_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.093     6.839 r  main/graph/ram_data_b[8]_i_243/O
                         net (fo=1, unplaced)         0.253     7.092    main/graph/ram_data_b[8]_i_243_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.041     7.133 r  main/graph/ram_data_b[8]_i_80/O
                         net (fo=1, unplaced)         0.000     7.133    main/graph/ram_data_b[8]_i_80_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     7.200 r  main/graph/ram_data_b_reg[8]_i_31/O
                         net (fo=1, unplaced)         0.271     7.471    main/graph/ram_data_b_reg[8]_i_31_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.093     7.564 r  main/graph/ram_data_b[8]_i_11/O
                         net (fo=1, unplaced)         0.234     7.798    main/graph/ram_data_b[8]_i_11_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     7.838 r  main/graph/ram_data_b[8]_i_3/O
                         net (fo=1, unplaced)         0.000     7.838    main/graph/ram_data_b[8]_i_3_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.067     7.905 r  main/graph/ram_data_b_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.040     7.945    main/gmem/data_mem/first_pos_lookup_addr_reg[0][8]
                         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    BC9                                               0.000     8.000 r  clk_125mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz_p_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      1.131     9.131 r  clk_125mhz_p_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050     9.181    clk_125mhz_p_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.181 r  clk_125mhz_p_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.585     9.766    clk_125mhz_p_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.075     9.841 r  clk_125mhz_p_IBUF_BUFG_inst/O
                         net (fo=2723, unplaced)      2.439    12.280    main/gmem/data_mem/clk_125mhz_p_IBUF_BUFG
                         FDRE                                         r  main/gmem/data_mem/ram_data_b_reg[8]/C
                         clock pessimism              0.315    12.595    
                         clock uncertainty           -0.035    12.559    
                         FDRE (Setup_FDRE_C_D)        0.058    12.617    main/gmem/data_mem/ram_data_b_reg[8]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  4.673    




