Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar  3 13:25:41 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputFF/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[7]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/CLK_DIV2/ff0/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/Q_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/MASK_HSCK/ff0/Q_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/MASK_HSCK/ff1/Q_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[0]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[2]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[3]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[4]/Q (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/r_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff1/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff2/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff3/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff4/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff5/Q_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff6/Q_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff7/Q_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/TxFIFO/inst/mem_reg/DOPBDOP[0] (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 470 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.038        0.000                      0                30623        0.018        0.000                      0                30623        3.750        0.000                       0                 10657  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.038        0.000                      0                30522        0.018        0.000                      0                30522        3.750        0.000                       0                 10657  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.060        0.000                      0                  101        0.482        0.000                      0                  101  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.935ns  (logic 1.042ns (35.497%)  route 1.893ns (64.503%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 9.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.305     8.599    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.723 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         1.027     9.749    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X29Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDCE (Prop_fdce_C_Q)         0.456    10.205 r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=13, routed)          0.534    10.739    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/m00_axis_tready
    SLICE_X27Y80         LUT3 (Prop_lut3_I2_O)        0.124    10.863 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[10]_i_3/O
                         net (fo=13, routed)          0.662    11.525    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10]_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.124    11.649 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[2]_i_1/O
                         net (fo=2, routed)           0.697    12.347    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10][2]
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.124    12.471 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           0.000    12.471    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[2]_i_3_n_0
    SLICE_X34Y81         MUXF7 (Prop_muxf7_I1_O)      0.214    12.685 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.685    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X34Y81         FDRE                                         r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.470    12.649    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y81         FDRE                                         r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.115    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)        0.113    12.723    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.770ns  (logic 1.040ns (37.547%)  route 1.730ns (62.453%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 9.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.305     8.599    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.723 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         1.027     9.749    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X29Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDCE (Prop_fdce_C_Q)         0.456    10.205 r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=13, routed)          0.534    10.739    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/m00_axis_tready
    SLICE_X27Y80         LUT3 (Prop_lut3_I2_O)        0.124    10.863 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[10]_i_3/O
                         net (fo=13, routed)          0.617    11.480    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10]_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.604 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_reg[3]_i_1/O
                         net (fo=3, routed)           0.580    12.183    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/D[2]
    SLICE_X33Y82         LUT5 (Prop_lut5_I4_O)        0.124    12.307 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.000    12.307    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[3]_i_2_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    12.519 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.519    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X33Y82         FDRE                                         r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.471    12.650    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.115    12.765    
                         clock uncertainty           -0.154    12.611    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.064    12.675    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.807ns  (logic 1.042ns (37.116%)  route 1.765ns (62.884%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 9.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.305     8.599    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.723 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         1.027     9.749    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X29Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDCE (Prop_fdce_C_Q)         0.456    10.205 r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=13, routed)          0.534    10.739    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/m00_axis_tready
    SLICE_X27Y80         LUT3 (Prop_lut3_I2_O)        0.124    10.863 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[10]_i_3/O
                         net (fo=13, routed)          0.682    11.545    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10]_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.669 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[1]_i_1/O
                         net (fo=2, routed)           0.549    12.219    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10][1]
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124    12.343 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.000    12.343    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[1]_i_3_n_0
    SLICE_X34Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    12.557 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.557    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X34Y82         FDRE                                         r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.472    12.651    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y82         FDRE                                         r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.115    12.766    
                         clock uncertainty           -0.154    12.612    
    SLICE_X34Y82         FDRE (Setup_fdre_C_D)        0.113    12.725    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/rd_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.553ns  (logic 0.704ns (27.574%)  route 1.849ns (72.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 9.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.305     8.599    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.723 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         1.027     9.749    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X29Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDCE (Prop_fdce_C_Q)         0.456    10.205 r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=13, routed)          0.534    10.739    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/m00_axis_tready
    SLICE_X27Y80         LUT3 (Prop_lut3_I2_O)        0.124    10.863 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[10]_i_3/O
                         net (fo=13, routed)          0.617    11.480    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10]_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.604 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_reg[3]_i_1/O
                         net (fo=3, routed)           0.699    12.303    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_11
    SLICE_X32Y80         FDRE                                         r  design_1_i/TxFIFO/inst/rd_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.468    12.647    design_1_i/TxFIFO/inst/m00_axis_aclk
    SLICE_X32Y80         FDRE                                         r  design_1_i/TxFIFO/inst/rd_addr_reg_reg[3]/C
                         clock pessimism              0.115    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X32Y80         FDRE (Setup_fdre_C_D)       -0.043    12.565    design_1_i/TxFIFO/inst/rd_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -12.303    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/rd_ptr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.441ns  (logic 0.704ns (28.839%)  route 1.737ns (71.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 9.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.305     8.599    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.723 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         1.027     9.749    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X29Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDCE (Prop_fdce_C_Q)         0.456    10.205 r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=13, routed)          0.534    10.739    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/m00_axis_tready
    SLICE_X27Y80         LUT3 (Prop_lut3_I2_O)        0.124    10.863 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[10]_i_3/O
                         net (fo=13, routed)          0.617    11.480    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10]_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.604 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_reg[3]_i_1/O
                         net (fo=3, routed)           0.587    12.191    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_11
    SLICE_X33Y81         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.469    12.648    design_1_i/TxFIFO/inst/m00_axis_aclk
    SLICE_X33Y81         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_reg_reg[3]/C
                         clock pessimism              0.115    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)       -0.081    12.528    design_1_i/TxFIFO/inst/rd_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.633ns  (logic 1.042ns (39.581%)  route 1.591ns (60.419%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 9.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.305     8.599    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.723 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         1.027     9.749    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X29Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDCE (Prop_fdce_C_Q)         0.456    10.205 r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=13, routed)          0.534    10.739    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/m00_axis_tready
    SLICE_X27Y80         LUT3 (Prop_lut3_I2_O)        0.124    10.863 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[10]_i_3/O
                         net (fo=13, routed)          0.502    11.365    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10]_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.489 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[4]_i_1/O
                         net (fo=2, routed)           0.555    12.044    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10][4]
    SLICE_X32Y82         LUT5 (Prop_lut5_I4_O)        0.124    12.168 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.000    12.168    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[4]_i_3_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    12.382 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.382    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X32Y82         FDRE                                         r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.471    12.650    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y82         FDRE                                         r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.115    12.765    
                         clock uncertainty           -0.154    12.611    
    SLICE_X32Y82         FDRE (Setup_fdre_C_D)        0.113    12.724    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.599ns  (logic 1.045ns (40.214%)  route 1.554ns (59.786%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 9.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.305     8.599    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.723 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         1.027     9.749    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X29Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDCE (Prop_fdce_C_Q)         0.456    10.205 r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=13, routed)          0.534    10.739    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/m00_axis_tready
    SLICE_X27Y80         LUT3 (Prop_lut3_I2_O)        0.124    10.863 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[10]_i_3/O
                         net (fo=13, routed)          0.515    11.378    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10]_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.502 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[6]_i_1/O
                         net (fo=2, routed)           0.505    12.007    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10][6]
    SLICE_X28Y81         LUT5 (Prop_lut5_I4_O)        0.124    12.131 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           0.000    12.131    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[6]_i_3_n_0
    SLICE_X28Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    12.348 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.348    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X28Y81         FDRE                                         r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.515    12.694    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y81         FDRE                                         r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.115    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X28Y81         FDRE (Setup_fdre_C_D)        0.064    12.719    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.573ns  (logic 1.045ns (40.608%)  route 1.528ns (59.392%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 9.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.305     8.599    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.723 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         1.027     9.749    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X29Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDCE (Prop_fdce_C_Q)         0.456    10.205 r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=13, routed)          0.534    10.739    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/m00_axis_tready
    SLICE_X27Y80         LUT3 (Prop_lut3_I2_O)        0.124    10.863 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[10]_i_3/O
                         net (fo=13, routed)          0.501    11.364    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10]_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.488 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[5]_i_1/O
                         net (fo=2, routed)           0.494    11.982    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10][5]
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124    12.106 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[5]_i_3/O
                         net (fo=1, routed)           0.000    12.106    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata[5]_i_3_n_0
    SLICE_X31Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    12.323 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.323    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X31Y81         FDRE                                         r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.515    12.694    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y81         FDRE                                         r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.115    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X31Y81         FDRE (Setup_fdre_C_D)        0.064    12.719    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -12.323    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.403ns  (logic 0.704ns (29.296%)  route 1.699ns (70.704%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 9.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.305     8.599    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.723 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         1.027     9.749    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X29Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDCE (Prop_fdce_C_Q)         0.456    10.205 r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=13, routed)          0.534    10.739    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/m00_axis_tready
    SLICE_X27Y80         LUT3 (Prop_lut3_I2_O)        0.124    10.863 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[10]_i_3/O
                         net (fo=13, routed)          0.682    11.545    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10]_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.669 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[1]_i_1/O
                         net (fo=2, routed)           0.483    12.153    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_24
    SLICE_X31Y82         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.517    12.696    design_1_i/TxFIFO/inst/m00_axis_aclk
    SLICE_X31Y82         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[1]/C
                         clock pessimism              0.115    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X31Y82         FDRE (Setup_fdre_C_D)       -0.067    12.590    design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.704ns (29.814%)  route 1.657ns (70.186%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 9.749 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.305     8.599    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.124     8.723 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         1.027     9.749    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X29Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y78         FDCE (Prop_fdce_C_Q)         0.456    10.205 r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg[7]/Q
                         net (fo=13, routed)          0.534    10.739    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/m00_axis_tready
    SLICE_X27Y80         LUT3 (Prop_lut3_I2_O)        0.124    10.863 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[10]_i_3/O
                         net (fo=13, routed)          0.512    11.375    design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg_reg[10]_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.499 r  design_1_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rd_ptr_gray_reg[10]_i_1/O
                         net (fo=2, routed)           0.612    12.111    design_1_i/TxFIFO/inst/dbg_word1_int[10]
    SLICE_X27Y81         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.511    12.690    design_1_i/TxFIFO/inst/m00_axis_aclk
    SLICE_X27Y81         FDRE                                         r  design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[10]/C
                         clock pessimism              0.115    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X27Y81         FDRE (Setup_fdre_C_D)       -0.071    12.580    design_1_i/TxFIFO/inst/rd_ptr_gray_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                  0.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.787%)  route 0.213ns (60.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.556     0.892    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X49Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[51]/Q
                         net (fo=1, routed)           0.213     1.246    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/reg1[51]
    SLICE_X51Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.826     1.192    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X51Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[51]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.066     1.228    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.067%)  route 0.211ns (59.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.550     0.886    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y30         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[27]/Q
                         net (fo=2, routed)           0.211     1.237    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[27]
    SLICE_X49Y29         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.818     1.184    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y29         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[27]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.066     1.215    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.587%)  route 0.208ns (58.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.553     0.889    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X50Y50         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_new_reg[54]/Q
                         net (fo=1, routed)           0.208     1.244    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_MM2S.queue_dout_new_reg[57][22]
    SLICE_X50Y46         SRL16E                                       r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.825     1.191    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_sg_aclk
    SLICE_X50Y46         SRL16E                                       r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X50Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.216    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.536%)  route 0.205ns (52.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.550     0.886    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/m_axi_sg_aclk
    SLICE_X52Y60         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[15]/Q
                         net (fo=2, routed)           0.205     1.232    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/S00_AXI_arcache[3][17]
    SLICE_X49Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.277 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1076]_i_1/O
                         net (fo=1, routed)           0.000     1.277    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1076]_i_1_n_0
    SLICE_X49Y60         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.822     1.188    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X49Y60         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.092     1.245    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1076]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1074]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.262%)  route 0.220ns (59.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.552     0.888    design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/aclk
    SLICE_X50Y32         FDRE                                         r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1074]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1074]/Q
                         net (fo=1, routed)           0.220     1.255    design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA1
    SLICE_X46Y32         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.821     1.187    design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X46Y32         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X46Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.219    design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.558     0.894    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y32         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/Q
                         net (fo=1, routed)           0.056     1.090    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIA0
    SLICE_X34Y32         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.822     1.188    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X34Y32         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.281     0.907    
    SLICE_X34Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.054    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.580     0.916    design_1_i/axi_smc/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X83Y29         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y29         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/axi_smc/inst/switchboards/b_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]/Q
                         net (fo=1, routed)           0.056     1.112    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIA0
    SLICE_X82Y29         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.847     1.213    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X82Y29         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.284     0.929    
    SLICE_X82Y29         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.076    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.555     0.891    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y58         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/Q
                         net (fo=1, routed)           0.056     1.087    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X36Y58         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.823     1.189    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X36Y58         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X36Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.051    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.562     0.897    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X35Y38         FDRE                                         r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.094    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X34Y38         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.828     1.194    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X34Y38         RAMD32                                       r  design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.284     0.910    
    SLICE_X34Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.058    design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.196%)  route 0.219ns (60.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.578     0.914    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X57Y51         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[17]/Q
                         net (fo=2, routed)           0.219     1.273    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/dmacr_i_reg[4][17]
    SLICE_X59Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.853     1.219    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X59Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[17]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.047     1.236    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13  design_1_i/RxFIFO/inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13  design_1_i/RxFIFO/inst/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16  design_1_i/RxFIFO/inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16  design_1_i/RxFIFO/inst/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15  design_1_i/TxFIFO/inst/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15  design_1_i/TxFIFO/inst/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y57  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y57  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y57  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y57  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y57  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y57  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y57  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y57  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y55  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y55  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.744ns (23.412%)  route 2.434ns (76.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.876ns = ( 8.876 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.698     2.992    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         1.690     5.101    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.325     5.426 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=125, routed)         0.744     6.170    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/slv_reg0_reg[31]
    SLICE_X37Y77         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.001     8.181    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.100     8.281 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.595     8.876    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X37Y77         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c/C
                         clock pessimism              0.115     8.991    
                         clock uncertainty           -0.154     8.837    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.607     8.230    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_0/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.744ns (23.412%)  route 2.434ns (76.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.876ns = ( 8.876 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.698     2.992    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         1.690     5.101    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.325     5.426 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=125, routed)         0.744     6.170    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/slv_reg0_reg[31]
    SLICE_X37Y77         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.001     8.181    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.100     8.281 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.595     8.876    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X37Y77         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_0/C
                         clock pessimism              0.115     8.991    
                         clock uncertainty           -0.154     8.837    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.607     8.230    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_0
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_1/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.744ns (23.412%)  route 2.434ns (76.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.876ns = ( 8.876 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.698     2.992    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         1.690     5.101    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.325     5.426 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=125, routed)         0.744     6.170    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/slv_reg0_reg[31]
    SLICE_X37Y77         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.001     8.181    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.100     8.281 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.595     8.876    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X37Y77         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_1/C
                         clock pessimism              0.115     8.991    
                         clock uncertainty           -0.154     8.837    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.607     8.230    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_1
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_2/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.744ns (23.412%)  route 2.434ns (76.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.876ns = ( 8.876 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.698     2.992    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         1.690     5.101    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.325     5.426 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=125, routed)         0.744     6.170    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/slv_reg0_reg[31]
    SLICE_X37Y77         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.001     8.181    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.100     8.281 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.595     8.876    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X37Y77         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_2/C
                         clock pessimism              0.115     8.991    
                         clock uncertainty           -0.154     8.837    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.607     8.230    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_2
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_3/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.744ns (23.412%)  route 2.434ns (76.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.876ns = ( 8.876 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.698     2.992    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         1.690     5.101    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.325     5.426 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=125, routed)         0.744     6.170    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/slv_reg0_reg[31]
    SLICE_X37Y77         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.001     8.181    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.100     8.281 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.595     8.876    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X37Y77         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_3/C
                         clock pessimism              0.115     8.991    
                         clock uncertainty           -0.154     8.837    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.607     8.230    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_3
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_4/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.744ns (23.412%)  route 2.434ns (76.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.876ns = ( 8.876 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.698     2.992    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         1.690     5.101    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.325     5.426 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=125, routed)         0.744     6.170    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/slv_reg0_reg[31]
    SLICE_X37Y77         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.001     8.181    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.100     8.281 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.595     8.876    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X37Y77         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_4/C
                         clock pessimism              0.115     8.991    
                         clock uncertainty           -0.154     8.837    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.607     8.230    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_4
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_5/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.744ns (23.412%)  route 2.434ns (76.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.876ns = ( 8.876 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.698     2.992    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         1.690     5.101    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.325     5.426 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=125, routed)         0.744     6.170    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/slv_reg0_reg[31]
    SLICE_X37Y77         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.001     8.181    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.100     8.281 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.595     8.876    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/debug_in_shift_int
    SLICE_X37Y77         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_5/C
                         clock pessimism              0.115     8.991    
                         clock uncertainty           -0.154     8.837    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.607     8.230    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputShiftRegister/out_reg_c_5
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.744ns (22.065%)  route 2.628ns (77.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 9.099 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.698     2.992    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         1.690     5.101    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.325     5.426 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=125, routed)         0.938     6.364    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X35Y76         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.001     8.181    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.100     8.281 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.819     9.099    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X35Y76         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]/C
                         clock pessimism              0.115     9.214    
                         clock uncertainty           -0.154     9.060    
    SLICE_X35Y76         FDCE (Recov_fdce_C_CLR)     -0.607     8.453    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.744ns (22.065%)  route 2.628ns (77.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 9.099 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.698     2.992    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         1.690     5.101    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.325     5.426 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=125, routed)         0.938     6.364    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X35Y76         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.001     8.181    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.100     8.281 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.819     9.099    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X35Y76         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]/C
                         clock pessimism              0.115     9.214    
                         clock uncertainty           -0.154     9.060    
    SLICE_X35Y76         FDCE (Recov_fdce_C_CLR)     -0.607     8.453    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.744ns (22.065%)  route 2.628ns (77.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 9.099 - 5.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.698     2.992    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y91         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=140, routed)         1.690     5.101    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.325     5.426 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=125, routed)         0.938     6.364    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/slv_reg0_reg[31]
    SLICE_X35Y76         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       2.001     8.181    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/s00_axi_aclk
    SLICE_X36Y78         LUT4 (Prop_lut4_I3_O)        0.100     8.281 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/FF1/r_reg[7]_i_2/O
                         net (fo=114, routed)         0.819     9.099    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/debug_in_shift_int
    SLICE_X35Y76         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[28]/C
                         clock pessimism              0.115     9.214    
                         clock uncertainty           -0.154     9.060    
    SLICE_X35Y76         FDCE (Recov_fdce_C_CLR)     -0.607     8.453    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/inputDelayLine/Reg7/data_out_reg[28]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                  2.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.186ns (13.440%)  route 1.198ns (86.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.388     1.414    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.045     1.459 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.810     2.269    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X45Y80         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.055     1.506 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.325     1.830    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X45Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[1]/C
                         clock pessimism             -0.030     1.800    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.014     1.786    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.186ns (13.440%)  route 1.198ns (86.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.388     1.414    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.045     1.459 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.810     2.269    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X45Y80         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.055     1.506 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.325     1.830    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X45Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[2]/C
                         clock pessimism             -0.030     1.800    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.014     1.786    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.186ns (13.440%)  route 1.198ns (86.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.388     1.414    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.045     1.459 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.810     2.269    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X45Y80         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.055     1.506 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.325     1.830    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X45Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[3]/C
                         clock pessimism             -0.030     1.800    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.014     1.786    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.186ns (13.440%)  route 1.198ns (86.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.388     1.414    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.045     1.459 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.810     2.269    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X45Y80         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.055     1.506 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.325     1.830    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X45Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[4]/C
                         clock pessimism             -0.030     1.800    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.014     1.786    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.186ns (13.440%)  route 1.198ns (86.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.388     1.414    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.045     1.459 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.810     2.269    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X45Y80         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.055     1.506 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.325     1.830    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X45Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[5]/C
                         clock pessimism             -0.030     1.800    
    SLICE_X45Y80         FDCE (Remov_fdce_C_CLR)     -0.014     1.786    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.186ns (13.398%)  route 1.202ns (86.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.388     1.414    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.045     1.459 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.814     2.273    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X44Y80         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.055     1.506 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.325     1.830    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X44Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[0]/C
                         clock pessimism             -0.030     1.800    
    SLICE_X44Y80         FDCE (Remov_fdce_C_CLR)     -0.014     1.786    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.186ns (13.398%)  route 1.202ns (86.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.388     1.414    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.045     1.459 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.814     2.273    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X44Y80         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.055     1.506 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.325     1.830    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X44Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[6]/C
                         clock pessimism             -0.030     1.800    
    SLICE_X44Y80         FDCE (Remov_fdce_C_CLR)     -0.014     1.786    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.186ns (13.398%)  route 1.202ns (86.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.549     0.885    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y81         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=2, routed)           0.388     1.414    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/data_word_0[16]
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.045     1.459 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg[7]_i_3__0/O
                         net (fo=48, routed)          0.814     2.273    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/slv_reg0_reg[16]
    SLICE_X44Y80         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.055     1.506 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.325     1.830    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/debug_out_shift_int
    SLICE_X44Y80         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[7]/C
                         clock pessimism             -0.030     1.800    
    SLICE_X44Y80         FDCE (Remov_fdce_C_CLR)     -0.014     1.786    design_1_i/BiDirChannels_0/inst/X1/DEBUGGER/CNTR4/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.249ns (18.819%)  route 1.074ns (81.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.547     0.883    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y79         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.148     1.031 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=68, routed)          0.605     1.635    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg_reg[4][2]
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.101     1.736 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=125, routed)         0.470     2.206    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/slv_reg0_reg[31]
    SLICE_X48Y78         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.055     1.506 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.316     1.822    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/debug_out_shift_int
    SLICE_X48Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[6]/C
                         clock pessimism             -0.030     1.792    
    SLICE_X48Y78         FDCE (Remov_fdce_C_CLR)     -0.076     1.716    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.249ns (18.819%)  route 1.074ns (81.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       0.547     0.883    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y79         FDRE                                         r  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.148     1.031 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=68, routed)          0.605     1.635    design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/r_reg_reg[4][2]
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.101     1.736 f  design_1_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=125, routed)         0.470     2.206    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/slv_reg0_reg[31]
    SLICE_X48Y78         FDCE                                         f  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10431, routed)       1.085     1.451    design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/s00_axi_aclk
    SLICE_X45Y78         LUT5 (Prop_lut5_I1_O)        0.055     1.506 r  design_1_i/BiDirChannels_0/inst/X1/CHANNELS/PULSE_CNTR/data_out[31]_i_1/O
                         net (fo=115, routed)         0.316     1.822    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/debug_out_shift_int
    SLICE_X48Y78         FDCE                                         r  design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[7]/C
                         clock pessimism             -0.030     1.792    
    SLICE_X48Y78         FDCE (Remov_fdce_C_CLR)     -0.076     1.716    design_1_i/BiDirChannels_0/inst/X1/BUFFERS/outputShiftRegister/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.490    





