#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 18 17:11:12 2025
# Process ID: 126588
# Current directory: D:/TJU/tju-digital-design/lab01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent125068 D:\TJU\tju-digital-design\lab01\ALU_32bits.xpr
# Log file: D:/TJU/tju-digital-design/lab01/vivado.log
# Journal file: D:/TJU/tju-digital-design/lab01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/TJU/tju-digital-design/lab01/ALU_32bits.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/StrongTools/Xilinx2018/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_32bits_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_32bits_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab01/ALU_32bits.srcs/sources_1/new/ALU_32bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab01/ALU_32bits.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab01/ALU_32bits.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab01/ALU_32bits.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab01/ALU_32bits.srcs/sources_1/new/rca.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab01/ALU_32bits.srcs/sources_1/new/seg_made.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_made
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TJU/tju-digital-design/lab01/ALU_32bits.srcs/sources_1/new/ALU_32bits_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32bits_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/StrongTools/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f25235a2e55d40088140fb0a9d15b4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_32bits_top_behav xil_defaultlib.ALU_32bits_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.rca_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.seg_made
Compiling module xil_defaultlib.ALU_32bits
Compiling module xil_defaultlib.ALU_32bits_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_32bits_top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim/xsim.dir/ALU_32bits_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 18 17:12:23 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 781.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_32bits_top_behav -key {Behavioral:sim_1:Functional:ALU_32bits_top} -tclbatch {ALU_32bits_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_32bits_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_32bits_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 811.910 ; gain = 30.398
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top ALU_32bits_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_32bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_32bits_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab01/ALU_32bits.srcs/sim_1/new/ALU_32bits_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32bits_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/StrongTools/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f25235a2e55d40088140fb0a9d15b4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_32bits_tb_behav xil_defaultlib.ALU_32bits_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.rca_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ALU_32bits_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_32bits_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim/xsim.dir/ALU_32bits_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 18 17:17:07 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_32bits_tb_behav -key {Behavioral:sim_1:Functional:ALU_32bits_tb} -tclbatch {ALU_32bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_32bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting ALU automated test...
[PASS] AND A=a5a5a5a5 B=5a5a5a5a op=0000 -> res=00000000 ZF=1 OF=0
[PASS] OR A=a5a5a5a5 B=5a5a5a5a op=0001 -> res=ffffffff ZF=0 OF=0
[PASS] XOR A=a5a5a5a5 B=5a5a5a5a op=0010 -> res=ffffffff ZF=0 OF=0
[PASS] NAND A=a5a5a5a5 B=5a5a5a5a op=0011 -> res=ffffffff ZF=0 OF=0
[PASS] NOT A A=ff00ff00 B=00000000 op=0100 -> res=00ff00ff ZF=0 OF=0
[PASS] SLL by 4 A=000000ff B=00000004 op=0101 -> res=00000ff0 ZF=0 OF=0
[PASS] SRL by 4 A=000000ff B=00000004 op=0110 -> res=0000000f ZF=0 OF=0
[PASS] SRA negative by 1 A=80000000 B=00000001 op=0111 -> res=c0000000 ZF=0 OF=0
[PASS] MULU small A=00000002 B=00000003 op=1000 -> res=00000006 ZF=0 OF=0
[PASS] MUL signed (-1 * -1) A=ffffffff B=ffffffff op=1001 -> res=00000001 ZF=0 OF=0
[PASS] ADD normal signed A=00000064 B=00000017 op=1010 -> res=0000007b ZF=0 OF=0
[PASS] ADD signed overflow A=7fffffff B=00000001 op=1010 -> res=80000000 ZF=0 OF=1
[PASS] ADDU unsigned wrap (OF=0) A=ffffffff B=00000001 op=1011 -> res=00000000 ZF=1 OF=0
[PASS] SUB normal signed A=00000032 B=00000014 op=1100 -> res=0000001e ZF=0 OF=0
[PASS] SUB signed overflow (-2^31 - 1) A=80000000 B=00000001 op=1100 -> res=7fffffff ZF=0 OF=1
[PASS] SUBU unsigned (wrap) A=00000000 B=00000001 op=1101 -> res=ffffffff ZF=0 OF=0
[PASS] SLT (-1 < 1) A=ffffffff B=00000001 op=1110 -> res=00000001 ZF=0 OF=0
[PASS] SLTU (0 < 1) A=00000000 B=00000001 op=1111 -> res=00000001 ZF=0 OF=0
[PASS] SUBU result zero check A=12345678 B=12345678 op=1101 -> res=00000000 ZF=1 OF=0
ALU test finished: 19/19 passed
$finish called at time : 19 ns : File "D:/TJU/tju-digital-design/lab01/ALU_32bits.srcs/sim_1/new/ALU_32bits_tb.sv" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_32bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 821.992 ; gain = 5.508
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_32bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_32bits_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/StrongTools/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f25235a2e55d40088140fb0a9d15b4ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_32bits_tb_behav xil_defaultlib.ALU_32bits_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/TJU/tju-digital-design/lab01/ALU_32bits.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_32bits_tb_behav -key {Behavioral:sim_1:Functional:ALU_32bits_tb} -tclbatch {ALU_32bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_32bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting ALU automated test...
[PASS] AND A=a5a5a5a5 B=5a5a5a5a op=0000 -> res=00000000 ZF=1 OF=0
[PASS] OR A=a5a5a5a5 B=5a5a5a5a op=0001 -> res=ffffffff ZF=0 OF=0
[PASS] XOR A=a5a5a5a5 B=5a5a5a5a op=0010 -> res=ffffffff ZF=0 OF=0
[PASS] NAND A=a5a5a5a5 B=5a5a5a5a op=0011 -> res=ffffffff ZF=0 OF=0
[PASS] NOT A A=ff00ff00 B=00000000 op=0100 -> res=00ff00ff ZF=0 OF=0
[PASS] SLL by 4 A=000000ff B=00000004 op=0101 -> res=00000ff0 ZF=0 OF=0
[PASS] SRL by 4 A=000000ff B=00000004 op=0110 -> res=0000000f ZF=0 OF=0
[PASS] SRA negative by 1 A=80000000 B=00000001 op=0111 -> res=c0000000 ZF=0 OF=0
[PASS] MULU small A=00000002 B=00000003 op=1000 -> res=00000006 ZF=0 OF=0
[PASS] MUL signed (-1 * -1) A=ffffffff B=ffffffff op=1001 -> res=00000001 ZF=0 OF=0
[PASS] ADD normal signed A=00000064 B=00000017 op=1010 -> res=0000007b ZF=0 OF=0
[PASS] ADD signed overflow A=7fffffff B=00000001 op=1010 -> res=80000000 ZF=0 OF=1
[PASS] ADDU unsigned wrap (OF=0) A=ffffffff B=00000001 op=1011 -> res=00000000 ZF=1 OF=0
[PASS] SUB normal signed A=00000032 B=00000014 op=1100 -> res=0000001e ZF=0 OF=0
[PASS] SUB signed overflow (-2^31 - 1) A=80000000 B=00000001 op=1100 -> res=7fffffff ZF=0 OF=1
[PASS] SUBU unsigned (wrap) A=00000000 B=00000001 op=1101 -> res=ffffffff ZF=0 OF=0
[PASS] SLT (-1 < 1) A=ffffffff B=00000001 op=1110 -> res=00000001 ZF=0 OF=0
[PASS] SLTU (0 < 1) A=00000000 B=00000001 op=1111 -> res=00000001 ZF=0 OF=0
[PASS] SUBU result zero check A=12345678 B=12345678 op=1101 -> res=00000000 ZF=1 OF=0
ALU test finished: 19/19 passed
$finish called at time : 19 ns : File "D:/TJU/tju-digital-design/lab01/ALU_32bits.srcs/sim_1/new/ALU_32bits_tb.sv" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_32bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 827.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 18 18:35:27 2025...
