$date
	Sun Oct 23 05:30:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#561877
b11 !
1"
#561878
b11 &
b11 %
1$
#561879
0"
#561882
b1010 &
b1010 %
#561886
b101 &
b101 %
#561890
b10000 &
b10000 %
#561894
b1000 &
b1000 %
#561898
b100 &
b100 %
#561902
b10 &
b10 %
#561906
b1 &
b1 %
1#
#561910
b0 &
0#
b0 %
0$
#1509032
b10100 !
1"
#1509034
b10100 &
b10100 %
1$
#1509035
0"
#1509038
b1010 &
b1010 %
#1509042
b101 &
b101 %
#1509046
b10000 &
b10000 %
#1509050
b1000 &
b1000 %
#1509054
b100 &
b100 %
#1509058
b10 &
b10 %
#1509062
b1 &
1#
b1 %
#1509066
b0 &
b0 %
0#
0$
#2513923
b10110 !
1"
#2513926
b10110 &
b10110 %
1$
#2513927
0"
#2513930
b1011 &
b1011 %
#2513934
b100010 &
b100010 %
#2513938
b10001 &
b10001 %
#2513942
b110100 &
b110100 %
#2513946
b11010 &
b11010 %
#2513950
b1101 &
b1101 %
#2513954
b101000 &
b101000 %
#2513958
b10100 &
b10100 %
#2513962
b1010 &
b1010 %
#2513966
b101 &
b101 %
#2513970
b10000 &
b10000 %
#2513974
b1000 &
b1000 %
#2513978
b100 &
b100 %
#2513982
b10 &
b10 %
#2513986
b1 &
b1 %
1#
#2513990
b0 &
0#
b0 %
0$
#4500012
