//Verilog HDL for "KISTA_SOI_STDLIB", "TIEHI" "functional"


module TIEHI ( );

endmodule
