Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: ramintfc_jtag.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ramintfc_jtag.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ramintfc_jtag"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : ramintfc_jtag
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\Common.vhd" into library work
Parsing package <CommonPckg>.
Parsing package body <CommonPckg>.
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\UserInstrJtag.vhd" into library work
Parsing package <UserInstrJtagPckg>.
Parsing entity <UserinstrJtag>.
Parsing architecture <arch> of entity <userinstrjtag>.
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" into library work
Parsing package <SdramCntlPckg>.
Parsing entity <SdramCntl>.
Parsing architecture <arch> of entity <sdramcntl>.
Parsing entity <DualPort>.
Parsing architecture <arch> of entity <dualport>.
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\ClkGen.vhd" into library work
Parsing package <ClkGenPckg>.
Parsing entity <ClkGen>.
Parsing architecture <arch> of entity <clkgen>.
Parsing entity <ClkToLogic>.
Parsing architecture <arch> of entity <clktologic>.
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\LX25\ramintfc_jtag\ramintfc_jtag.vhd" into library work
Parsing entity <ramintfc_jtag>.
Parsing architecture <arch> of entity <ramintfc_jtag>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ramintfc_jtag> (architecture <arch>) with generics from library <work>.

Elaborating entity <ClkGen> (architecture <arch>) with generics from library <work>.

Elaborating entity <ClkToLogic> (architecture <arch>) from library <work>.

Elaborating entity <UserinstrJtag> (architecture <arch>) with generics from library <work>.

Elaborating entity <SdramCntl> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 368: ba_x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 392: rdinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 425: bank_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 568: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 582: ba_x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 584: doactivate_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 586: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 590: bankindex_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 596: rdinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 611: ba_x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 613: doactivate_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 615: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 619: bankindex_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 623: rdinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 639: doselfrfsh_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 641: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 663: row_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 664: bank_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 665: row_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 666: bankindex_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 686: doselfrfsh_s should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 703. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\LX25\ramintfc_jtag\ramintfc_jtag.vhd" Line 81: Net <bscanUpdate_s> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ramintfc_jtag>.
    Related source file is "c:/xesscorp/products/xula/fpga/lx25/ramintfc_jtag/ramintfc_jtag.vhd".
        BASE_FREQ_G = 12.0
        CLK_MUL_G = 25
        CLK_DIV_G = 3
        PIPE_EN_G = true
        DATA_WIDTH_G = 16
        HADDR_WIDTH_G = 24
        SADDR_WIDTH_G = 13
        NROWS_G = 8192
        NCOLS_G = 512
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/lx25/ramintfc_jtag/ramintfc_jtag.vhd" line 135: Output port <s> of the instance <u3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/lx25/ramintfc_jtag/ramintfc_jtag.vhd" line 135: Output port <rd_continue> of the instance <u3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/lx25/ramintfc_jtag/ramintfc_jtag.vhd" line 135: Output port <erase> of the instance <u3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/lx25/ramintfc_jtag/ramintfc_jtag.vhd" line 135: Output port <blk_pgm> of the instance <u3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/lx25/ramintfc_jtag/ramintfc_jtag.vhd" line 135: Output port <run_test> of the instance <u3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/lx25/ramintfc_jtag/ramintfc_jtag.vhd" line 163: Output port <status_o> of the instance <u4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/lx25/ramintfc_jtag/ramintfc_jtag.vhd" line 163: Output port <opBegun_o> of the instance <u4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/lx25/ramintfc_jtag/ramintfc_jtag.vhd" line 163: Output port <rdPending_o> of the instance <u4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/lx25/ramintfc_jtag/ramintfc_jtag.vhd" line 163: Output port <rdDone_o> of the instance <u4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <bscanUpdate_s> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <rst_cntr>.
    Found 1-bit register for signal <sdramReset_s>.
    Found 4-bit adder for signal <rst_cntr[3]_GND_11_o_add_1_OUT> created at line 115.
    Found 4-bit comparator greater for signal <rst_cntr[3]_PWR_11_o_LessThan_1_o> created at line 113
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ramintfc_jtag> synthesized.

Synthesizing Unit <ClkGen>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/clkgen.vhd".
        BASE_FREQ_G = 12.0
        CLK_MUL_G = 25
        CLK_DIV_G = 3
    Summary:
	no macro.
Unit <ClkGen> synthesized.

Synthesizing Unit <ClkToLogic>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/clkgen.vhd".
    Summary:
	no macro.
Unit <ClkToLogic> synthesized.

Synthesizing Unit <UserinstrJtag>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/userinstrjtag.vhd".
        FPGA_TYPE_G = 3
        ENABLE_RAM_INTFC_G = true
        ENABLE_FLASH_INTFC_G = false
        ENABLE_TEST_INTFC_G = false
        DATA_WIDTH_G = 16
        ADDR_WIDTH_G = 24
        BLOCK_ADDR_WIDTH_G = 11
WARNING:Xst:647 - Input <test_progress<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bscan_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <test_failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <jrd>.
    Found 1-bit register for signal <jrd_continue>.
    Found 1-bit register for signal <jwr>.
    Found 8-bit register for signal <instr>.
    Found 4-bit register for signal <drck_sreg>.
    Found 1-bit register for signal <drck_pulse>.
    Found 16-bit register for signal <jrd_word>.
    Found 6-bit register for signal <bit_cntr>.
    Found 32-bit register for signal <tdo>.
    Found 7-bit register for signal <s>.
    Found 24-bit register for signal <jaddr>.
    Found 24-bit register for signal <rw_cntr>.
    Found 16-bit register for signal <buff>.
    Found 16-bit register for signal <wr_word>.
    Found 1-bit register for signal <rd_continue>.
    Found 3-bit register for signal <rd_dly>.
    Found 1-bit register for signal <rd>.
    Found 16-bit register for signal <rd_word>.
    Found 3-bit register for signal <wr_dly>.
    Found 1-bit register for signal <wr>.
    Found 3-bit register for signal <erase_dly>.
    Found 1-bit register for signal <erase>.
    Found 3-bit register for signal <blk_pgm_dly>.
    Found 1-bit register for signal <blk_pgm>.
    Found 6-bit adder for signal <bit_cntr[5]_GND_23_o_add_2_OUT> created at line 318.
    Found 24-bit adder for signal <jaddr[23]_GND_23_o_add_9_OUT> created at line 370.
    Found 3-bit adder for signal <rd_dly[2]_GND_23_o_add_133_OUT> created at line 597.
    Found 3-bit adder for signal <wr_dly[2]_GND_23_o_add_149_OUT> created at line 623.
    Found 3-bit adder for signal <erase_dly[2]_GND_23_o_add_161_OUT> created at line 646.
    Found 3-bit adder for signal <blk_pgm_dly[2]_GND_23_o_add_173_OUT> created at line 669.
    Found 24-bit subtractor for signal <GND_23_o_GND_23_o_sub_7_OUT<23:0>> created at line 362.
    Found 24-bit subtractor for signal <GND_23_o_GND_23_o_sub_11_OUT<23:0>> created at line 376.
    Found 3-bit 3-to-1 multiplexer for signal <_n0543> created at line 581.
    Found 3-bit 3-to-1 multiplexer for signal <_n0549> created at line 609.
    Found 3-bit 3-to-1 multiplexer for signal <_n0553> created at line 635.
    Found 3-bit 3-to-1 multiplexer for signal <_n0557> created at line 658.
    Found 6-bit comparator greater for signal <bit_cntr[5]_GND_23_o_LessThan_43_o> created at line 354
    Found 6-bit comparator greater for signal <bit_cntr[5]_PWR_16_o_LessThan_44_o> created at line 357
    Found 6-bit comparator greater for signal <bit_cntr[5]_PWR_16_o_LessThan_47_o> created at line 365
    Found 3-bit comparator greater for signal <n0235> created at line 580
    Found 3-bit comparator greater for signal <n0256> created at line 608
    Found 3-bit comparator greater for signal <n0273> created at line 634
    Found 3-bit comparator greater for signal <n0290> created at line 657
    WARNING:Xst:2404 -  FFs/Latches <jerase<0:0>> (without init value) have a constant value of 0 in block <UserinstrJtag>.
    WARNING:Xst:2404 -  FFs/Latches <jblk_pgm<0:0>> (without init value) have a constant value of 0 in block <UserinstrJtag>.
    WARNING:Xst:2404 -  FFs/Latches <run_test<0:0>> (without init value) have a constant value of 0 in block <UserinstrJtag>.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 190 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred 153 Multiplexer(s).
Unit <UserinstrJtag> synthesized.

Synthesizing Unit <SdramCntl>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/sdramcntl.vhd".
        FREQ_G = 100.0
        IN_PHASE_G = true
        PIPE_EN_G = true
        MAX_NOP_G = 10000
        ENABLE_REFRESH_G = true
        MULTIPLE_ACTIVE_ROWS_G = false
        DATA_WIDTH_G = 16
        NROWS_G = 8192
        NCOLS_G = 512
        HADDR_WIDTH_G = 24
        SADDR_WIDTH_G = 13
        T_INIT_G = 200000.0
        T_RAS_G = 45.0
        T_RCD_G = 20.0
        T_REF_G = 64000000.0
        T_RFC_G = 65.0
        T_RP_G = 20.0
        T_XSR_G = 75.0
    Register <wrPipeline_r<0>> equivalent to <sDataDir_r> has been removed
    Found 14-bit register for signal <rfshCntr_r>.
    Found 14-bit register for signal <nopCntr_r>.
    Found 15-bit register for signal <timer_r>.
    Found 3-bit register for signal <rasTimer_r>.
    Found 3-bit register for signal <state_r>.
    Found 2-bit register for signal <wrTimer_r>.
    Found 2-bit register for signal <ba_r>.
    Found 5-bit register for signal <rdPipeline_r>.
    Found 6-bit register for signal <cmd_r>.
    Found 13-bit register for signal <sAddr_r>.
    Found 16-bit register for signal <sData_r>.
    Found 16-bit register for signal <sdramData_r>.
    Found 10-bit register for signal <refTimer_r>.
    Found 1-bit register for signal <activeFlag_r>.
    Found 1-bit register for signal <opBegun_r>.
    Found 1-bit register for signal <cke_r>.
    Found 1-bit register for signal <sDataDir_r>.
    Found 2-bit register for signal <activeBank_r>.
    Found 13-bit register for signal <activeRow_r<0>>.
    Found finite state machine <FSM_0> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 27                                             |
    | Inputs             | 10                                             |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | initwait                                       |
    | Power Up State     | initwait                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <nopCntr_r[13]_GND_26_o_add_11_OUT> created at line 442.
    Found 14-bit adder for signal <rfshCntr_r[13]_GND_26_o_add_22_OUT> created at line 488.
    Found 3-bit subtractor for signal <GND_26_o_GND_26_o_sub_16_OUT<2:0>> created at line 458.
    Found 2-bit subtractor for signal <GND_26_o_GND_26_o_sub_19_OUT<1:0>> created at line 471.
    Found 10-bit subtractor for signal <GND_26_o_GND_26_o_sub_22_OUT<9:0>> created at line 482.
    Found 15-bit subtractor for signal <GND_26_o_GND_26_o_sub_27_OUT<14:0>> created at line 497.
    Found 14-bit subtractor for signal <GND_26_o_GND_26_o_sub_81_OUT<13:0>> created at line 678.
    Found 13-bit 7-to-1 multiplexer for signal <state_r[2]_col_s[11]_wide_mux_90_OUT> created at line 506.
    Found 1-bit tristate buffer for signal <sdData_io<15>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<14>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<13>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<12>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<11>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<10>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<9>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<8>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<7>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<6>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<5>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<4>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<3>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<2>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<1>> created at line 326
    Found 1-bit tristate buffer for signal <sdData_io<0>> created at line 326
    Found 2-bit comparator not equal for signal <n0026> created at line 425
    Found 13-bit comparator not equal for signal <n0028> created at line 425
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  62 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <SdramCntl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 10-bit subtractor                                     : 1
 14-bit adder                                          : 2
 14-bit subtractor                                     : 1
 15-bit subtractor                                     : 1
 2-bit subtractor                                      : 1
 24-bit adder                                          : 1
 24-bit subtractor                                     : 2
 3-bit adder                                           : 4
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 44
 1-bit register                                        : 14
 10-bit register                                       : 1
 13-bit register                                       : 2
 14-bit register                                       : 2
 15-bit register                                       : 1
 16-bit register                                       : 6
 2-bit register                                        : 3
 24-bit register                                       : 2
 3-bit register                                        : 5
 32-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 6-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 10
 13-bit comparator not equal                           : 1
 2-bit comparator not equal                            : 1
 3-bit comparator greater                              : 4
 4-bit comparator greater                              : 1
 6-bit comparator greater                              : 3
# Multiplexers                                         : 215
 1-bit 2-to-1 multiplexer                              : 121
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 13-bit 7-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 10
 15-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 7
 24-bit 2-to-1 multiplexer                             : 10
 3-bit 2-to-1 multiplexer                              : 14
 3-bit 3-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 14
 8-bit 2-to-1 multiplexer                              : 13
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <buff_0> of sequential type is unconnected in block <u3>.

Synthesizing (advanced) Unit <SdramCntl>.
The following registers are absorbed into counter <timer_r>: 1 register on signal <timer_r>.
The following registers are absorbed into counter <nopCntr_r>: 1 register on signal <nopCntr_r>.
Unit <SdramCntl> synthesized (advanced).

Synthesizing (advanced) Unit <UserinstrJtag>.
The following registers are absorbed into counter <rw_cntr>: 1 register on signal <rw_cntr>.
Unit <UserinstrJtag> synthesized (advanced).

Synthesizing (advanced) Unit <ramintfc_jtag>.
The following registers are absorbed into counter <rst_cntr>: 1 register on signal <rst_cntr>.
Unit <ramintfc_jtag> synthesized (advanced).
WARNING:Xst:2677 - Node <buff_0> of sequential type is unconnected in block <UserinstrJtag>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 10-bit subtractor                                     : 1
 14-bit adder                                          : 1
 14-bit subtractor                                     : 1
 2-bit subtractor                                      : 1
 24-bit adder                                          : 1
 24-bit subtractor                                     : 1
 3-bit adder                                           : 4
 3-bit subtractor                                      : 1
 6-bit adder                                           : 1
# Counters                                             : 4
 14-bit up counter                                     : 1
 15-bit down counter                                   : 1
 24-bit down counter                                   : 1
 4-bit up counter                                      : 1
# Registers                                            : 272
 Flip-Flops                                            : 272
# Comparators                                          : 10
 13-bit comparator not equal                           : 1
 2-bit comparator not equal                            : 1
 3-bit comparator greater                              : 4
 4-bit comparator greater                              : 1
 6-bit comparator greater                              : 3
# Multiplexers                                         : 212
 1-bit 2-to-1 multiplexer                              : 121
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 13-bit 7-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 9
 15-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 7
 24-bit 2-to-1 multiplexer                             : 9
 3-bit 2-to-1 multiplexer                              : 14
 3-bit 3-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 14
 8-bit 2-to-1 multiplexer                              : 13
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u4/FSM_0> on signal <state_r[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 initwait    | 000
 initpchg    | 001
 initsetmode | 010
 initrfsh    | 011
 rw          | 100
 activate    | 101
 refreshrow  | 110
 selfrefresh | 111
-------------------------
WARNING:Xst:1293 - FF/Latch <cmd_r_0> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_r_1> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_r_5> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u4/opBegun_r> of sequential type is unconnected in block <ramintfc_jtag>.

Optimizing unit <ramintfc_jtag> ...

Optimizing unit <UserinstrJtag> ...
WARNING:Xst:2677 - Node <u3/rd_continue> of sequential type is unconnected in block <ramintfc_jtag>.
WARNING:Xst:2677 - Node <u3/jrd_continue> of sequential type is unconnected in block <ramintfc_jtag>.
WARNING:Xst:2677 - Node <u3/s_6> of sequential type is unconnected in block <ramintfc_jtag>.
WARNING:Xst:2677 - Node <u3/s_5> of sequential type is unconnected in block <ramintfc_jtag>.
WARNING:Xst:2677 - Node <u3/s_4> of sequential type is unconnected in block <ramintfc_jtag>.
WARNING:Xst:2677 - Node <u3/s_3> of sequential type is unconnected in block <ramintfc_jtag>.
WARNING:Xst:2677 - Node <u3/s_2> of sequential type is unconnected in block <ramintfc_jtag>.
WARNING:Xst:2677 - Node <u3/s_1> of sequential type is unconnected in block <ramintfc_jtag>.
WARNING:Xst:2677 - Node <u3/s_0> of sequential type is unconnected in block <ramintfc_jtag>.
WARNING:Xst:2677 - Node <u3/erase> of sequential type is unconnected in block <ramintfc_jtag>.
WARNING:Xst:2677 - Node <u3/blk_pgm> of sequential type is unconnected in block <ramintfc_jtag>.
WARNING:Xst:1293 - FF/Latch <u3/erase_dly_2> has a constant value of 0 in block <ramintfc_jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u3/erase_dly_1> has a constant value of 0 in block <ramintfc_jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u3/erase_dly_0> has a constant value of 0 in block <ramintfc_jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u3/blk_pgm_dly_2> has a constant value of 0 in block <ramintfc_jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u3/blk_pgm_dly_1> has a constant value of 0 in block <ramintfc_jtag>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u3/blk_pgm_dly_0> has a constant value of 0 in block <ramintfc_jtag>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <u4/wrTimer_r_1> in Unit <ramintfc_jtag> is equivalent to the following FF/Latch, which will be removed : <u4/sDataDir_r> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ramintfc_jtag, actual ratio is 4.
FlipFlop u3/bit_cntr_4 has been replicated 2 time(s)
FlipFlop u3/bit_cntr_5 has been replicated 3 time(s)
FlipFlop u3/instr_0 has been replicated 3 time(s)
FlipFlop u3/instr_1 has been replicated 2 time(s)
FlipFlop u3/instr_2 has been replicated 1 time(s)
FlipFlop u3/instr_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 322
 Flip-Flops                                            : 322

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ramintfc_jtag.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 882
#      GND                         : 1
#      INV                         : 32
#      LUT1                        : 38
#      LUT2                        : 13
#      LUT3                        : 103
#      LUT4                        : 58
#      LUT5                        : 107
#      LUT6                        : 265
#      MUXCY                       : 128
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 129
# FlipFlops/Latches                : 323
#      FD                          : 2
#      FDC                         : 100
#      FDCE                        : 31
#      FDE                         : 162
#      FDP                         : 8
#      FDR                         : 2
#      FDRE                        : 17
#      ODDR2                       : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 23
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             323  out of  30064     1%  
 Number of Slice LUTs:                  616  out of  15032     4%  
    Number used as Logic:               616  out of  15032     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    712
   Number with an unused Flip Flop:     389  out of    712    54%  
   Number with an unused LUT:            96  out of    712    13%  
   Number of fully used LUT-FF pairs:   227  out of    712    31%  
   Number of unique control sets:        20

IO Utilization: 
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of    186    22%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sdClkFb_i                          | BUFGP                  | 167   |
fpgaClk_i                          | DCM_SP:CLKFX           | 1     |
fpgaClk_i                          | DCM_SP:CLKFX180        | 1     |
u3/drck_pulse                      | BUFG                   | 155   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.957ns (Maximum Frequency: 143.740MHz)
   Minimum input arrival time before clock: 5.149ns
   Maximum output required time after clock: 5.880ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sdClkFb_i'
  Clock period: 6.479ns (frequency: 154.345MHz)
  Total number of paths / destination ports: 6900 / 331
-------------------------------------------------------------------------
Delay:               6.479ns (Levels of Logic = 5)
  Source:            u4/nopCntr_r_2 (FF)
  Destination:       u4/timer_r_14 (FF)
  Source Clock:      sdClkFb_i rising
  Destination Clock: sdClkFb_i rising

  Data Path: u4/nopCntr_r_2 to u4/timer_r_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.181  u4/nopCntr_r_2 (u4/nopCntr_r_2)
     LUT6:I0->O            6   0.254   0.984  u4/doSelfRfsh_s2 (u4/doSelfRfsh_s2)
     LUT6:I4->O            1   0.250   0.681  u4/doSelfRfsh_s3_1 (u4/doSelfRfsh_s3)
     MUXF7:S->O            1   0.185   0.682  u4/doActivate_s1_SW1 (N238)
     LUT6:I5->O           15   0.254   1.155  u4/Mmux_GND_26_o_GND_26_o_mux_61_OUT61 (u4/GND_26_o_GND_26_o_mux_61_OUT<4>)
     LUT6:I5->O            1   0.254   0.000  u4/Mmux_cmd_x51 (u4/cmd_x<4>)
     FDP:D                     0.074          u4/cmd_r_4
    ----------------------------------------
    Total                      6.479ns (1.796ns logic, 4.683ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u3/drck_pulse'
  Clock period: 6.957ns (frequency: 143.740MHz)
  Total number of paths / destination ports: 19411 / 228
-------------------------------------------------------------------------
Delay:               6.957ns (Levels of Logic = 5)
  Source:            u3/instr_7 (FF)
  Destination:       u3/jaddr_23 (FF)
  Source Clock:      u3/drck_pulse rising
  Destination Clock: u3/drck_pulse rising

  Data Path: u3/instr_7 to u3/jaddr_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.525   1.182  u3/instr_7 (u3/instr_7)
     LUT2:I1->O            1   0.254   0.682  u3/GND_23_o_instr[7]_equal_74_o<7>1_SW0 (N20)
     LUT6:I5->O           16   0.254   1.182  u3/GND_23_o_instr[7]_equal_74_o<7>1 (u3/GND_23_o_instr[7]_equal_74_o<7>1)
     LUT6:I5->O            8   0.254   0.944  u3/out (u3/n0173)
     LUT5:I4->O           13   0.254   1.098  u3/GND_23_o_jaddr[23]_select_82_OUT<0>1 (u3/GND_23_o_jaddr[23]_select_82_OUT<0>1)
     LUT6:I5->O            1   0.254   0.000  u3/GND_23_o_jaddr[23]_select_82_OUT<23> (u3/GND_23_o_jaddr[23]_select_82_OUT<23>)
     FDE:D                     0.074          u3/jaddr_23
    ----------------------------------------
    Total                      6.957ns (1.869ns logic, 5.088ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u3/drck_pulse'
  Total number of paths / destination ports: 476 / 186
-------------------------------------------------------------------------
Offset:              5.149ns (Levels of Logic = 2)
  Source:            u_bscan:RESET (PAD)
  Destination:       u3/rw_cntr_23 (FF)
  Destination Clock: u3/drck_pulse rising

  Data Path: u_bscan:RESET to u3/rw_cntr_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:RESET   28   0.000   1.561  u_bscan (bscanReset_s)
     LUT4:I2->O           25   0.250   1.403  u3/_n0703_inv31 (u3/_n0703_inv3)
     LUT5:I4->O           24   0.254   1.379  u3/_n0703_inv1_cepot (u3/_n0703_inv1_cepot)
     FDE:CE                    0.302          u3/rw_cntr_0
    ----------------------------------------
    Total                      5.149ns (0.806ns logic, 4.343ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sdClkFb_i'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              2.338ns (Levels of Logic = 2)
  Source:            sdData_io<0> (PAD)
  Destination:       u4/sdramData_r_0 (FF)
  Destination Clock: sdClkFb_i rising

  Data Path: sdData_io<0> to u4/sdramData_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.328   0.682  sdData_io_0_IOBUF (N89)
     LUT3:I2->O            1   0.254   0.000  u4/sdramData_r_0_rstpot (u4/sdramData_r_0_rstpot)
     FDC:D                     0.074          u4/sdramData_r_0
    ----------------------------------------
    Total                      2.338ns (1.656ns logic, 0.682ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sdClkFb_i'
  Total number of paths / destination ports: 51 / 35
-------------------------------------------------------------------------
Offset:              5.880ns (Levels of Logic = 2)
  Source:            u4/wrTimer_r_1 (FF)
  Destination:       sdData_io<15> (PAD)
  Source Clock:      sdClkFb_i rising

  Data Path: u4/wrTimer_r_1 to sdData_io<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.525   1.007  u4/wrTimer_r_1 (u4/wrTimer_r_1)
     INV:I->O             16   0.255   1.181  u4/sDataDir_r_inv1_INV_0 (u4/sDataDir_r_inv)
     IOBUF:T->IO               2.912          sdData_io_15_IOBUF (sdData_io<15>)
    ----------------------------------------
    Total                      5.880ns (3.692ns logic, 2.188ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u3/drck_pulse'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 0)
  Source:            u3/tdo_0 (FF)
  Destination:       u_bscan:TDO (PAD)
  Source Clock:      u3/drck_pulse rising

  Data Path: u3/tdo_0 to u_bscan:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.525   0.000  u3/tdo_0 (u3/tdo_0)
    BSCAN_SPARTAN6:TDO         0.000          u_bscan
    ----------------------------------------
    Total                      0.525ns (0.525ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |    6.479|         |         |         |
u3/drck_pulse  |    5.692|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u3/drck_pulse
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |    1.280|         |         |         |
u3/drck_pulse  |    6.957|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.79 secs
 
--> 

Total memory usage is 279056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   52 (   0 filtered)
Number of infos    :   12 (   0 filtered)

