# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/code/tools/axis_interface_fifo.v"
verilog blk_mem_gen_v8_2  "../../../OFDM_Synchronization.srcs/sources_1/ip/dpram_1024_ip/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/ip/dpram_1024_ip/sim/dpram_1024_ip.v"
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/code/data_dpram/data_dpram.v"
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/code/data_dpram/test_data_dpram.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
