\hypertarget{group__I2C__SR2__Register__Bit__Definitions}{}\doxysection{I2C SR2 Register Bit Definitions}
\label{group__I2C__SR2__Register__Bit__Definitions}\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
Collaboration diagram for I2C SR2 Register Bit Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{group__I2C__SR2__Register__Bit__Definitions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gada5253dbcd3c7d67d0fad31d938f4b5b}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Bit definitions for the I2\+C\+\_\+\+SR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gad723df35fcda84431aefaace405b62b2}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gada5253dbcd3c7d67d0fad31d938f4b5b}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+SR2\+\_\+\+MSL}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gad723df35fcda84431aefaace405b62b2}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaa9b4a60a8e919cfe14e222976859b1cd}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga43693f4a5b2f232a145eee42f26a1110}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaa9b4a60a8e919cfe14e222976859b1cd}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga43693f4a5b2f232a145eee42f26a1110}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga91e4b3f7e5bff2ea65eefeadbc0a2e2a}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga260f5bfa56cd55a6e25ae1585fc1381e}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga91e4b3f7e5bff2ea65eefeadbc0a2e2a}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga260f5bfa56cd55a6e25ae1585fc1381e}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga26e3032167b56ec310c7b81945dc76a4}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gada42e3c3d8e62bfab1117a382def5383}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga26e3032167b56ec310c7b81945dc76a4}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gada42e3c3d8e62bfab1117a382def5383}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaf4be26fe6702a976b50628c3df1b352c}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaa390034d42a7873287b68e9ae3935a26}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaf4be26fe6702a976b50628c3df1b352c}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaa390034d42a7873287b68e9ae3935a26}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gab3da82932b239f193ac2f57f87c3b1f0}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga6bd5daae1a83a7a62584be9f601ec52d}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gab3da82932b239f193ac2f57f87c3b1f0}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga6bd5daae1a83a7a62584be9f601ec52d}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga546ae463133d2c719996689e24e61e1f}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga338ddbff50ca2b01dacc4b8e93014f30}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga546ae463133d2c719996689e24e61e1f}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga338ddbff50ca2b01dacc4b8e93014f30}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga332f5e12ed830e7d99b241549220a3c0}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga5a9dceb742f98aa0f27e5ae8dc427a88}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga332f5e12ed830e7d99b241549220a3c0}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga4a4fd5d9c9e2593be920d19a5f6ae732}{I2\+C\+\_\+\+SR2\+\_\+\+PEC}}~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga5a9dceb742f98aa0f27e5ae8dc427a88}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga3b1e75a82da73ae2873cff1cd27c3179}\label{group__I2C__SR2__Register__Bit__Definitions_ga3b1e75a82da73ae2873cff1cd27c3179}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_BUSY@{I2C\_SR2\_BUSY}}
\index{I2C\_SR2\_BUSY@{I2C\_SR2\_BUSY}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_BUSY}{I2C\_SR2\_BUSY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+BUSY~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga43693f4a5b2f232a145eee42f26a1110}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}}}

Bus Busy \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga43693f4a5b2f232a145eee42f26a1110}\label{group__I2C__SR2__Register__Bit__Definitions_ga43693f4a5b2f232a145eee42f26a1110}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_BUSY\_Msk@{I2C\_SR2\_BUSY\_Msk}}
\index{I2C\_SR2\_BUSY\_Msk@{I2C\_SR2\_BUSY\_Msk}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_BUSY\_Msk}{I2C\_SR2\_BUSY\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaa9b4a60a8e919cfe14e222976859b1cd}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos}})}

Bit mask for Bus Busy \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_gaa9b4a60a8e919cfe14e222976859b1cd}\label{group__I2C__SR2__Register__Bit__Definitions_gaa9b4a60a8e919cfe14e222976859b1cd}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_BUSY\_Pos@{I2C\_SR2\_BUSY\_Pos}}
\index{I2C\_SR2\_BUSY\_Pos@{I2C\_SR2\_BUSY\_Pos}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_BUSY\_Pos}{I2C\_SR2\_BUSY\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos~(1U)}

Position of Bus Busy bit \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga79a6a21835e06d9bc48009f4269b7798}\label{group__I2C__SR2__Register__Bit__Definitions_ga79a6a21835e06d9bc48009f4269b7798}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_DUALF@{I2C\_SR2\_DUALF}}
\index{I2C\_SR2\_DUALF@{I2C\_SR2\_DUALF}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_DUALF}{I2C\_SR2\_DUALF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+DUALF~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga338ddbff50ca2b01dacc4b8e93014f30}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}}}

Dual Flag (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga338ddbff50ca2b01dacc4b8e93014f30}\label{group__I2C__SR2__Register__Bit__Definitions_ga338ddbff50ca2b01dacc4b8e93014f30}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_DUALF\_Msk@{I2C\_SR2\_DUALF\_Msk}}
\index{I2C\_SR2\_DUALF\_Msk@{I2C\_SR2\_DUALF\_Msk}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_DUALF\_Msk}{I2C\_SR2\_DUALF\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga546ae463133d2c719996689e24e61e1f}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos}})}

Bit mask for Dual Flag (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga546ae463133d2c719996689e24e61e1f}\label{group__I2C__SR2__Register__Bit__Definitions_ga546ae463133d2c719996689e24e61e1f}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_DUALF\_Pos@{I2C\_SR2\_DUALF\_Pos}}
\index{I2C\_SR2\_DUALF\_Pos@{I2C\_SR2\_DUALF\_Pos}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_DUALF\_Pos}{I2C\_SR2\_DUALF\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos~(7U)}

Position of Dual Flag (Slave mode) bit \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_gaf3aeb79cbe04f7ec1e3c2615921c4fab}\label{group__I2C__SR2__Register__Bit__Definitions_gaf3aeb79cbe04f7ec1e3c2615921c4fab}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_GENCALL@{I2C\_SR2\_GENCALL}}
\index{I2C\_SR2\_GENCALL@{I2C\_SR2\_GENCALL}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_GENCALL}{I2C\_SR2\_GENCALL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+GENCALL~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gada42e3c3d8e62bfab1117a382def5383}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}}}

General Call Address (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_gada42e3c3d8e62bfab1117a382def5383}\label{group__I2C__SR2__Register__Bit__Definitions_gada42e3c3d8e62bfab1117a382def5383}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_GENCALL\_Msk@{I2C\_SR2\_GENCALL\_Msk}}
\index{I2C\_SR2\_GENCALL\_Msk@{I2C\_SR2\_GENCALL\_Msk}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_GENCALL\_Msk}{I2C\_SR2\_GENCALL\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga26e3032167b56ec310c7b81945dc76a4}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos}})}

Bit mask for General Call Address (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga26e3032167b56ec310c7b81945dc76a4}\label{group__I2C__SR2__Register__Bit__Definitions_ga26e3032167b56ec310c7b81945dc76a4}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_GENCALL\_Pos@{I2C\_SR2\_GENCALL\_Pos}}
\index{I2C\_SR2\_GENCALL\_Pos@{I2C\_SR2\_GENCALL\_Pos}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_GENCALL\_Pos}{I2C\_SR2\_GENCALL\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos~(4U)}

Position of General Call Address (Slave mode) bit \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga75cc361adf0e72e33d6771ebfa17b52d}\label{group__I2C__SR2__Register__Bit__Definitions_ga75cc361adf0e72e33d6771ebfa17b52d}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_MSL@{I2C\_SR2\_MSL}}
\index{I2C\_SR2\_MSL@{I2C\_SR2\_MSL}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_MSL}{I2C\_SR2\_MSL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+MSL~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gad723df35fcda84431aefaace405b62b2}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}}}

Master/\+Slave \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_gad723df35fcda84431aefaace405b62b2}\label{group__I2C__SR2__Register__Bit__Definitions_gad723df35fcda84431aefaace405b62b2}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_MSL\_Msk@{I2C\_SR2\_MSL\_Msk}}
\index{I2C\_SR2\_MSL\_Msk@{I2C\_SR2\_MSL\_Msk}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_MSL\_Msk}{I2C\_SR2\_MSL\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gada5253dbcd3c7d67d0fad31d938f4b5b}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos}})}

Bit mask for Master/\+Slave \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_gada5253dbcd3c7d67d0fad31d938f4b5b}\label{group__I2C__SR2__Register__Bit__Definitions_gada5253dbcd3c7d67d0fad31d938f4b5b}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_MSL\_Pos@{I2C\_SR2\_MSL\_Pos}}
\index{I2C\_SR2\_MSL\_Pos@{I2C\_SR2\_MSL\_Pos}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_MSL\_Pos}{I2C\_SR2\_MSL\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos~(0U)}



Bit definitions for the I2\+C\+\_\+\+SR2 register. 

Position of Master/\+Slave bit \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga4a4fd5d9c9e2593be920d19a5f6ae732}\label{group__I2C__SR2__Register__Bit__Definitions_ga4a4fd5d9c9e2593be920d19a5f6ae732}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_PEC@{I2C\_SR2\_PEC}}
\index{I2C\_SR2\_PEC@{I2C\_SR2\_PEC}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_PEC}{I2C\_SR2\_PEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+PEC~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga5a9dceb742f98aa0f27e5ae8dc427a88}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}}}

PEC Register (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga5a9dceb742f98aa0f27e5ae8dc427a88}\label{group__I2C__SR2__Register__Bit__Definitions_ga5a9dceb742f98aa0f27e5ae8dc427a88}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_PEC\_Msk@{I2C\_SR2\_PEC\_Msk}}
\index{I2C\_SR2\_PEC\_Msk@{I2C\_SR2\_PEC\_Msk}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_PEC\_Msk}{I2C\_SR2\_PEC\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga332f5e12ed830e7d99b241549220a3c0}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos}})}

Bit mask for PEC Register (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga332f5e12ed830e7d99b241549220a3c0}\label{group__I2C__SR2__Register__Bit__Definitions_ga332f5e12ed830e7d99b241549220a3c0}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_PEC\_Pos@{I2C\_SR2\_PEC\_Pos}}
\index{I2C\_SR2\_PEC\_Pos@{I2C\_SR2\_PEC\_Pos}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_PEC\_Pos}{I2C\_SR2\_PEC\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos~(8U)}

Position of PEC Register (Slave mode) bit \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_gafcf50334903013177a8c6f4e36b8d6fe}\label{group__I2C__SR2__Register__Bit__Definitions_gafcf50334903013177a8c6f4e36b8d6fe}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_SMBDEFAULT@{I2C\_SR2\_SMBDEFAULT}}
\index{I2C\_SR2\_SMBDEFAULT@{I2C\_SR2\_SMBDEFAULT}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_SMBDEFAULT}{I2C\_SR2\_SMBDEFAULT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaa390034d42a7873287b68e9ae3935a26}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}}}

SMBus Device Default Address (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_gaa390034d42a7873287b68e9ae3935a26}\label{group__I2C__SR2__Register__Bit__Definitions_gaa390034d42a7873287b68e9ae3935a26}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_SMBDEFAULT\_Msk@{I2C\_SR2\_SMBDEFAULT\_Msk}}
\index{I2C\_SR2\_SMBDEFAULT\_Msk@{I2C\_SR2\_SMBDEFAULT\_Msk}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_SMBDEFAULT\_Msk}{I2C\_SR2\_SMBDEFAULT\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gaf4be26fe6702a976b50628c3df1b352c}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos}})}

Bit mask for SMBus Device Default Address (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_gaf4be26fe6702a976b50628c3df1b352c}\label{group__I2C__SR2__Register__Bit__Definitions_gaf4be26fe6702a976b50628c3df1b352c}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_SMBDEFAULT\_Pos@{I2C\_SR2\_SMBDEFAULT\_Pos}}
\index{I2C\_SR2\_SMBDEFAULT\_Pos@{I2C\_SR2\_SMBDEFAULT\_Pos}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_SMBDEFAULT\_Pos}{I2C\_SR2\_SMBDEFAULT\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos~(5U)}

Position of SMBus Device Default Address (Slave mode) bit \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_gaa07cf3e404f9f57e98d1ba3793079c80}\label{group__I2C__SR2__Register__Bit__Definitions_gaa07cf3e404f9f57e98d1ba3793079c80}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_SMBHOST@{I2C\_SR2\_SMBHOST}}
\index{I2C\_SR2\_SMBHOST@{I2C\_SR2\_SMBHOST}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_SMBHOST}{I2C\_SR2\_SMBHOST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga6bd5daae1a83a7a62584be9f601ec52d}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}}}

SMBus Host Header (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga6bd5daae1a83a7a62584be9f601ec52d}\label{group__I2C__SR2__Register__Bit__Definitions_ga6bd5daae1a83a7a62584be9f601ec52d}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_SMBHOST\_Msk@{I2C\_SR2\_SMBHOST\_Msk}}
\index{I2C\_SR2\_SMBHOST\_Msk@{I2C\_SR2\_SMBHOST\_Msk}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_SMBHOST\_Msk}{I2C\_SR2\_SMBHOST\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_gab3da82932b239f193ac2f57f87c3b1f0}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos}})}

Bit mask for SMBus Host Header (Slave mode) \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_gab3da82932b239f193ac2f57f87c3b1f0}\label{group__I2C__SR2__Register__Bit__Definitions_gab3da82932b239f193ac2f57f87c3b1f0}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_SMBHOST\_Pos@{I2C\_SR2\_SMBHOST\_Pos}}
\index{I2C\_SR2\_SMBHOST\_Pos@{I2C\_SR2\_SMBHOST\_Pos}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_SMBHOST\_Pos}{I2C\_SR2\_SMBHOST\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos~(6U)}

Position of SMBus Host Header (Slave mode) bit \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga288b20416b42a79e591aa80d9a690fca}\label{group__I2C__SR2__Register__Bit__Definitions_ga288b20416b42a79e591aa80d9a690fca}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_TRA@{I2C\_SR2\_TRA}}
\index{I2C\_SR2\_TRA@{I2C\_SR2\_TRA}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_TRA}{I2C\_SR2\_TRA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+TRA~\mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga260f5bfa56cd55a6e25ae1585fc1381e}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}}}

Transmitter/\+Receiver \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga260f5bfa56cd55a6e25ae1585fc1381e}\label{group__I2C__SR2__Register__Bit__Definitions_ga260f5bfa56cd55a6e25ae1585fc1381e}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_TRA\_Msk@{I2C\_SR2\_TRA\_Msk}}
\index{I2C\_SR2\_TRA\_Msk@{I2C\_SR2\_TRA\_Msk}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_TRA\_Msk}{I2C\_SR2\_TRA\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__SR2__Register__Bit__Definitions_ga91e4b3f7e5bff2ea65eefeadbc0a2e2a}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos}})}

Bit mask for Transmitter/\+Receiver \mbox{\Hypertarget{group__I2C__SR2__Register__Bit__Definitions_ga91e4b3f7e5bff2ea65eefeadbc0a2e2a}\label{group__I2C__SR2__Register__Bit__Definitions_ga91e4b3f7e5bff2ea65eefeadbc0a2e2a}} 
\index{I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}!I2C\_SR2\_TRA\_Pos@{I2C\_SR2\_TRA\_Pos}}
\index{I2C\_SR2\_TRA\_Pos@{I2C\_SR2\_TRA\_Pos}!I2C SR2 Register Bit Definitions@{I2C SR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_SR2\_TRA\_Pos}{I2C\_SR2\_TRA\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos~(2U)}

Position of Transmitter/\+Receiver bit 