[2025-09-17 13:49:33] START suite=gap trace=cc-6
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-6.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2571687 heartbeat IPC: 3.888 cumulative IPC: 3.888 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4837900 heartbeat IPC: 4.413 cumulative IPC: 4.134 (Simulation time: 00 hr 02 min 00 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4837900 cumulative IPC: 4.134 (Simulation time: 00 hr 02 min 00 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4837900 cumulative IPC: 4.134 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 37219495 heartbeat IPC: 0.3088 cumulative IPC: 0.3088 (Simulation time: 00 hr 06 min 31 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 67388192 heartbeat IPC: 0.3315 cumulative IPC: 0.3197 (Simulation time: 00 hr 10 min 47 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 97378227 heartbeat IPC: 0.3334 cumulative IPC: 0.3242 (Simulation time: 00 hr 15 min 06 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 126890343 heartbeat IPC: 0.3388 cumulative IPC: 0.3277 (Simulation time: 00 hr 19 min 25 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 157902827 heartbeat IPC: 0.3225 cumulative IPC: 0.3267 (Simulation time: 00 hr 23 min 50 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 189705087 heartbeat IPC: 0.3144 cumulative IPC: 0.3246 (Simulation time: 00 hr 28 min 22 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 219726023 heartbeat IPC: 0.3331 cumulative IPC: 0.3258 (Simulation time: 00 hr 32 min 04 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 249620257 heartbeat IPC: 0.3345 cumulative IPC: 0.3268 (Simulation time: 00 hr 35 min 44 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 278943222 heartbeat IPC: 0.341 cumulative IPC: 0.3283 (Simulation time: 00 hr 40 min 31 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 305141164 cumulative IPC: 0.3277 (Simulation time: 00 hr 45 min 08 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 305141164 cumulative IPC: 0.3277 (Simulation time: 00 hr 45 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-6.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3277 instructions: 100000000 cycles: 305141164
CPU 0 Branch Prediction Accuracy: 86.36% MPKI: 28.17 Average ROB Occupancy at Mispredict: 16.04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 28.17
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 6780608
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 412.3607
REPLAY_LOAD: 231.0971
NON_REPLAY_LOAD: 25.888111

== Total ==
ADDR_TRANS: 216077
REPLAY_LOAD: 176096
NON_REPLAY_LOAD: 6388435

== Counts ==
ADDR_TRANS: 524
REPLAY_LOAD: 762
NON_REPLAY_LOAD: 246771

cpu0->cpu0_STLB TOTAL        ACCESS:    5250854 HIT:    5242961 MISS:       7893 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    5250854 HIT:    5242961 MISS:       7893 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 540 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9974280 HIT:    3965190 MISS:    6009090 MSHR_MERGE:     150323
cpu0->cpu0_L2C LOAD         ACCESS:    8015433 HIT:    2851887 MISS:    5163546 MSHR_MERGE:       2779
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1714504 HIT:     878302 MISS:     836202 MSHR_MERGE:     147544
cpu0->cpu0_L2C WRITE        ACCESS:     228871 HIT:     228773 MISS:         98 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      15472 HIT:       6228 MISS:       9244 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1542382 ISSUED:    1542382 USEFUL:     491192 USELESS:      73009
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 66.57 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1446925 HIT:    1446925 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1446925 HIT:    1446925 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27648149 HIT:   18585759 MISS:    9062390 MSHR_MERGE:     859353
cpu0->cpu0_L1D LOAD         ACCESS:   27112293 HIT:   18246069 MISS:    8866224 MSHR_MERGE:     850792
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     240896 HIT:      60202 MISS:     180694 MSHR_MERGE:       8561
cpu0->cpu0_L1D WRITE        ACCESS:     279159 HIT:     279159 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      15801 HIT:        329 MISS:      15472 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:     240896 ISSUED:     240896 USEFUL:      39778 USELESS:     117718
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 52.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1446917 HIT:    1446917 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1446917 HIT:    1446917 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27391363 HIT:   21323014 MISS:    6068349 MSHR_MERGE:     817495
cpu0->cpu0_DTLB LOAD         ACCESS:   27391363 HIT:   21323014 MISS:    6068349 MSHR_MERGE:     817495
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.818 cycles
cpu0->LLC TOTAL        ACCESS:    6086996 HIT:    3427190 MISS:    2659806 MSHR_MERGE:        122
cpu0->LLC LOAD         ACCESS:    5160767 HIT:    3120615 MISS:    2040152 MSHR_MERGE:         30
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     688658 HIT:      78422 MISS:     610236 MSHR_MERGE:         92
cpu0->LLC WRITE        ACCESS:     228327 HIT:     227809 MISS:        518 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9244 HIT:        344 MISS:       8900 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19397
  ROW_BUFFER_MISS:    2639740
  AVG DBUS CONGESTED CYCLE: 4.849
Channel 0 WQ ROW_BUFFER_HIT:      36051
  ROW_BUFFER_MISS:     185516
  FULL:          0
Channel 0 REFRESHES ISSUED:      25428

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       306145      1839234      2361622      1511824
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0          658
  STLB miss resolved @ L2C                0            0            0            0        12456
  STLB miss resolved @ LLC                0            0            0            0          688
  STLB miss resolved @ MEM                0            0            0            0         8900

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 14:34:42] END   suite=gap trace=cc-6 (rc=0)
