,,,,
Mercury XU5,Module Variant,ME-XU5-2CG/2EG/3EG,ME-XU5-4CG/4EV/5EV,ME-XU5-4CG/4EV/5EV-G1
7/25/2019,Compatibility,ME-XU1 (partially),ME-XU1,ME-ZX5 and ZX1-30
jj,Module Connector Pin,MPSoC Pin Connectivity,,
MGT_B224_REFCLK0_Y6_B66_L11_D4_P,B-3,IO_B66_L11_GC_D4_P,MGT_B224_REFCLK0_Y6_P,IO_B66_L11_GC_D4_P
MGT_B224_REFCLK0_Y5_B66_L11_C4_N,B-5,IO_B66_L11_GC_C4_N,MGT_B224_REFCLK0_Y5_N,IO_B66_L11_GC_C4_N
MGTPS_REFCLK1_E21_B66_L1_G1_P,B-7,IO_B66_L1_G1_P,MGTPS_REFCLK1_E21_P,IO_B66_L1_G1_P
MGTPS_REFCLK1_E22_B66_L1_F1_N,B-9,IO_B66_L1_F1_N,MGTPS_REFCLK1_E22_N,IO_B66_L1_F1_N
MGTPS_TX0_E25_MGT_B224_TX0_W4_P,B-13,MGTPS_TX0_E25_P,MGTPS_TX0_E25_P,MGT_B224_TX0_W4_P
MGTPS_TX0_E26_MGT_B224_TX0_W3_N,B-17,MGTPS_TX0_E26_N,MGTPS_TX0_E26_N,MGT_B224_TX0_W3_N
MGTPS_TX1_D23_MGT_B224_TX1_U4_P,B-21,MGTPS_TX1_D23_P,MGTPS_TX1_D23_P,MGT_B224_TX1_U4_P
MGTPS_TX1_D24_MGT_B224_TX1_U3_N,B-25,MGTPS_TX1_D24_N,MGTPS_TX1_D24_N,MGT_B224_TX1_U3_N
MGTPS_TX2_C25_MGT_B224_TX2_R4_P,B-29,MGTPS_TX2_C25_P,MGTPS_TX2_C25_P,MGT_B224_TX2_R4_P
MGTPS_TX2_C26_MGT_B224_TX2_R3_N,B-33,MGTPS_TX2_C26_N,MGTPS_TX2_C26_N,MGT_B224_TX2_R3_N
MGTPS_TX3_B23_MGT_B224_TX3_N4_P,B-37,MGTPS_TX3_B23_P,MGTPS_TX3_B23_P,MGT_B224_TX3_N4_P
MGTPS_TX3_B24_MGT_B224_TX3_N3_N,B-41,MGTPS_TX3_B24_N,MGTPS_TX3_B24_N,MGT_B224_TX3_N3_N
MGT_B224_TX0_W4_B66_L2_E1_P,B-45,IO_B66_L2_E1_P,MGT_B224_TX0_W4_P,IO_B66_L2_E1_P
MGT_B224_TX0_W3_B66_L2_D1_N,B-47,IO_B66_L2_D1_N,MGT_B224_TX0_W3_N,IO_B66_L2_D1_N
MGT_B224_TX1_U4_B66_L3_F2_P,B-51,IO_B66_L3_AD15_F2_P,MGT_B224_TX1_U4_P,IO_B66_L3_AD15_F2_P
MGT_B224_TX1_U3_B66_L3_E2_N,B-53,IO_B66_L3_AD15_E2_N,MGT_B224_TX1_U3_N,IO_B66_L3_AD15_E2_N
MGT_B224_TX2_R4_B66_L4_G3_P,B-63,IO_B66_L4_AD7_G3_P,MGT_B224_TX2_R4_P,IO_B66_L4_AD7_G3_P
MGT_B224_TX2_R3_B66_L4_F3_N,B-65,IO_B66_L4_AD7_F3_N,MGT_B224_TX2_R3_N,IO_B66_L4_AD7_F3_N
MGT_B224_TX3_N4_B66_L5_E4_P,B-69,IO_B66_L5_AD14_E4_P,MGT_B224_TX3_N4_P,IO_B66_L5_AD14_E4_P
MGT_B224_TX3_N3_B66_L5_E3_N,B-71,IO_B66_L5_AD14_E3_N,MGT_B224_TX3_N3_N,IO_B66_L5_AD14_E3_N
MGTPS_REFCLK0_F23_MGT_B224_REFCLK0_Y6_P,B-4,MGTPS_REFCLK0_F23_P,MGTPS_REFCLK0_F23_P,MGT_B224_REFCLK0_Y6_P
MGTPS_REFCLK0_F24_MGT_B224_REFCLK0_Y5_N,B-6,MGTPS_REFCLK0_F24_N,MGTPS_REFCLK0_F24_N,MGT_B224_REFCLK0_Y5_N
MGTPS_REFCLK1_E21_MGT_B224_REFCLK1_V6_P,B-10,MGTPS_REFCLK1_E21_P,MGT_B224_REFCLK1_V6_P,MGT_B224_REFCLK1_V6_P
MGTPS_REFCLK1_E22_MGT_B224_REFCLK1_V5_N,B-12,MGTPS_REFCLK1_E22_N,MGT_B224_REFCLK1_V5_N,MGT_B224_REFCLK1_V5_N
MGTPS_RX0_F27_MGT_B224_RX0_Y2_P,B-16,MGTPS_RX0_F27_P,MGTPS_RX0_F27_P,MGT_B224_RX0_Y2_P
MGTPS_RX0_F28_MGT_B224_RX0_Y1_N,B-20,MGTPS_RX0_F28_N,MGTPS_RX0_F28_N,MGT_B224_RX0_Y1_N
MGTPS_RX1_D27_MGT_B224_RX1_V2_P,B-24,MGTPS_RX1_D27_P,MGTPS_RX1_D27_P,MGT_B224_RX1_V2_P
MGTPS_RX1_D28_MGT_B224_RX1_V1_N,B-28,MGTPS_RX1_D28_N,MGTPS_RX1_D28_N,MGT_B224_RX1_V1_N
MGTPS_RX2_B27_MGT_B224_RX2_T2_P,B-32,MGTPS_RX2_B27_P,MGTPS_RX2_B27_P,MGT_B224_RX2_T2_P
MGTPS_RX2_B28_MGT_B224_RX2_T1_N,B-36,MGTPS_RX2_B28_N,MGTPS_RX2_B28_N,MGT_B224_RX2_T1_N
MGTPS_RX3_A25_MGT_B224_RX3_P2_P,B-40,MGTPS_RX3_A25_P,MGTPS_RX3_A25_P,MGT_B224_RX3_P2_P
MGTPS_RX3_A26_MGT_B224_RX3_P1_N,B-44,MGTPS_RX3_A26_N,MGTPS_RX3_A26_N,MGT_B224_RX3_P1_N
MGT_B224_RX0_Y2_B65_L11_K4_P,B-48,IO_B65_L11_GC_K4_P,MGT_B224_RX0_Y2_P,IO_B65_L11_GC_K4_P
MGT_B224_RX0_Y1_B65_L11_K3_N,B-50,IO_B65_L11_GC_K3_N,MGT_B224_RX0_Y1_N,IO_B65_L11_GC_K3_N
MGT_B224_RX1_V2_B65_L3_U8_P,B-54,IO_B65_L3_AD15_U8_P,MGT_B224_RX1_V2_P,IO_B65_L3_AD15_U8_P
MGT_B224_RX1_V1_B65_L3_V8_N,B-56,IO_B65_L3_AD15_V8_N,MGT_B224_RX1_V1_N,IO_B65_L3_AD15_V8_N
MGT_B224_RX2_T2_B65_L4_R8_P,B-60,IO_B65_L4_AD7_ALERT_R8_P,MGT_B224_RX2_T2_P,IO_B65_L4_AD7_ALERT_R8_P
MGT_B224_RX2_T1_B65_L4_T8_N,B-62,IO_B65_L4_AD7_T8_N,MGT_B224_RX2_T1_N,IO_B65_L4_AD7_T8_N
MGT_B224_RX3_P2_B65_L5_R7_P,B-66,IO_B65_L5_AD14_R7_P,MGT_B224_RX3_P2_P,IO_B65_L5_AD14_R7_P
MGT_B224_RX3_P1_B65_L5_T7_N,B-68,IO_B65_L5_AD14_T7_N,MGT_B224_RX3_P1_N,IO_B65_L5_AD14_T7_N
IO_BF_L8_HDGC_AD4_F15_MIO40_P,A-82,IO_BF_L8_HDGC_AD4_F15_P,PS_MIO40,IO_BF_L8_HDGC_AD4_F15_P
IO_BF_L8_HDGC_AD4_E15_MIO41_N,A-84,IO_BF_L8_HDGC_AD4_E15_N,PS_MIO41,IO_BF_L8_HDGC_AD4_E15_N
,,,,
Disclaimers,,,,
All pinout and pin information is provided as-is without assurance of correctness or completeness.,,,,
All information is subject to change at any time without notice.,,,,
"Please verify all data with Enclustra's user manuals, FPGA and other components vendor's documentation.",,,,
Enclustra recommends checking the module's and the FPGA and other components errata sheets.,,,,
