name: OpenWrt - Step 5.0b Fix Build (Legacy GPIO)

on:
  workflow_dispatch:

jobs:
  generate:
    runs-on: ubuntu-22.04
    permissions:
      contents: write

    steps:
      - name: Checkout patch repo
        uses: actions/checkout@v4
        with:
          fetch-depth: 0

      - name: Install dependencies
        run: |
          sudo apt-get update
          sudo apt-get install -y build-essential git python3-setuptools quilt libssl-dev

      - name: Clone OpenWrt & Prepare Source
        run: |
          git clone --depth=1 https://github.com/openwrt/openwrt.git -b master openwrt
          cd openwrt
          ./scripts/feeds update -a
          ./scripts/feeds install uboot-sunxi
          echo "CONFIG_TARGET_sunxi=y" > .config
          echo "CONFIG_TARGET_sunxi_cortexa7=y" >> .config
          echo "CONFIG_TARGET_sunxi_cortexa7_DEVICE_xunlong_orangepi-one=y" >> .config
          echo "CONFIG_PACKAGE_uboot-sunxi=y" >> .config
          make defconfig
          make package/boot/uboot-sunxi/prepare V=s

      - name: Generate Fix Patch
        run: |
          UBOOT_DIR=$(find openwrt/build_dir -type d -name "u-boot-20*" | grep -v "compile" | head -n 1)
          cd "$UBOOT_DIR"
          mkdir -p patches
          
          # 1. DTS (Keep Nagami Style)
          quilt new 001-t113-dts-nagami.patch
          quilt add arch/arm/dts/sun8i-t113-tronlong.dts
          cat << 'EOF' > arch/arm/dts/sun8i-t113-tronlong.dts
          /dts-v1/;
          #include "sun8i-t113s.dtsi"
          #include <dt-bindings/gpio/gpio.h>
          / {
              model = "Tronlong TLT113-MiniEVM";
              compatible = "tronlong,tlt113-minievm", "allwinner,sun8i-t113i", "allwinner,sun8i-t113s";
              aliases { serial0 = &uart0; mmc0 = &mmc0; };
              chosen { stdout-path = "serial0:115200n8"; };
              leds {
                  compatible = "gpio-leds";
                  led-0 {
                      label = "heartbeat";
                      gpios = <&pio 2 0 GPIO_ACTIVE_HIGH>;
                      default-state = "on";
                  };
              };
              reg_vcc3v3: vcc3v3 {
                  compatible = "regulator-fixed";
                  regulator-name = "vcc-3v3";
                  regulator-min-microvolt = <3300000>;
                  regulator-max-microvolt = <3300000>;
                  regulator-always-on;
              };
          };
          &uart0 { pinctrl-names = "default"; pinctrl-0 = <&uart0_pg_pins>; status = "okay"; };
          &mmc0 { pinctrl-names = "default"; pinctrl-0 = <&mmc0_pins>; vmmc-supply = <&reg_vcc3v3>; vqmmc-supply = <&reg_vcc3v3>; bus-width = <4>; status = "okay"; };
          &pio {
              uart0_pg_pins: uart0-pg-pins { pins = "PG17", "PG18"; function = "uart0"; };
              mmc0_pins: mmc0-pins { pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5"; function = "sdc0"; drive-strength = <30>; bias-pull-up; };
          };
          EOF
          quilt refresh
          
          # 2. Defconfig (Fix: Enable SPL_GPIO but Disable SPL_DM_GPIO)
          quilt new 002-t113-defconfig-nagami-fix.patch
          quilt add configs/allwinner_t113_tronlong_defconfig
          cat << 'EOF' > configs/allwinner_t113_tronlong_defconfig
          CONFIG_ARM=y
          CONFIG_ARCH_SUNXI=y
          CONFIG_DEFAULT_DEVICE_TREE="sun8i-t113-tronlong"
          CONFIG_SPL=y
          CONFIG_MACH_SUN8I_R528=y
          CONFIG_DRAM_CLK=792
          CONFIG_DRAM_ZQ=8092667
          CONFIG_DRAM_TYPE_DDR3=y
          CONFIG_DRAM_SUNXI_ODT_EN=1
          CONFIG_DRAM_SUNXI_TPR0=0x004A2195
          CONFIG_DRAM_SUNXI_TPR1=0x02423190
          CONFIG_DRAM_SUNXI_TPR2=0x0008B061
          CONFIG_DRAM_SUNXI_TPR3=0xB4787896
          CONFIG_DRAM_SUNXI_TPR4=0x0
          CONFIG_DRAM_SUNXI_TPR5=0x48484848
          CONFIG_DRAM_SUNXI_TPR6=0x00000048
          CONFIG_DRAM_SUNXI_TPR7=0x1620121e
          CONFIG_DRAM_SUNXI_TPR8=0x0
          CONFIG_DRAM_SUNXI_TPR9=0x0
          CONFIG_DRAM_SUNXI_TPR10=0x0
          CONFIG_DRAM_SUNXI_TPR11=0x00770000
          CONFIG_DRAM_SUNXI_TPR12=0x00000002
          CONFIG_DRAM_SUNXI_TPR13=0x34050100
          CONFIG_SPL_STACK_R=y
          CONFIG_SPL_STACK_R_ADDR=0x81e00000
          CONFIG_SYS_MALLOC_F_LEN=0x4000
          CONFIG_SPL_MAX_SIZE=0xB000
          
          # --- GPIO FIX ---
          CONFIG_SPL_GPIO=y       # Compile GPIO framework
          # CONFIG_SPL_DM_GPIO is not set # Force Legacy Mode
          
          # Disable Complex DM
          # CONFIG_SPL_PINCTRL is not set
          # CONFIG_SPL_CLK is not set
          # CONFIG_SPL_RESET is not set
          # CONFIG_SPL_DM_SERIAL is not set
          
          CONFIG_SPL_SERIAL=y
          CONFIG_SYS_NS16550=y
          CONFIG_CONS_INDEX=1
          CONFIG_SPL_CONS_INDEX=1
          CONFIG_BAUDRATE=115200
          CONFIG_SPL_USE_TINY_PRINTF=y
          
          CONFIG_AXP_NONE=y
          CONFIG_CMD_MMC=y
          CONFIG_SPL_MMC=y
          CONFIG_MMC_SUNXI_HAS_NEW_MODE=y
          CONFIG_CMD_FAT=y
          CONFIG_ENV_IS_IN_MMC=y
          CONFIG_SYS_MMC_ENV_DEV=0
          CONFIG_OF_LIST="sun8i-t113-tronlong"
          CONFIG_SYS_RELOC_GD_ENV_ADDR=y
          CONFIG_SYS_TEXT_BASE=0x4a000000
          EOF
          quilt refresh
          
          # 3. Code (Manual Init in board.c)
          quilt new 003-t113-manual-init.patch
          quilt add arch/arm/mach-sunxi/board.c
          cat << 'EOF' > inject_uart.py
          import sys
          code = [
              '\n',
              '/* --- NAGAMI STRATEGY: MANUAL UART SETUP --- */\n',
              'void sunxi_gpio_setup_uart0(void)\n',
              '{\n',
              '\tvolatile u32 *ccu_bg = (void *)0x0200190C;\n',
              '\tvolatile u32 *pg_cfg2 = (void *)0x020000E0;\n',
              '\tvolatile u32 *pc_dat  = (void *)0x02000070;\n',
              '\tvolatile u32 *pc_cfg  = (void *)0x02000060;\n',
              '\n',
              '\t/* 1. Open PIO Clock (Critical) */\n',
              '\tsetbits_le32(ccu_bg, 1 << 0);\n',
              '\n',
              '\t/* 2. Configure PG17/PG18 as UART0 (Func 7) */\n',
              '\t/* PG17: bits 7-4, PG18: bits 11-8. Clear 0xFF0, Set 0x770 */\n',
              '\tclrsetbits_le32(pg_cfg2, 0xFF0, 0x770);\n',
              '\n',
              '\t/* 3. Debug LED (PC0) - Just to show we are here */\n',
              '\tclrsetbits_le32(pc_cfg, 0xF, 0x1);\n',
              '\tsetbits_le32(pc_dat, 0x1);\n',
              '}\n'
          ]
          try:
              with open('arch/arm/mach-sunxi/board.c', 'r') as f: lines = f.readlines()
              lines.append("".join(code))
              with open('arch/arm/mach-sunxi/board.c', 'w') as f: f.writelines(lines)
          except Exception: sys.exit(1)
          EOF
          python3 inject_uart.py
          quilt refresh
          
          # 部署
          mkdir -p $GITHUB_WORKSPACE/patches-uboot
          rm -f $GITHUB_WORKSPACE/patches-uboot/*.patch
          cp patches/001-t113-dts-nagami.patch $GITHUB_WORKSPACE/patches-uboot/
          cp patches/002-t113-defconfig-nagami-fix.patch $GITHUB_WORKSPACE/patches-uboot/
          cp patches/003-t113-manual-init.patch $GITHUB_WORKSPACE/patches-uboot/
          
      - name: Commit & Push Changes
        run: |
          cd $GITHUB_WORKSPACE
          git config --global user.name "Build Fix Bot"
          git config --global user.email "actions@github.com"
          git add patches-uboot/
          git commit -m "fix: enable SPL_GPIO for legacy mode" || echo "No changes"
          git push
