{
    "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "1r2w_generated.blif",
        "max_rss(MiB)": 66.6,
        "exec_time(ms)": 282.6,
        "simulation_time(ms)": 254.5,
        "test_coverage(%)": 100,
        "Pi": 75,
        "Po": 34,
        "logic element": 34,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 34,
        "Total Node": 66
    },
    "common/1r2w/no_arch": {
        "test_name": "common/1r2w/no_arch",
        "generated_blif": "1r2w_generated.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 640.5,
        "simulation_time(ms)": 603.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 74,
        "Po": 34,
        "logic element": 1690,
        "latch": 512,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 1690,
        "Total Node": 2203
    },
    "common/1r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "1r_generated.blif",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 80.3,
        "simulation_time(ms)": 58.3,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "common/1r/no_arch": {
        "test_name": "common/1r/no_arch",
        "generated_blif": "1r_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 135.3,
        "simulation_time(ms)": 127.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 308,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 308,
        "Total Node": 437
    },
    "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r1w_generated.blif",
        "max_rss(MiB)": 66.9,
        "exec_time(ms)": 281,
        "simulation_time(ms)": 254.3,
        "test_coverage(%)": 100,
        "Pi": 42,
        "Po": 65,
        "logic element": 65,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 97
    },
    "common/2r1w/no_arch": {
        "test_name": "common/2r1w/no_arch",
        "generated_blif": "2r1w_generated.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 672,
        "simulation_time(ms)": 633.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 65,
        "logic element": 1753,
        "latch": 512,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 1753,
        "Total Node": 2266
    },
    "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r2w_generated.blif",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 87.9,
        "simulation_time(ms)": 64.8,
        "test_coverage(%)": 100,
        "Pi": 25,
        "Po": 16,
        "logic element": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 24
    },
    "common/2r2w/no_arch": {
        "test_name": "common/2r2w/no_arch",
        "generated_blif": "2r2w_generated.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 190.4,
        "simulation_time(ms)": 178.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 16,
        "logic element": 504,
        "latch": 128,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 504,
        "Total Node": 633
    },
    "common/2r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r_generated.blif",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 77.4,
        "simulation_time(ms)": 60.3,
        "test_coverage(%)": 100,
        "Pi": 9,
        "Po": 16,
        "logic element": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 24
    },
    "common/2r/no_arch": {
        "test_name": "common/2r/no_arch",
        "generated_blif": "2r_generated.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 183.2,
        "simulation_time(ms)": 171.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 504,
        "latch": 128,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 504,
        "Total Node": 633
    },
    "common/adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adder_generated.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 21.8,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adder/no_arch": {
        "test_name": "common/adder/no_arch",
        "generated_blif": "adder_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 3.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adffe_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 21.6,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/adffe/no_arch": {
        "test_name": "common/adffe/no_arch",
        "generated_blif": "adffe_generated.blif",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/adff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adff_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 18.8,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adff/no_arch": {
        "test_name": "common/adff/no_arch",
        "generated_blif": "adff_generated.blif",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adlatch_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 20.1,
        "simulation_time(ms)": 2.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/adlatch/no_arch": {
        "test_name": "common/adlatch/no_arch",
        "generated_blif": "adlatch_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 3.8,
        "simulation_time(ms)": 2.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bitwise_not_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 24.8,
        "simulation_time(ms)": 5.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/bitwise_not/no_arch": {
        "test_name": "common/bitwise_not/no_arch",
        "generated_blif": "bitwise_not_generated.blif",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 5.9,
        "simulation_time(ms)": 4.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/bram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bram_generated.blif",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 101.9,
        "simulation_time(ms)": 80,
        "test_coverage(%)": 100,
        "Pi": 27,
        "Po": 8,
        "logic element": 9,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 17
    },
    "common/bram/no_arch": {
        "test_name": "common/bram/no_arch",
        "generated_blif": "bram_generated.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 95 equivalent but output vector has bits set when expecting don't care :",
            "[OUTPUT_BLIF] Vector 123 mismatch:",
            "[OUTPUT_BLIF] Vector 131 mismatch:",
            "[OUTPUT_BLIF] Vector 154 mismatch:",
            "[OUTPUT_BLIF] Vector 162 mismatch:",
            "[OUTPUT_BLIF] Vector 164 equivalent but output vector has bits set when expecting don't care :",
            "[OUTPUT_BLIF] Vector 172 equivalent but output vector has bits set when expecting don't care :",
            "[OUTPUT_BLIF] Vector 189 mismatch:",
            "[OUTPUT_BLIF] Vector 190 equivalent but output vector has bits set when expecting don't care :",
            "[OUTPUT_BLIF] Vector 194 equivalent but output vector has bits set when expecting don't care :"
        ]
    },
    "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffe_generated.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 18.8,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/dffe/no_arch": {
        "test_name": "common/dffe/no_arch",
        "generated_blif": "dffe_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 5.1,
        "simulation_time(ms)": 3.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dff_generated.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 20.1,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dff/no_arch": {
        "test_name": "common/dff/no_arch",
        "generated_blif": "dff_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 1.6,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffsre_generated.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 24.2,
        "simulation_time(ms)": 4.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsre/no_arch": {
        "test_name": "common/dffsre/no_arch",
        "generated_blif": "dffsre_generated.blif",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 5.8,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffsr_generated.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 25.3,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 15
    },
    "common/dffsr/no_arch": {
        "test_name": "common/dffsr/no_arch",
        "generated_blif": "dffsr_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 6.1,
        "simulation_time(ms)": 4.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 15
    },
    "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "div_by_const_generated.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 811.9,
        "simulation_time(ms)": 718.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 1031,
        "Adder": 1055,
        "generic logic size": 4,
        "Longest Path": 1090,
        "Average Path": 9,
        "Estimated LUTs": 1031,
        "Total Node": 2086
    },
    "common/div_by_const/no_arch": {
        "test_name": "common/div_by_const/no_arch",
        "generated_blif": "div_by_const_generated.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 1447.8,
        "simulation_time(ms)": 1383.5,
        "test_coverage(%)": 100,
        "Po": 7,
        "logic element": 5538,
        "Longest Path": 255,
        "Average Path": 19,
        "Estimated LUTs": 5538,
        "Total Node": 5538
    },
    "common/div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "div_generated.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 45.5,
        "simulation_time(ms)": 19.6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 23,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 42
    },
    "common/div/no_arch": {
        "test_name": "common/div/no_arch",
        "generated_blif": "div_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 41.5,
        "simulation_time(ms)": 38.8,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 7,
        "logic element": 106,
        "Longest Path": 31,
        "Average Path": 8,
        "Estimated LUTs": 106,
        "Total Node": 106
    },
    "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dlatch_generated.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 20.1,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/dlatch/no_arch": {
        "test_name": "common/dlatch/no_arch",
        "generated_blif": "dlatch_generated.blif",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 3.9,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/ge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/ge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ge_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 23.8,
        "simulation_time(ms)": 5.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/ge/no_arch": {
        "test_name": "common/ge/no_arch",
        "generated_blif": "ge_generated.blif",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 5.9,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/gt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/gt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "gt_generated.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 22.5,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/gt/no_arch": {
        "test_name": "common/gt/no_arch",
        "generated_blif": "gt_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 4.5,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "hierarchy_generated.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 25.6,
        "simulation_time(ms)": 4.7,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 7
    },
    "common/hierarchy/no_arch": {
        "test_name": "common/hierarchy/no_arch",
        "generated_blif": "hierarchy_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 5.3,
        "simulation_time(ms)": 3.9,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/le/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/le/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "le_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 23.4,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/le/no_arch": {
        "test_name": "common/le/no_arch",
        "generated_blif": "le_generated.blif",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 6.4,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "logical_not_generated.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 19.8,
        "simulation_time(ms)": 3.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/logical_not/no_arch": {
        "test_name": "common/logical_not/no_arch",
        "generated_blif": "logical_not_generated.blif",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 30.4,
        "simulation_time(ms)": 29.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/lt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/lt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "lt_generated.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 21.7,
        "simulation_time(ms)": 3.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/lt/no_arch": {
        "test_name": "common/lt/no_arch",
        "generated_blif": "lt_generated.blif",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 5,
        "simulation_time(ms)": 3.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mem_generated.blif",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 85.1,
        "simulation_time(ms)": 63.5,
        "test_coverage(%)": 100,
        "Pi": 17,
        "Po": 8,
        "logic element": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "common/mem/no_arch": {
        "test_name": "common/mem/no_arch",
        "generated_blif": "mem_generated.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 175.2,
        "simulation_time(ms)": 164.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 16,
        "Po": 8,
        "logic element": 488,
        "latch": 128,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 488,
        "Total Node": 617
    },
    "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "memrd_generated.blif",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 72.4,
        "simulation_time(ms)": 52.5,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "common/memrd/no_arch": {
        "test_name": "common/memrd/no_arch",
        "generated_blif": "memrd_generated.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 124.8,
        "simulation_time(ms)": 116.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 308,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 308,
        "Total Node": 437
    },
    "common/mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mod_generated.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 39.4,
        "simulation_time(ms)": 18.5,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 27,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 6,
        "Estimated LUTs": 27,
        "Total Node": 46
    },
    "common/mod/no_arch": {
        "test_name": "common/mod/no_arch",
        "generated_blif": "mod_generated.blif",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 46.3,
        "simulation_time(ms)": 44.1,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 138,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 138,
        "Total Node": 138
    },
    "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mult_const_generated.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 48,
        "simulation_time(ms)": 29.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "common/mult_const/no_arch": {
        "test_name": "common/mult_const/no_arch",
        "generated_blif": "mult_const_generated.blif",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 11.1,
        "simulation_time(ms)": 9.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 15,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 15
    },
    "common/mult/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mult_generated.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 26.2,
        "simulation_time(ms)": 10.6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "common/mult/no_arch": {
        "test_name": "common/mult/no_arch",
        "generated_blif": "mult_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 17.7,
        "simulation_time(ms)": 15.7,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "common/mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mux_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 22.4,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/mux/no_arch": {
        "test_name": "common/mux/no_arch",
        "generated_blif": "mux_generated.blif",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 7,
        "simulation_time(ms)": 5.3,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/nr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "nr_generated.blif",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 97.5,
        "simulation_time(ms)": 74.2,
        "test_coverage(%)": 100,
        "Pi": 16,
        "Po": 24,
        "logic element": 64,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 64,
        "Total Node": 72
    },
    "common/nr/no_arch": {
        "test_name": "common/nr/no_arch",
        "generated_blif": "nr_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 146.4,
        "simulation_time(ms)": 138.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 15,
        "Po": 24,
        "logic element": 364,
        "latch": 128,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 364,
        "Total Node": 493
    },
    "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "nrnw_generated.blif",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 112.1,
        "simulation_time(ms)": 87.6,
        "test_coverage(%)": 100,
        "Pi": 38,
        "Po": 24,
        "logic element": 106,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 106,
        "Total Node": 114
    },
    "common/nrnw/no_arch": {
        "test_name": "common/nrnw/no_arch",
        "generated_blif": "nrnw_generated.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 204.3,
        "simulation_time(ms)": 190.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 24,
        "logic element": 586,
        "latch": 128,
        "Longest Path": 17,
        "Average Path": 6,
        "Estimated LUTs": 586,
        "Total Node": 715
    },
    "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pmux_generated.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 102,
        "simulation_time(ms)": 78.8,
        "test_coverage(%)": 100,
        "Pi": 230,
        "Po": 10,
        "logic element": 210,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 4,
        "Estimated LUTs": 210,
        "Total Node": 210
    },
    "common/pmux/no_arch": {
        "test_name": "common/pmux/no_arch",
        "generated_blif": "pmux_generated.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 86.1,
        "simulation_time(ms)": 81.2,
        "test_coverage(%)": 100,
        "Pi": 230,
        "Po": 10,
        "logic element": 210,
        "Longest Path": 23,
        "Average Path": 4,
        "Estimated LUTs": 210,
        "Total Node": 210
    },
    "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pow_const_generated.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 32.5,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "common/pow_const/no_arch": {
        "test_name": "common/pow_const/no_arch",
        "generated_blif": "pow_const_generated.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 25.2,
        "simulation_time(ms)": 19.5,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 8,
        "logic element": 348,
        "Longest Path": 41,
        "Average Path": 7,
        "Estimated LUTs": 348,
        "Total Node": 348
    },
    "common/pow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pow_generated.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 26.5,
        "simulation_time(ms)": 6.8,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 64,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 64,
        "Total Node": 70
    },
    "common/pow/no_arch": {
        "test_name": "common/pow/no_arch",
        "generated_blif": "pow_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 36.3,
        "simulation_time(ms)": 26.9,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 574,
        "Longest Path": 60,
        "Average Path": 6,
        "Estimated LUTs": 574,
        "Total Node": 574
    },
    "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "reduce_and_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 22,
        "simulation_time(ms)": 4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/reduce_and/no_arch": {
        "test_name": "common/reduce_and/no_arch",
        "generated_blif": "reduce_and_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 6,
        "simulation_time(ms)": 4.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "reduce_bool_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 22.4,
        "simulation_time(ms)": 4.2,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 4
    },
    "common/reduce_bool/no_arch": {
        "test_name": "common/reduce_bool/no_arch",
        "generated_blif": "reduce_bool_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 6.3,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "register_generated.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 24.7,
        "simulation_time(ms)": 6.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 9,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 16
    },
    "common/register/no_arch": {
        "test_name": "common/register/no_arch",
        "generated_blif": "register_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 7.3,
        "simulation_time(ms)": 5.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 9,
        "latch": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 16
    },
    "common/rom/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/rom/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "rom_generated.blif",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 76.3,
        "simulation_time(ms)": 54.3,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "common/rom/no_arch": {
        "test_name": "common/rom/no_arch",
        "generated_blif": "rom_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 113,
        "simulation_time(ms)": 105.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 308,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 308,
        "Total Node": 437
    },
    "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdffce_generated.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 16,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdffce/no_arch": {
        "test_name": "common/sdffce/no_arch",
        "generated_blif": "sdffce_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 5,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdffe_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 22.7,
        "simulation_time(ms)": 3.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdffe/no_arch": {
        "test_name": "common/sdffe/no_arch",
        "generated_blif": "sdffe_generated.blif",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdff_generated.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 19.9,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdff/no_arch": {
        "test_name": "common/sdff/no_arch",
        "generated_blif": "sdff_generated.blif",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 4,
        "simulation_time(ms)": 2.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sr_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 22.8,
        "simulation_time(ms)": 4.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/sr/no_arch": {
        "test_name": "common/sr/no_arch",
        "generated_blif": "sr_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 6.1,
        "simulation_time(ms)": 4.8,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/sub/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sub/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sub_generated.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 26.3,
        "simulation_time(ms)": 5.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sub/no_arch": {
        "test_name": "common/sub/no_arch",
        "generated_blif": "sub_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 5.5,
        "simulation_time(ms)": 4.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
