<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:17.805+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_in.data.V' (src/Rec_Acc.cpp:24)." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:16.061+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2314.484 ; gain = 56.027 ; free physical = 1170 ; free virtual = 4401&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2018.2&#xA;Project:             Rec_Acc&#xA;Solution:            solution1&#xA;Device target:       xc7a100tcsg324-1&#xA;Report date:         Fri Jul 12 10:28:57 CST 2019&#xA;&#xA;&#xA;#=== Post-Implementation Resource usage ===&#xA;SLICE:          157&#xA;LUT:            386&#xA;FF:             471&#xA;DSP:              0&#xA;BRAM:             0&#xA;SRL:              1&#xA;#=== Final timing ===&#xA;CP required:    40.000&#xA;CP achieved post-synthesis:    3.648&#xA;CP achieved post-implementation:    4.529&#xA;Timing met" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:28:57.055+0800" type="Warning"/>
        <logs message="WARNING: [Netlist 29-101] Netlist 'lenet5' is not ideal for floorplanning, since the cellview 'lenet5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:28:56.215+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:28:51.136+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 15a8de125&#xA;&#xA;&#xA;Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2256.949 ; gain = 60.598 ; free physical = 151 ; free virtual = 3422&#xA;Post Restoration Checksum: NetGraph: 60b88e92 NumContArr: f9d55293 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 15a8de125&#xA;&#xA;&#xA;Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2256.949 ; gain = 60.598 ; free physical = 151 ; free virtual = 3422&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 15a8de125&#xA;&#xA;&#xA;Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2270.945 ; gain = 74.594 ; free physical = 127 ; free virtual = 3398&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 15a8de125&#xA;&#xA;&#xA;Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2270.945 ; gain = 74.594 ; free physical = 127 ; free virtual = 3398&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 14e5fd386&#xA;&#xA;&#xA;Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2278.211 ; gain = 81.859 ; free physical = 124 ; free virtual = 3395" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:28:48.535+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;clear_V[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;clear_V[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:28:33.553+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;enable_V[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;enable_V[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:28:33.550+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;img_in_TVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;img_in_TVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:28:33.536+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:28:33.532+0800" type="Warning"/>
        <logs message="WARNING: [Netlist 29-101] Netlist 'lenet5' is not ideal for floorplanning, since the cellview 'lenet5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:58.515+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:48.289+0800" type="Warning"/>
        <logs message="WARNING: [Netlist 29-101] Netlist 'lenet5' is not ideal for floorplanning, since the cellview 'lenet5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:20.276+0800" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:19.773+0800" type="Warning"/>
        <logs message="WARNING: [Netlist 29-101] Netlist 'lenet5' is not ideal for floorplanning, since the cellview 'lenet5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:19.770+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (storemerge_reg_901_reg[3]) is unused and will be removed from module lenet5.&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1722.680 ; gain = 497.340 ; free physical = 950 ; free virtual = 4639&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1722.680 ; gain = 497.340 ; free physical = 824 ; free virtual = 4513&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.680 ; gain = 497.340 ; free physical = 807 ; free virtual = 4496&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1722.680 ; gain = 497.340 ; free physical = 804 ; free virtual = 4493&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1722.680 ; gain = 497.340 ; free physical = 805 ; free virtual = 4494&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1722.680 ; gain = 497.340 ; free physical = 805 ; free virtual = 4494&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1722.680 ; gain = 497.340 ; free physical = 805 ; free virtual = 4494&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1722.680 ; gain = 497.340 ; free physical = 805 ; free virtual = 4494&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1722.680 ; gain = 497.340 ; free physical = 805 ; free virtual = 4494&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1722.680 ; gain = 497.340 ; free physical = 805 ; free virtual = 4494&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Static Shift Register Report:&#xA;+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+&#xA;|Module Name | RTL Name         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | &#xA;+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+&#xA;|lenet5      | ap_CS_fsm_reg[5] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | &#xA;+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+&#xA;&#xA;&#xA;---------------------------------------------------------------------------------&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+-+--------------+----------+&#xA;| |BlackBox name |Instances |&#xA;+-+--------------+----------+&#xA;+-+--------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+-------+------+&#xA;|      |Cell   |Count |&#xA;+------+-------+------+&#xA;|1     |LUT1   |    59|&#xA;|2     |LUT2   |    60|&#xA;|3     |LUT3   |    62|&#xA;|4     |LUT4   |   144|&#xA;|5     |LUT5   |   112|&#xA;|6     |LUT6   |    93|&#xA;|7     |SRL16E |     1|&#xA;|8     |FDRE   |   470|&#xA;|9     |FDSE   |     1|&#xA;+------+-------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |  1002|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1722.680 ; gain = 497.340 ; free physical = 805 ; free virtual = 4494&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1722.680 ; gain = 135.520 ; free physical = 861 ; free virtual = 4550&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1722.680 ; gain = 497.340 ; free physical = 861 ; free virtual = 4550" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:19.764+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_s_reg_865_reg[0]) is unused and will be removed from module lenet5." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.783+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_s_reg_865_reg[1]) is unused and will be removed from module lenet5." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.779+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_s_reg_865_reg[2]) is unused and will be removed from module lenet5." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.775+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_s_reg_865_reg[3]) is unused and will be removed from module lenet5." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.771+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (max_reg_889_reg[15]) is unused and will be removed from module lenet5." projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.766+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TUSER[0]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.755+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TLAST[0]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.751+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TKEEP[0]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.748+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TKEEP[1]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.744+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TKEEP[2]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.741+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TKEEP[3]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.737+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[0]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.733+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[1]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.730+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[2]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.726+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[3]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.723+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[4]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.718+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[5]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.714+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[6]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.711+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[7]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.707+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[8]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.703+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[9]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.698+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[10]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.695+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[11]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.691+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[12]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.688+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[13]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.684+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[14]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.681+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[15]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.669+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[16]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.665+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[17]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.661+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[18]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.657+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[19]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.654+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[20]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.651+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[21]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.647+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[22]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.644+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[23]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.641+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[24]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.637+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[25]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.634+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[26]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.630+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[27]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.627+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[28]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.623+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[29]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.620+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[30]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.616+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[31]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.612+0800" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:27:10.607+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TUSER[0]&#xA;---------------------------------------------------------------------------------&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1360.859 ; gain = 135.520 ; free physical = 1165 ; free virtual = 4851&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1360.859 ; gain = 135.520 ; free physical = 1166 ; free virtual = 4851&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1360.859 ; gain = 135.520 ; free physical = 1166 ; free virtual = 4851&#xA;---------------------------------------------------------------------------------" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.742+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TLAST[0]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.738+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TKEEP[0]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.735+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TKEEP[1]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.731+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TKEEP[2]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.728+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TKEEP[3]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.724+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[0]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.721+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[1]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.717+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[2]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.714+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[3]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.711+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[4]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.707+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[5]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.703+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[6]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.698+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[7]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.695+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[8]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.691+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[9]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.688+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[10]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.684+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[11]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.681+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[12]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.677+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[13]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.673+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[14]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.669+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[15]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.665+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[16]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.661+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[17]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.657+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[18]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.653+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[19]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.649+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[20]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.644+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[21]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.640+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[22]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.637+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[23]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.633+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[24]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.630+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[25]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.626+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[26]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.623+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[27]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.619+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[28]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.616+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[29]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.613+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[30]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.610+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5 has unconnected port img_in_TDATA[31]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.608+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design lenet5_sum has unconnected port reset" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.605+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/eric/Documents/for_competition/HLS_ACC/CNN_ACC/Rec_Acc/solution1/impl/verilog/lenet5.v:2203]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.602+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/eric/Documents/for_competition/HLS_ACC/CNN_ACC/Rec_Acc/solution1/impl/verilog/lenet5.v:2199]" projectName="Rec_Acc" solutionName="solution1" date="2019-07-12T10:26:55.598+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
