{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731467036037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731467036037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 21:03:55 2024 " "Processing started: Tue Nov 12 21:03:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731467036037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467036037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display_divider -c display_divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off display_divider -c display_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467036037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731467036318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731467036319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/leddcd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042049 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/leddcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 0 " "Found 2 design units, including 0 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder " "Found design unit 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/decoder.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042051 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder-body " "Found design unit 2: decoder-body" {  } { { "decoder.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_divider-structural " "Found design unit 1: display_divider-structural" {  } { { "display_divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/display_divider.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042052 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_divider " "Found entity 1: display_divider" {  } { { "display_divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/display_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-behavioral " "Found design unit 1: comparator-behavioral" {  } { { "comparator.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/comparator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042054 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_tb-testbench " "Found design unit 1: comparator_tb-testbench" {  } { { "comparator_tb.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/comparator_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042056 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_tb " "Found entity 1: comparator_tb" {  } { { "comparator_tb.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/comparator_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file divider_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_const " "Found design unit 1: divider_const" {  } { { "divider_const.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider_const.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider_const-body " "Found design unit 2: divider_const-body" {  } { { "divider_const.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider_const.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 4 1 " "Found 4 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-structural_combinational " "Found design unit 1: divider-structural_combinational" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042059 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider-behavioral_sequential " "Found design unit 2: divider-behavioral_sequential" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042059 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divider-fsm_behavioral " "Found design unit 3: divider-fsm_behavioral" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 227 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042059 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_tb-behavior " "Found design unit 1: divider_tb-behavior" {  } { { "divider_tb.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042061 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_tb " "Found entity 1: divider_tb" {  } { { "divider_tb.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731467042061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_divider " "Elaborating entity \"display_divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731467042084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:dut " "Elaborating entity \"divider\" for hierarchy \"divider:dut\"" {  } { { "display_divider.vhd" "dut" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/display_divider.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731467042085 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b divider.vhd(308) " "VHDL Process Statement warning at divider.vhd(308): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042087 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(314) " "VHDL Process Statement warning at divider.vhd(314): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042087 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b divider.vhd(318) " "VHDL Process Statement warning at divider.vhd(318): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042087 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(318) " "VHDL Process Statement warning at divider.vhd(318): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042087 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(319) " "VHDL Process Statement warning at divider.vhd(319): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042087 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b divider.vhd(319) " "VHDL Process Statement warning at divider.vhd(319): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042087 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b divider.vhd(320) " "VHDL Process Statement warning at divider.vhd(320): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042087 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p divider.vhd(320) " "VHDL Process Statement warning at divider.vhd(320): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042087 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(320) " "VHDL Process Statement warning at divider.vhd(320): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042088 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p divider.vhd(321) " "VHDL Process Statement warning at divider.vhd(321): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042088 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q divider.vhd(323) " "VHDL Process Statement warning at divider.vhd(323): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042088 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p divider.vhd(323) " "VHDL Process Statement warning at divider.vhd(323): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042088 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(324) " "VHDL Process Statement warning at divider.vhd(324): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042088 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b divider.vhd(324) " "VHDL Process Statement warning at divider.vhd(324): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042088 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p divider.vhd(324) " "VHDL Process Statement warning at divider.vhd(324): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042088 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q divider.vhd(332) " "VHDL Process Statement warning at divider.vhd(332): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042088 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q divider.vhd(334) " "VHDL Process Statement warning at divider.vhd(334): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042088 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N divider.vhd(336) " "VHDL Process Statement warning at divider.vhd(336): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042088 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(337) " "VHDL Process Statement warning at divider.vhd(337): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042088 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(339) " "VHDL Process Statement warning at divider.vhd(339): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731467042088 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N divider.vhd(288) " "VHDL Process Statement warning at divider.vhd(288): inferring latch(es) for signal or variable \"N\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731467042089 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a divider.vhd(288) " "VHDL Process Statement warning at divider.vhd(288): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731467042089 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b divider.vhd(288) " "VHDL Process Statement warning at divider.vhd(288): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731467042089 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p divider.vhd(288) " "VHDL Process Statement warning at divider.vhd(288): inferring latch(es) for signal or variable \"p\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731467042089 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q divider.vhd(288) " "VHDL Process Statement warning at divider.vhd(288): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731467042089 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sign divider.vhd(288) " "VHDL Process Statement warning at divider.vhd(288): inferring latch(es) for signal or variable \"sign\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731467042089 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "quotient divider.vhd(288) " "VHDL Process Statement warning at divider.vhd(288): inferring latch(es) for signal or variable \"quotient\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731467042089 "|display_divider|divider:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "remainder divider.vhd(288) " "VHDL Process Statement warning at divider.vhd(288): inferring latch(es) for signal or variable \"remainder\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731467042089 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[0\] divider.vhd(288) " "Inferred latch for \"remainder\[0\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042090 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[1\] divider.vhd(288) " "Inferred latch for \"remainder\[1\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042090 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[2\] divider.vhd(288) " "Inferred latch for \"remainder\[2\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[3\] divider.vhd(288) " "Inferred latch for \"remainder\[3\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[0\] divider.vhd(288) " "Inferred latch for \"quotient\[0\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[1\] divider.vhd(288) " "Inferred latch for \"quotient\[1\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[2\] divider.vhd(288) " "Inferred latch for \"quotient\[2\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[3\] divider.vhd(288) " "Inferred latch for \"quotient\[3\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[4\] divider.vhd(288) " "Inferred latch for \"quotient\[4\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[5\] divider.vhd(288) " "Inferred latch for \"quotient\[5\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[6\] divider.vhd(288) " "Inferred latch for \"quotient\[6\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[7\] divider.vhd(288) " "Inferred latch for \"quotient\[7\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign divider.vhd(288) " "Inferred latch for \"sign\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] divider.vhd(288) " "Inferred latch for \"q\[0\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] divider.vhd(288) " "Inferred latch for \"q\[1\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] divider.vhd(288) " "Inferred latch for \"q\[2\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] divider.vhd(288) " "Inferred latch for \"q\[3\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] divider.vhd(288) " "Inferred latch for \"q\[4\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] divider.vhd(288) " "Inferred latch for \"q\[5\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] divider.vhd(288) " "Inferred latch for \"q\[6\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] divider.vhd(288) " "Inferred latch for \"q\[7\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[0\] divider.vhd(288) " "Inferred latch for \"p\[0\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[1\] divider.vhd(288) " "Inferred latch for \"p\[1\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[2\] divider.vhd(288) " "Inferred latch for \"p\[2\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[3\] divider.vhd(288) " "Inferred latch for \"p\[3\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[4\] divider.vhd(288) " "Inferred latch for \"p\[4\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042091 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[5\] divider.vhd(288) " "Inferred latch for \"p\[5\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[6\] divider.vhd(288) " "Inferred latch for \"p\[6\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[7\] divider.vhd(288) " "Inferred latch for \"p\[7\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[8\] divider.vhd(288) " "Inferred latch for \"p\[8\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[9\] divider.vhd(288) " "Inferred latch for \"p\[9\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[10\] divider.vhd(288) " "Inferred latch for \"p\[10\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[11\] divider.vhd(288) " "Inferred latch for \"p\[11\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[12\] divider.vhd(288) " "Inferred latch for \"p\[12\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[13\] divider.vhd(288) " "Inferred latch for \"p\[13\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[14\] divider.vhd(288) " "Inferred latch for \"p\[14\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[15\] divider.vhd(288) " "Inferred latch for \"p\[15\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[16\] divider.vhd(288) " "Inferred latch for \"p\[16\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[17\] divider.vhd(288) " "Inferred latch for \"p\[17\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[18\] divider.vhd(288) " "Inferred latch for \"p\[18\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[19\] divider.vhd(288) " "Inferred latch for \"p\[19\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[20\] divider.vhd(288) " "Inferred latch for \"p\[20\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[21\] divider.vhd(288) " "Inferred latch for \"p\[21\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[22\] divider.vhd(288) " "Inferred latch for \"p\[22\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[23\] divider.vhd(288) " "Inferred latch for \"p\[23\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[24\] divider.vhd(288) " "Inferred latch for \"p\[24\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[25\] divider.vhd(288) " "Inferred latch for \"p\[25\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[26\] divider.vhd(288) " "Inferred latch for \"p\[26\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[27\] divider.vhd(288) " "Inferred latch for \"p\[27\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[28\] divider.vhd(288) " "Inferred latch for \"p\[28\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[29\] divider.vhd(288) " "Inferred latch for \"p\[29\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042092 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[30\] divider.vhd(288) " "Inferred latch for \"p\[30\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[31\] divider.vhd(288) " "Inferred latch for \"p\[31\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] divider.vhd(288) " "Inferred latch for \"b\[0\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] divider.vhd(288) " "Inferred latch for \"b\[1\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] divider.vhd(288) " "Inferred latch for \"b\[2\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] divider.vhd(288) " "Inferred latch for \"b\[3\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] divider.vhd(288) " "Inferred latch for \"a\[0\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] divider.vhd(288) " "Inferred latch for \"a\[1\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] divider.vhd(288) " "Inferred latch for \"a\[2\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] divider.vhd(288) " "Inferred latch for \"a\[3\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] divider.vhd(288) " "Inferred latch for \"a\[4\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] divider.vhd(288) " "Inferred latch for \"a\[5\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] divider.vhd(288) " "Inferred latch for \"a\[6\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] divider.vhd(288) " "Inferred latch for \"a\[7\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[0\] divider.vhd(288) " "Inferred latch for \"N\[0\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[1\] divider.vhd(288) " "Inferred latch for \"N\[1\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[2\] divider.vhd(288) " "Inferred latch for \"N\[2\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[3\] divider.vhd(288) " "Inferred latch for \"N\[3\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[4\] divider.vhd(288) " "Inferred latch for \"N\[4\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[5\] divider.vhd(288) " "Inferred latch for \"N\[5\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[6\] divider.vhd(288) " "Inferred latch for \"N\[6\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[7\] divider.vhd(288) " "Inferred latch for \"N\[7\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[8\] divider.vhd(288) " "Inferred latch for \"N\[8\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[9\] divider.vhd(288) " "Inferred latch for \"N\[9\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[10\] divider.vhd(288) " "Inferred latch for \"N\[10\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[11\] divider.vhd(288) " "Inferred latch for \"N\[11\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042093 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[12\] divider.vhd(288) " "Inferred latch for \"N\[12\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[13\] divider.vhd(288) " "Inferred latch for \"N\[13\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[14\] divider.vhd(288) " "Inferred latch for \"N\[14\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[15\] divider.vhd(288) " "Inferred latch for \"N\[15\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[16\] divider.vhd(288) " "Inferred latch for \"N\[16\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[17\] divider.vhd(288) " "Inferred latch for \"N\[17\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[18\] divider.vhd(288) " "Inferred latch for \"N\[18\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[19\] divider.vhd(288) " "Inferred latch for \"N\[19\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[20\] divider.vhd(288) " "Inferred latch for \"N\[20\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[21\] divider.vhd(288) " "Inferred latch for \"N\[21\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[22\] divider.vhd(288) " "Inferred latch for \"N\[22\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[23\] divider.vhd(288) " "Inferred latch for \"N\[23\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[24\] divider.vhd(288) " "Inferred latch for \"N\[24\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[25\] divider.vhd(288) " "Inferred latch for \"N\[25\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[26\] divider.vhd(288) " "Inferred latch for \"N\[26\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[27\] divider.vhd(288) " "Inferred latch for \"N\[27\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[28\] divider.vhd(288) " "Inferred latch for \"N\[28\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[29\] divider.vhd(288) " "Inferred latch for \"N\[29\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[30\] divider.vhd(288) " "Inferred latch for \"N\[30\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N\[31\] divider.vhd(288) " "Inferred latch for \"N\[31\]\" at divider.vhd(288)" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042094 "|display_divider|divider:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:\\g1:0:nth_display " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:\\g1:0:nth_display\"" {  } { { "display_divider.vhd" "\\g1:0:nth_display" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/display_divider.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731467042103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|a\[2\] " "Latch divider:dut\|a\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042405 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|a\[0\] " "Latch divider:dut\|a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042405 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|a\[1\] " "Latch divider:dut\|a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042405 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042405 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|N\[3\] " "Latch divider:dut\|N\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.idle " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.idle" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|a\[3\] " "Latch divider:dut\|a\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|q\[2\] " "Latch divider:dut\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|q\[1\] " "Latch divider:dut\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|q\[0\] " "Latch divider:dut\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|q\[3\] " "Latch divider:dut\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|q\[6\] " "Latch divider:dut\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|q\[5\] " "Latch divider:dut\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|q\[4\] " "Latch divider:dut\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|q\[7\] " "Latch divider:dut\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|b\[1\] " "Latch divider:dut\|b\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.idle " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.idle" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|b\[2\] " "Latch divider:dut\|b\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.idle " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.idle" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[1\] " "Latch divider:dut\|p\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[2\] " "Latch divider:dut\|p\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[3\] " "Latch divider:dut\|p\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[4\] " "Latch divider:dut\|p\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[5\] " "Latch divider:dut\|p\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[6\] " "Latch divider:dut\|p\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[7\] " "Latch divider:dut\|p\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[8\] " "Latch divider:dut\|p\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[9\] " "Latch divider:dut\|p\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[10\] " "Latch divider:dut\|p\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[11\] " "Latch divider:dut\|p\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[12\] " "Latch divider:dut\|p\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[13\] " "Latch divider:dut\|p\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[14\] " "Latch divider:dut\|p\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[15\] " "Latch divider:dut\|p\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042406 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[16\] " "Latch divider:dut\|p\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[17\] " "Latch divider:dut\|p\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[18\] " "Latch divider:dut\|p\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[19\] " "Latch divider:dut\|p\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[20\] " "Latch divider:dut\|p\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[21\] " "Latch divider:dut\|p\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[22\] " "Latch divider:dut\|p\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[23\] " "Latch divider:dut\|p\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[24\] " "Latch divider:dut\|p\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[25\] " "Latch divider:dut\|p\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[26\] " "Latch divider:dut\|p\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[27\] " "Latch divider:dut\|p\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[28\] " "Latch divider:dut\|p\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[29\] " "Latch divider:dut\|p\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[30\] " "Latch divider:dut\|p\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[31\] " "Latch divider:dut\|p\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|b\[3\] " "Latch divider:dut\|b\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.idle " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.idle" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|p\[0\] " "Latch divider:dut\|p\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|b\[0\] " "Latch divider:dut\|b\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.idle " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.idle" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|a\[4\] " "Latch divider:dut\|a\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|a\[5\] " "Latch divider:dut\|a\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|a\[6\] " "Latch divider:dut\|a\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:dut\|a\[7\] " "Latch divider:dut\|a\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA divider:dut\|state.loop_state " "Ports D and ENA on the latch are fed by the same signal divider:dut\|state.loop_state" {  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731467042407 ""}  } { { "divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/divider.vhd" 288 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731467042407 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "overflow GND " "Pin \"overflow\" is stuck at GND" {  } { { "display_divider.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Lab 5 Behavioral Division/lab3-ce355/display_divider.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731467042486 "|display_divider|overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731467042486 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731467042533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731467042856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731467042856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "370 " "Implemented 370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731467042883 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731467042883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "333 " "Implemented 333 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731467042883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731467042883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731467042895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 21:04:02 2024 " "Processing ended: Tue Nov 12 21:04:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731467042895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731467042895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731467042895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731467042895 ""}
