Timing Report Max Delay Analysis

SmartTime Version v11.7 SP1.1
Microsemi Corporation - Microsemi Libero Software Release v11.7 SP1.1 (Version 11.7.1.14)
Date: Wed Oct 19 14:13:52 2016


Design: CoreTSE_Webserver
Family: SmartFusion2
Die: M2S090TS
Package: 484 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CLK1_PAD                                                                        
Period (ns):                1.600                                                                           
Frequency (MHz):            625.000                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
Period (ns):                6.760                                                                           
Frequency (MHz):            147.929                                                                         
Required Period (ns):       N/A                                                                             
Required Frequency (MHz):   N/A                                                                             
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_0/GL0                                                                      
Period (ns):                11.278                                                                          
Frequency (MHz):            88.668                                                                          
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        4.239                                                                           
External Hold (ns):         -1.664                                                                          
Min Clock-To-Out (ns):      5.719                                                                           
Max Clock-To-Out (ns):      15.545                                                                          

Clock Domain:               FCCC_1/GL0                                                                      
Period (ns):                7.529                                                                           
Frequency (MHz):            132.820                                                                         
Required Period (ns):       16.000                                                                          
Required Frequency (MHz):   62.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_1/GL1                                                                      
Period (ns):                3.589                                                                           
Frequency (MHz):            278.629                                                                         
Required Period (ns):       16.000                                                                          
Required Frequency (MHz):   62.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_2/GL0                                                                      
Period (ns):                4.670                                                                           
Frequency (MHz):            214.133                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_3/GL0                                                                      
Period (ns):                2.518                                                                           
Frequency (MHz):            397.141                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               OSC_0/I_RCOSC_25_50MHZ/CLKOUT                                                   
Period (ns):                2.596                                                                           
Frequency (MHz):            385.208                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB                                          
Period (ns):                18.198                                                                          
Frequency (MHz):            54.951                                                                          
Required Period (ns):       80.000                                                                          
Required Frequency (MHz):   12.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]                                        
Period (ns):                1.818                                                                           
Frequency (MHz):            550.055                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]                                        
Period (ns):                1.142                                                                           
Frequency (MHz):            875.657                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_3/GL1                                                                      
Period (ns):                2.518                                                                           
Frequency (MHz):            397.141                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

                            Input to Output                                                                 
Min Delay (ns):             N/A                                                                             
Max Delay (ns):             N/A                                                                             

END SUMMARY
-----------------------------------------------------

Clock Domain CLK1_PAD

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_0/CLK1_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[6]:D
  Delay (ns):                  6.474                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.654                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.760                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[6]:D
  Delay (ns):                  6.224                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.395                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.501                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[8]:D
  Delay (ns):                  6.092                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.263                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.399                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi1OII[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[6]:D
  Delay (ns):                  5.977                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.189                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.295                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBloOII[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[6]:D
  Delay (ns):                  5.969                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                10.182                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         6.288                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[3]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[6]:D
  data required time                             N/C       
  data arrival time                          -   10.654    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
               +     0.000          Clock source
  0.000                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q (r)
               +     2.355          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01
  2.355                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:An (f)
               +     0.374          cell: ADLIB:GBM
  2.729                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:YEn (f)
               +     0.610          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_YWn_GEast
  3.339                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  3.656                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB0:YL (r)
               +     0.524          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB0_rgbl_net_1
  4.180                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[3]:CLK (r)
               +     0.092          cell: ADLIB:SLE
  4.272                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[3]:Q (r)
               +     1.541          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[3]
  5.813                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBioOII_RNIVGR41:A (r)
               +     0.270          cell: ADLIB:CFG4
  6.083                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBioOII_RNIVGR41:Y (r)
               +     0.306          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_m2_e_3_3_2
  6.389                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBloOII_RNIA2E92[3]:C (r)
               +     0.270          cell: ADLIB:CFG4
  6.659                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBloOII_RNIA2E92[3]:Y (r)
               +     0.873          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_m2_e_3_3
  7.532                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0_1[6]:B (r)
               +     0.158          cell: ADLIB:CFG4
  7.690                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0_1[6]:Y (r)
               +     0.800          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0_1[6]
  8.490                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0_4[6]:C (r)
               +     0.168          cell: ADLIB:CFG4
  8.658                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0_4[6]:Y (r)
               +     0.747          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0_4[6]
  9.405                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0_6[6]:B (r)
               +     0.202          cell: ADLIB:CFG4
  9.607                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0_6[6]:Y (r)
               +     0.715          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0_6[6]
  10.322                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0[6]:C (r)
               +     0.265          cell: ADLIB:CFG4
  10.587                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_0[6]:Y (r)
               +     0.067          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII[6]
  10.654                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[6]:D (r)
                                    
  10.654                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
               +     0.000          Clock source
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q (r)
               +     2.355          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:An (f)
               +     0.374          cell: ADLIB:GBM
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:YEn (f)
               +     0.610          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_YWn_GEast
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB0:YL (r)
               +     0.492          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB0_rgbl_net_1
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[6]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[6]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain FCCC_0/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[0]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[4]
  Delay (ns):                  10.587                                                                          
  Slack (ns):                  8.722                                                                           
  Arrival (ns):                15.573                                                                          
  Required (ns):               24.295                                                                          
  Setup (ns):                  0.877                                                                           
  Minimum Period (ns):         11.278                                                                          

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[1]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[4]
  Delay (ns):                  10.514                                                                          
  Slack (ns):                  8.795                                                                           
  Arrival (ns):                15.500                                                                          
  Required (ns):               24.295                                                                          
  Setup (ns):                  0.877                                                                           
  Minimum Period (ns):         11.205                                                                          

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[0]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[0]
  Delay (ns):                  10.484                                                                          
  Slack (ns):                  8.851                                                                           
  Arrival (ns):                15.470                                                                          
  Required (ns):               24.321                                                                          
  Setup (ns):                  0.851                                                                           
  Minimum Period (ns):         11.149                                                                          

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[1]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[0]
  Delay (ns):                  10.411                                                                          
  Slack (ns):                  8.924                                                                           
  Arrival (ns):                15.397                                                                          
  Required (ns):               24.321                                                                          
  Setup (ns):                  0.851                                                                           
  Minimum Period (ns):         11.076                                                                          

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[0]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[30]
  Delay (ns):                  10.114                                                                          
  Slack (ns):                  9.054                                                                           
  Arrival (ns):                15.100                                                                          
  Required (ns):               24.154                                                                          
  Setup (ns):                  1.018                                                                           
  Minimum Period (ns):         10.946                                                                          


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[0]:CLK
  To: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[4]
  data required time                             24.295    
  data arrival time                          -   15.573    
  slack                                          8.722     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  3.165                        
               +     0.199          net: FCCC_0/GL0_net
  3.364                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  3.542                        FCCC_0/GL0_INST:YEn (f)
               +     0.613          net: FCCC_0/GL0_INST/U0_YWn_GEast
  4.155                        FCCC_0/GL0_INST/U0_RGB1_RGB10:An (f)
               +     0.316          cell: ADLIB:RGB
  4.471                        FCCC_0/GL0_INST/U0_RGB1_RGB10:YR (r)
               +     0.515          net: FCCC_0/GL0_INST/U0_RGB1_RGB10_rgbr_net_1
  4.986                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.073                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[0]:Q (r)
               +     1.465          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoi1[0]
  6.538                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBoil0/un5_CORETSE_AHBo01oI_2:A (r)
               +     0.158          cell: ADLIB:CFG2
  6.696                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBoil0/un5_CORETSE_AHBo01oI_2:Y (r)
               +     2.461          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/N_727
  9.157                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBoil0/un5_CORETSE_AHBo01oI_0_a2:A (r)
               +     0.074          cell: ADLIB:CFG2
  9.231                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBoil0/un5_CORETSE_AHBo01oI_0_a2:Y (r)
               +     0.636          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/N_148
  9.867                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBoil0/un5_CORETSE_AHBo01oI_0_a3:A (r)
               +     0.158          cell: ADLIB:CFG2
  10.025                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBoil0/un5_CORETSE_AHBo01oI_0_a3:Y (r)
               +     1.115          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/un5_CORETSE_AHBo01oI
  11.140                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBoil0/CORETSE_AHBlI00_2[4]:A (r)
               +     0.074          cell: ADLIB:CFG4
  11.214                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBoil0/CORETSE_AHBlI00_2[4]:Y (r)
               +     0.709          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlI00_2[4]
  11.923                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/un5_CORETSE_AHBIiOl[4]:C (r)
               +     0.265          cell: ADLIB:CFG4
  12.188                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/un5_CORETSE_AHBIiOl[4]:Y (r)
               +     0.622          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/un5_CORETSE_AHBIiOl[4]
  12.810                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl_0[4]:C (r)
               +     0.072          cell: ADLIB:CFG4
  12.882                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl_0[4]:Y (r)
               +     0.673          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl_0[4]
  13.555                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl[4]:A (r)
               +     0.315          cell: ADLIB:CFG4
  13.870                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl[4]:Y (r)
               +     0.098          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBIol0[4]
  13.968                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl_RNIF0041[4]:B (r)
               +     0.074          cell: ADLIB:CFG4
  14.042                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl_RNIF0041[4]:Y (r)
               +     1.337          net: CoreAHBLite_0_AHBmslave3_HRDATA_m[4]
  15.379                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  15.573                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA (r)
               +     0.000          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/F_HM0_RDATA_net[4]
  15.573                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[4] (r)
                                    
  15.573                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  23.165                       
               +     0.199          net: FCCC_0/GL0_net
  23.364                       FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  23.542                       FCCC_0/GL0_INST:YEn (f)
               +     0.619          net: FCCC_0/GL0_INST/U0_YWn_GEast
  24.161                       FCCC_0/GL0_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  24.477                       FCCC_0/GL0_INST/U0_RGB1:YR (r)
               +     0.407          net: FCCC_0/GL0_INST/U0_RGB1_YR
  24.884                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  25.093                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB (r)
               +     0.079          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/CLK_BASE_net
  25.172                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE (r)
               -     0.877          Library setup time: ADLIB:MSS_075_IP
  24.295                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[4]
                                    
  24.295                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        PHY_MDIO
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D
  Delay (ns):                  8.817                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.817                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.174                                                                           
  External Setup (ns):         4.239                                                                           


Expanded Path 1
  From: PHY_MDIO
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D
  data required time                             N/C       
  data arrival time                          -   8.817     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        PHY_MDIO (f)
               +     0.000          net: PHY_MDIO
  0.000                        BIBUF_0/U0/U_IOPAD:PAD (f)
               +     2.550          cell: ADLIB:IOPAD_BI
  2.550                        BIBUF_0/U0/U_IOPAD:Y (f)
               +     0.000          net: BIBUF_0/U0/YIN1
  2.550                        BIBUF_0/U0/U_IOINFF:A (f)
               +     0.090          cell: ADLIB:IOINFF_BYPASS
  2.640                        BIBUF_0/U0/U_IOINFF:Y (f)
               +     3.747          net: BIBUF_0_Y
  6.387                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_1:D (f)
               +     0.087          cell: ADLIB:CFG4
  6.474                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_1:Y (f)
               +     0.302          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBo01_0_1
  6.776                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0_a2[0]:A (f)
               +     0.311          cell: ADLIB:CFG4
  7.087                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0_a2[0]:Y (f)
               +     1.447          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/N_808
  8.534                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0[0]:D (f)
               +     0.209          cell: ADLIB:CFG4
  8.743                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0[0]:Y (f)
               +     0.074          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBOIOi[0]
  8.817                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D (f)
                                    
  8.817                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  N/C                          
               +     0.173          net: FCCC_0/GL0_net
  N/C                          FCCC_0/GL0_INST:An (r)
               +     0.155          cell: ADLIB:GBM
  N/C                          FCCC_0/GL0_INST:YEn (f)
               +     0.532          net: FCCC_0/GL0_INST/U0_YWn_GEast
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB16:An (f)
               +     0.275          cell: ADLIB:RGB
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB16:YR (r)
               +     0.452          net: FCCC_0/GL0_INST/U0_RGB1_RGB16_rgbr_net_1
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_7_M2F
  Delay (ns):                  10.361                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                15.545                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.545                                                                          

Path 2
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_5_M2F
  Delay (ns):                  10.167                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                15.351                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.351                                                                          

Path 3
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_1_M2F
  Delay (ns):                  10.051                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                15.235                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.235                                                                          

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBI11:CLK
  To:                          PHY_MDIO
  Delay (ns):                  10.181                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                15.159                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.159                                                                          

Path 5
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_0_M2F
  Delay (ns):                  9.891                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                15.075                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.075                                                                          


Expanded Path 1
  From: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To: GPIO_7_M2F
  data required time                             N/C       
  data arrival time                          -   15.545    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  3.165                        
               +     0.199          net: FCCC_0/GL0_net
  3.364                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  3.542                        FCCC_0/GL0_INST:YEn (f)
               +     0.619          net: FCCC_0/GL0_INST/U0_YWn_GEast
  4.161                        FCCC_0/GL0_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.477                        FCCC_0/GL0_INST/U0_RGB1:YR (r)
               +     0.407          net: FCCC_0/GL0_INST/U0_RGB1_YR
  4.884                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  5.093                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB (r)
               +     0.091          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/CLK_BASE_net
  5.184                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE (r)
               +     1.423          cell: ADLIB:MSS_075_IP
  6.607                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:SPI0_SS0_MGPIO7A_H2F_B (f)
               +     5.929          net: GPIO_7_M2F_c
  12.536                       GPIO_7_M2F_obuf/U0/U_IOOUTFF:A (f)
               +     0.343          cell: ADLIB:IOOUTFF_BYPASS
  12.879                       GPIO_7_M2F_obuf/U0/U_IOOUTFF:Y (f)
               +     0.000          net: GPIO_7_M2F_obuf/U0/DOUT
  12.879                       GPIO_7_M2F_obuf/U0/U_IOPAD:D (f)
               +     2.666          cell: ADLIB:IOPAD_TRI
  15.545                       GPIO_7_M2F_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GPIO_7_M2F
  15.545                       GPIO_7_M2F (f)
                                    
  15.545                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  N/C                          
                                    
  N/C                          GPIO_7_M2F (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[6]:ALn
  Delay (ns):                  9.125                                                                           
  Slack (ns):                  10.429                                                                          
  Arrival (ns):                14.150                                                                          
  Required (ns):               24.579                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         9.571                                                                           
  Skew (ns):                   0.093                                                                           

Path 2
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[7]:ALn
  Delay (ns):                  9.125                                                                           
  Slack (ns):                  10.430                                                                          
  Arrival (ns):                14.150                                                                          
  Required (ns):               24.580                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         9.570                                                                           
  Skew (ns):                   0.092                                                                           

Path 3
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[28]:ALn
  Delay (ns):                  8.687                                                                           
  Slack (ns):                  10.861                                                                          
  Arrival (ns):                13.712                                                                          
  Required (ns):               24.573                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         9.139                                                                           
  Skew (ns):                   0.099                                                                           

Path 4
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[29]:ALn
  Delay (ns):                  8.687                                                                           
  Slack (ns):                  10.862                                                                          
  Arrival (ns):                13.712                                                                          
  Required (ns):               24.574                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         9.138                                                                           
  Skew (ns):                   0.098                                                                           

Path 5
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[19]:ALn
  Delay (ns):                  8.679                                                                           
  Slack (ns):                  10.877                                                                          
  Arrival (ns):                13.704                                                                          
  Required (ns):               24.581                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         9.123                                                                           
  Skew (ns):                   0.091                                                                           


Expanded Path 1
  From: CoreResetP_0/MSS_HPMS_READY_int:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[6]:ALn
  data required time                             24.579    
  data arrival time                          -   14.150    
  slack                                          10.429    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  3.165                        
               +     0.199          net: FCCC_0/GL0_net
  3.364                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  3.542                        FCCC_0/GL0_INST:YEn (f)
               +     0.629          net: FCCC_0/GL0_INST/U0_YWn_GEast
  4.171                        FCCC_0/GL0_INST/U0_RGB1_RGB29:An (f)
               +     0.317          cell: ADLIB:RGB
  4.488                        FCCC_0/GL0_INST/U0_RGB1_RGB29:YL (r)
               +     0.537          net: FCCC_0/GL0_INST/U0_RGB1_RGB29_rgbl_net_1
  5.025                        CoreResetP_0/MSS_HPMS_READY_int:CLK (r)
               +     0.092          cell: ADLIB:SLE
  5.117                        CoreResetP_0/MSS_HPMS_READY_int:Q (r)
               +     5.911          net: CoreResetP_0/MSS_HPMS_READY_int
  11.028                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBilII:A (r)
               +     0.202          cell: ADLIB:CFG3
  11.230                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBilII:Y (r)
               +     2.920          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBilII
  14.150                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[6]:ALn (r)
                                    
  14.150                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  23.165                       
               +     0.199          net: FCCC_0/GL0_net
  23.364                       FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  23.542                       FCCC_0/GL0_INST:YEn (f)
               +     0.614          net: FCCC_0/GL0_INST/U0_YWn_GEast
  24.156                       FCCC_0/GL0_INST/U0_RGB1_RGB14:An (f)
               +     0.316          cell: ADLIB:RGB
  24.472                       FCCC_0/GL0_INST/U0_RGB1_RGB14:YR (r)
               +     0.460          net: FCCC_0/GL0_INST/U0_RGB1_RGB14_rgbr_net_1
  24.932                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[6]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  24.579                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[6]:ALn
                                    
  24.579                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET OSC_0/I_RCOSC_25_50MHZ/CLKOUT to FCCC_0/GL0

No Path 

END SET OSC_0/I_RCOSC_25_50MHZ/CLKOUT to FCCC_0/GL0

----------------------------------------------------

SET CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB to FCCC_0/GL0

No Path 

END SET CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB to FCCC_0/GL0

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_0/GL0

No Path 

END SET FCCC_3/GL0 to FCCC_0/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_0/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_0/GL0

----------------------------------------------------

Clock Domain FCCC_1/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[18]:D
  Delay (ns):                  7.189                                                                           
  Slack (ns):                  8.471                                                                           
  Arrival (ns):                11.424                                                                          
  Required (ns):               19.895                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         7.529                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[27]:D
  Delay (ns):                  7.089                                                                           
  Slack (ns):                  8.575                                                                           
  Arrival (ns):                11.324                                                                          
  Required (ns):               19.899                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         7.425                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[25]:D
  Delay (ns):                  7.046                                                                           
  Slack (ns):                  8.603                                                                           
  Arrival (ns):                11.281                                                                          
  Required (ns):               19.884                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         7.397                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[18]:D
  Delay (ns):                  6.992                                                                           
  Slack (ns):                  8.668                                                                           
  Arrival (ns):                11.227                                                                          
  Required (ns):               19.895                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         7.332                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[11]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[25]:D
  Delay (ns):                  6.963                                                                           
  Slack (ns):                  8.674                                                                           
  Arrival (ns):                11.210                                                                          
  Required (ns):               19.884                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         7.326                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[18]:D
  data required time                             19.895    
  data arrival time                          -   11.424    
  slack                                          8.471     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL0
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.401          Clock generation
  2.401                        
               +     0.199          net: FCCC_1/GL0_net
  2.600                        FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.777                        FCCC_1/GL0_INST:YWn (f)
               +     0.621          net: FCCC_1/GL0_INST/U0_YWn
  3.398                        FCCC_1/GL0_INST/U0_RGB1_RGB11:An (f)
               +     0.316          cell: ADLIB:RGB
  3.714                        FCCC_1/GL0_INST/U0_RGB1_RGB11:YR (r)
               +     0.521          net: FCCC_1/GL0_INST/U0_RGB1_RGB11_rgbr_net_1
  4.235                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.322                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]:Q (r)
               +     0.860          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[10]
  5.182                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBiO11[0]:A (r)
               +     0.158          cell: ADLIB:CFG3
  5.340                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBiO11[0]:Y (r)
               +     0.667          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiO11[0]
  6.007                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBoOOoI.m12:A (r)
               +     0.202          cell: ADLIB:CFG2
  6.209                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBoOOoI.m12:Y (r)
               +     0.800          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI_inst_1/i3_mux
  7.009                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBlOOoI_1_0_.m16_am:D (r)
               +     0.282          cell: ADLIB:CFG4
  7.291                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBlOOoI_1_0_.m16_am:Y (r)
               +     0.441          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI_inst_1/m16_am
  7.732                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBlOOoI_1_0_.m16_ns:A (r)
               +     0.158          cell: ADLIB:CFG3
  7.890                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBlOOoI_1_0_.m16_ns:Y (r)
               +     0.225          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI_inst_1/i5_mux_1
  8.115                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBlOOoI_1_0_.m22:B (r)
               +     0.158          cell: ADLIB:CFG4
  8.273                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBlOOoI_1_0_.m22:Y (r)
               +     0.220          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI_inst_1/CORETSE_AHBlOOoI[1]
  8.493                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/un4_CORETSE_AHBIlOoI:A (r)
               +     0.100          cell: ADLIB:CFG3
  8.593                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/un4_CORETSE_AHBIlOoI:Y (f)
               +     0.607          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI_inst_1/un4_CORETSE_AHBIlOoI
  9.200                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBIlOoI_9:C (f)
               +     0.147          cell: ADLIB:CFG4
  9.347                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBIlOoI_9:Y (r)
               +     0.353          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI_inst_1/CORETSE_AHBIlOoI_9
  9.700                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBIlOoI:C (r)
               +     0.074          cell: ADLIB:CFG4
  9.774                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBIlOoI:Y (r)
               +     0.647          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBIlOoI_net_3
  10.421                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBo0OoI_1_iv_0[2]:C (r)
               +     0.225          cell: ADLIB:CFG3
  10.646                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBo0OoI_1_iv_0[2]:Y (f)
               +     0.604          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBo0OoI_1_iv_0[2]
  11.250                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoloi[2]:C (f)
               +     0.099          cell: ADLIB:CFG3
  11.349                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoloi[2]:Y (r)
               +     0.075          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoloi[2]
  11.424                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[18]:D (r)
                                    
  11.424                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL0
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.401          Clock generation
  18.401                       
               +     0.199          net: FCCC_1/GL0_net
  18.600                       FCCC_1/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  18.778                       FCCC_1/GL0_INST:YEn (f)
               +     0.601          net: FCCC_1/GL0_INST/U0_YWn_GEast
  19.379                       FCCC_1/GL0_INST/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  19.696                       FCCC_1/GL0_INST/U0_RGB1_RGB2:YL (r)
               +     0.453          net: FCCC_1/GL0_INST/U0_RGB1_RGB2_rgbl_net_1
  20.149                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[18]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  19.895                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[18]:D
                                    
  19.895                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBoIo0[0]:ALn
  Delay (ns):                  3.803                                                                           
  Slack (ns):                  11.792                                                                          
  Arrival (ns):                8.015                                                                           
  Required (ns):               19.807                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.208                                                                           
  Skew (ns):                   0.052                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[14]:ALn
  Delay (ns):                  3.806                                                                           
  Slack (ns):                  11.793                                                                          
  Arrival (ns):                8.018                                                                           
  Required (ns):               19.811                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.207                                                                           
  Skew (ns):                   0.048                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[12]:ALn
  Delay (ns):                  3.806                                                                           
  Slack (ns):                  11.793                                                                          
  Arrival (ns):                8.018                                                                           
  Required (ns):               19.811                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.207                                                                           
  Skew (ns):                   0.048                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIoi[0]:ALn
  Delay (ns):                  3.806                                                                           
  Slack (ns):                  11.793                                                                          
  Arrival (ns):                8.018                                                                           
  Required (ns):               19.811                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.207                                                                           
  Skew (ns):                   0.048                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBoIO1[13]:ALn
  Delay (ns):                  3.806                                                                           
  Slack (ns):                  11.793                                                                          
  Arrival (ns):                8.018                                                                           
  Required (ns):               19.811                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.207                                                                           
  Skew (ns):                   0.048                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBoIo0[0]:ALn
  data required time                             19.807    
  data arrival time                          -   8.015     
  slack                                          11.792    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL0
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.401          Clock generation
  2.401                        
               +     0.199          net: FCCC_1/GL0_net
  2.600                        FCCC_1/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  2.778                        FCCC_1/GL0_INST:YEn (f)
               +     0.611          net: FCCC_1/GL0_INST/U0_YWn_GEast
  3.389                        FCCC_1/GL0_INST/U0_RGB1_RGB13:An (f)
               +     0.317          cell: ADLIB:RGB
  3.706                        FCCC_1/GL0_INST/U0_RGB1_RGB13:YL (r)
               +     0.506          net: FCCC_1/GL0_INST/U0_RGB1_RGB13_rgbl_net_1
  4.212                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.320                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:Q (f)
               +     0.053          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBlOlII
  4.373                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:C (f)
               +     0.315          cell: ADLIB:CFG4
  4.688                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:Y (r)
               +     1.451          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII
  6.139                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:An (f)
               +     0.374          cell: ADLIB:GBM
  6.513                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:YEn (f)
               +     0.612          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_YWn_GEast
  7.125                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  7.442                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB4:YL (r)
               +     0.573          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB4_rgbl_net_1
  8.015                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBoIo0[0]:ALn (r)
                                    
  8.015                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL0
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.401          Clock generation
  18.401                       
               +     0.199          net: FCCC_1/GL0_net
  18.600                       FCCC_1/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  18.778                       FCCC_1/GL0_INST:YEn (f)
               +     0.598          net: FCCC_1/GL0_INST/U0_YWn_GEast
  19.376                       FCCC_1/GL0_INST/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  19.693                       FCCC_1/GL0_INST/U0_RGB1_RGB4:YL (r)
               +     0.467          net: FCCC_1/GL0_INST/U0_RGB1_RGB4_rgbl_net_1
  20.160                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBoIo0[0]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  19.807                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBoIo0[0]:ALn
                                    
  19.807                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_1/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_1/GL0

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL0

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  Delay (ns):                  5.741                                                                           
  Slack (ns):                  6.197                                                                           
  Arrival (ns):                5.741                                                                           
  Required (ns):               11.938                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[13]:D
  Delay (ns):                  5.710                                                                           
  Slack (ns):                  6.220                                                                           
  Arrival (ns):                5.710                                                                           
  Required (ns):               11.930                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  Delay (ns):                  5.649                                                                           
  Slack (ns):                  6.276                                                                           
  Arrival (ns):                5.649                                                                           
  Required (ns):               11.925                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[12]:D
  Delay (ns):                  5.580                                                                           
  Slack (ns):                  6.352                                                                           
  Arrival (ns):                5.580                                                                           
  Required (ns):               11.932                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[18]:D
  Delay (ns):                  5.512                                                                           
  Slack (ns):                  6.414                                                                           
  Arrival (ns):                5.512                                                                           
  Required (ns):               11.926                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  data required time                             11.938    
  data arrival time                          -   5.741     
  slack                                          6.197     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1] (r)
               +     0.611          cell: ADLIB:SERDESIF_075_IP
  0.611                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXDATA[35] (r)
               +     3.662          net: SERDES_IF2_0_EPCS_3_RX_DATA[5]
  4.273                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  4.618                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST:Y (r)
               +     0.667          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1D_TEST_net
  5.285                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]:B (r)
               +     0.168          cell: ADLIB:CFG3
  5.453                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]:Y (r)
               +     0.288          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]
  5.741                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D (r)
                                    
  5.741                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL0
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.401          Clock generation
  10.401                       
               +     0.199          net: FCCC_1/GL0_net
  10.600                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  10.777                       FCCC_1/GL0_INST:YWn (f)
               +     0.633          net: FCCC_1/GL0_INST/U0_YWn
  11.410                       FCCC_1/GL0_INST/U0_RGB1_RGB19:An (f)
               +     0.316          cell: ADLIB:RGB
  11.726                       FCCC_1/GL0_INST/U0_RGB1_RGB19:YR (r)
               +     0.466          net: FCCC_1/GL0_INST/U0_RGB1_RGB19_rgbr_net_1
  12.192                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  11.938                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
                                    
  11.938                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL0

----------------------------------------------------

SET FCCC_1/GL1 to FCCC_1/GL0

No Path 

END SET FCCC_1/GL1 to FCCC_1/GL0

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_1/GL0

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  Delay (ns):                  2.313                                                                           
  Slack (ns):                  2.176                                                                           
  Arrival (ns):                9.749                                                                           
  Required (ns):               11.925                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  Delay (ns):                  2.292                                                                           
  Slack (ns):                  2.197                                                                           
  Arrival (ns):                9.741                                                                           
  Required (ns):               11.938                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D
  Delay (ns):                  2.269                                                                           
  Slack (ns):                  2.227                                                                           
  Arrival (ns):                9.711                                                                           
  Required (ns):               11.938                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[12]:D
  Delay (ns):                  2.253                                                                           
  Slack (ns):                  2.237                                                                           
  Arrival (ns):                9.695                                                                           
  Required (ns):               11.932                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[6]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[16]:D
  Delay (ns):                  2.181                                                                           
  Slack (ns):                  2.302                                                                           
  Arrival (ns):                9.614                                                                           
  Required (ns):               11.916                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  data required time                             11.925    
  data arrival time                          -   9.749     
  slack                                          2.176     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.997                        FCCC_2/GL0_INST:YEn (f)
               +     0.621          net: FCCC_2/GL0_INST/U0_YWn_GEast
  6.618                        FCCC_2/GL0_INST/U0_RGB1_RGB12:An (f)
               +     0.317          cell: ADLIB:RGB
  6.935                        FCCC_2/GL0_INST/U0_RGB1_RGB12:YL (r)
               +     0.501          net: FCCC_2/GL0_INST/U0_RGB1_RGB12_rgbl_net_1
  7.436                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.523                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]:Q (r)
               +     0.660          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[1]
  8.183                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:C (r)
               +     0.202          cell: ADLIB:CFG4
  8.385                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:Y (r)
               +     0.981          net: CORETSE_AHB_0_TCG[1]
  9.366                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:A (r)
               +     0.074          cell: ADLIB:CFG3
  9.440                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:Y (r)
               +     0.309          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]
  9.749                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D (r)
                                    
  9.749                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL0
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.401          Clock generation
  10.401                       
               +     0.199          net: FCCC_1/GL0_net
  10.600                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  10.777                       FCCC_1/GL0_INST:YWn (f)
               +     0.628          net: FCCC_1/GL0_INST/U0_YWn
  11.405                       FCCC_1/GL0_INST/U0_RGB1_RGB18:An (f)
               +     0.316          cell: ADLIB:RGB
  11.721                       FCCC_1/GL0_INST/U0_RGB1_RGB18:YR (r)
               +     0.458          net: FCCC_1/GL0_INST/U0_RGB1_RGB18_rgbr_net_1
  12.179                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  11.925                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
                                    
  11.925                       data required time


END SET FCCC_2/GL0 to FCCC_1/GL0

----------------------------------------------------

Clock Domain FCCC_1/GL1

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
  Delay (ns):                  0.456                                                                           
  Slack (ns):                  15.217                                                                          
  Arrival (ns):                4.698                                                                           
  Required (ns):               19.915                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         0.783                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
  data required time                             19.915    
  data arrival time                          -   4.698     
  slack                                          15.217    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL1
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     2.428          Clock generation
  2.428                        
               +     0.198          net: FCCC_1/GL1_net
  2.626                        FCCC_1/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  2.804                        FCCC_1/GL1_INST:YEn (f)
               +     0.615          net: FCCC_1/GL1_INST/U0_YWn_GEast
  3.419                        FCCC_1/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  3.736                        FCCC_1/GL1_INST/U0_RGB1_RGB1:YL (r)
               +     0.506          net: FCCC_1/GL1_INST/U0_RGB1_RGB1_rgbl_net_1
  4.242                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK (r)
               +     0.092          cell: ADLIB:SLE
  4.334                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:Q (r)
               +     0.364          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoiIII
  4.698                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D (r)
                                    
  4.698                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL1
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     2.428          Clock generation
  18.428                       
               +     0.198          net: FCCC_1/GL1_net
  18.626                       FCCC_1/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  18.804                       FCCC_1/GL1_INST:YEn (f)
               +     0.615          net: FCCC_1/GL1_INST/U0_YWn_GEast
  19.419                       FCCC_1/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  19.736                       FCCC_1/GL1_INST/U0_RGB1_RGB1:YL (r)
               +     0.433          net: FCCC_1/GL1_INST/U0_RGB1_RGB1_rgbl_net_1
  20.169                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  19.915                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
                                    
  19.915                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:ALn
  Delay (ns):                  3.168                                                                           
  Slack (ns):                  12.411                                                                          
  Arrival (ns):                7.402                                                                           
  Required (ns):               19.813                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.589                                                                           
  Skew (ns):                   0.068                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[7]:ALn
  Delay (ns):                  3.168                                                                           
  Slack (ns):                  12.411                                                                          
  Arrival (ns):                7.402                                                                           
  Required (ns):               19.813                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.589                                                                           
  Skew (ns):                   0.068                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:ALn
  Delay (ns):                  3.168                                                                           
  Slack (ns):                  12.420                                                                          
  Arrival (ns):                7.402                                                                           
  Required (ns):               19.822                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.580                                                                           
  Skew (ns):                   0.059                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:ALn
  Delay (ns):                  2.519                                                                           
  Slack (ns):                  13.071                                                                          
  Arrival (ns):                6.753                                                                           
  Required (ns):               19.824                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         2.929                                                                           
  Skew (ns):                   0.056                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[0]:ALn
  Delay (ns):                  2.519                                                                           
  Slack (ns):                  13.071                                                                          
  Arrival (ns):                6.753                                                                           
  Required (ns):               19.824                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         2.929                                                                           
  Skew (ns):                   0.056                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:ALn
  data required time                             19.813    
  data arrival time                          -   7.402     
  slack                                          12.411    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL1
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     2.428          Clock generation
  2.428                        
               +     0.198          net: FCCC_1/GL1_net
  2.626                        FCCC_1/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  2.804                        FCCC_1/GL1_INST:YEn (f)
               +     0.615          net: FCCC_1/GL1_INST/U0_YWn_GEast
  3.419                        FCCC_1/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  3.736                        FCCC_1/GL1_INST/U0_RGB1_RGB1:YL (r)
               +     0.498          net: FCCC_1/GL1_INST/U0_RGB1_RGB1_rgbl_net_1
  4.234                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK (r)
               +     0.110          cell: ADLIB:SLE
  4.344                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:Q (f)
               +     0.730          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBiiIII
  5.074                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBOOlII:C (f)
               +     0.315          cell: ADLIB:CFG4
  5.389                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBOOlII:Y (r)
               +     2.013          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBOOlII_i
  7.402                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:ALn (r)
                                    
  7.402                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL1
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     2.428          Clock generation
  18.428                       
               +     0.198          net: FCCC_1/GL1_net
  18.626                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  18.803                       FCCC_1/GL1_INST:YWn (f)
               +     0.614          net: FCCC_1/GL1_INST/U0_YWn
  19.417                       FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  19.733                       FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.433          net: FCCC_1/GL1_INST/U0_RGB1_YR
  20.166                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  19.813                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:ALn
                                    
  19.813                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_1/GL1

No Path 

END SET FCCC_0/GL0 to FCCC_1/GL1

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL1

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:D
  Delay (ns):                  5.810                                                                           
  Slack (ns):                  6.111                                                                           
  Arrival (ns):                5.810                                                                           
  Required (ns):               11.921                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:D
  Delay (ns):                  5.664                                                                           
  Slack (ns):                  6.257                                                                           
  Arrival (ns):                5.664                                                                           
  Required (ns):               11.921                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[7]:D
  Delay (ns):                  5.639                                                                           
  Slack (ns):                  6.273                                                                           
  Arrival (ns):                5.639                                                                           
  Required (ns):               11.912                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:D
  Delay (ns):                  5.630                                                                           
  Slack (ns):                  6.282                                                                           
  Arrival (ns):                5.630                                                                           
  Required (ns):               11.912                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:D
  Delay (ns):                  5.524                                                                           
  Slack (ns):                  6.401                                                                           
  Arrival (ns):                5.524                                                                           
  Required (ns):               11.925                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:D
  data required time                             11.921    
  data arrival time                          -   5.810     
  slack                                          6.111     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1] (r)
               +     0.375          cell: ADLIB:SERDESIF_075_IP
  0.375                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXDATA[32] (r)
               +     3.576          net: SERDES_IF2_0_EPCS_3_RX_DATA[2]
  3.951                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[12]_CFG1A_TEST:A (r)
               +     0.072          cell: ADLIB:CFG1A_TEST
  4.023                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[12]_CFG1A_TEST:Y (r)
               +     0.174          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[12]_CFG1A_TEST_net
  4.197                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[12]_CFG1D_TEST:A (r)
               +     0.339          cell: ADLIB:CFG1D_TEST
  4.536                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[12]_CFG1D_TEST:Y (r)
               +     0.808          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[12]_CFG1D_TEST_net
  5.344                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[12]:B (r)
               +     0.158          cell: ADLIB:CFG3
  5.502                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[12]:Y (r)
               +     0.308          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[12]
  5.810                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:D (r)
                                    
  5.810                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL1
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     2.428          Clock generation
  10.428                       
               +     0.198          net: FCCC_1/GL1_net
  10.626                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  10.803                       FCCC_1/GL1_INST:YWn (f)
               +     0.614          net: FCCC_1/GL1_INST/U0_YWn
  11.417                       FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  11.733                       FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.442          net: FCCC_1/GL1_INST/U0_RGB1_YR
  12.175                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  11.921                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:D
                                    
  11.921                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL1

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_1/GL1

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:D
  Delay (ns):                  2.483                                                                           
  Slack (ns):                  1.996                                                                           
  Arrival (ns):                9.925                                                                           
  Required (ns):               11.921                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[4]:D
  Delay (ns):                  2.483                                                                           
  Slack (ns):                  2.007                                                                           
  Arrival (ns):                9.925                                                                           
  Required (ns):               11.932                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[6]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:D
  Delay (ns):                  2.413                                                                           
  Slack (ns):                  2.075                                                                           
  Arrival (ns):                9.846                                                                           
  Required (ns):               11.921                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[4]:D
  Delay (ns):                  2.375                                                                           
  Slack (ns):                  2.118                                                                           
  Arrival (ns):                9.814                                                                           
  Required (ns):               11.932                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[9]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[9]:D
  Delay (ns):                  2.130                                                                           
  Slack (ns):                  2.346                                                                           
  Arrival (ns):                9.566                                                                           
  Required (ns):               11.912                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:D
  data required time                             11.921    
  data arrival time                          -   9.925     
  slack                                          1.996     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.997                        FCCC_2/GL0_INST:YEn (f)
               +     0.623          net: FCCC_2/GL0_INST/U0_YWn_GEast
  6.620                        FCCC_2/GL0_INST/U0_RGB1_RGB11:An (f)
               +     0.317          cell: ADLIB:RGB
  6.937                        FCCC_2/GL0_INST/U0_RGB1_RGB11:YL (r)
               +     0.505          net: FCCC_2/GL0_INST/U0_RGB1_RGB11_rgbl_net_1
  7.442                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.529                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:Q (r)
               +     0.684          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[2]
  8.213                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[2]:D (r)
               +     0.282          cell: ADLIB:CFG4
  8.495                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[2]:Y (r)
               +     1.048          net: CORETSE_AHB_0_TCG[2]
  9.543                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[12]:A (r)
               +     0.074          cell: ADLIB:CFG3
  9.617                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[12]:Y (r)
               +     0.308          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[12]
  9.925                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:D (r)
                                    
  9.925                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL1
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     2.428          Clock generation
  10.428                       
               +     0.198          net: FCCC_1/GL1_net
  10.626                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  10.803                       FCCC_1/GL1_INST:YWn (f)
               +     0.614          net: FCCC_1/GL1_INST/U0_YWn
  11.417                       FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  11.733                       FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.442          net: FCCC_1/GL1_INST/U0_RGB1_YR
  12.175                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  11.921                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:D
                                    
  11.921                       data required time


END SET FCCC_2/GL0 to FCCC_1/GL1

----------------------------------------------------

Clock Domain FCCC_2/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[13]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D
  Delay (ns):                  4.326                                                                           
  Slack (ns):                  3.330                                                                           
  Arrival (ns):                11.781                                                                          
  Required (ns):               15.111                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         4.670                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[13]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBo001:D
  Delay (ns):                  4.245                                                                           
  Slack (ns):                  3.414                                                                           
  Arrival (ns):                11.700                                                                          
  Required (ns):               15.114                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         4.586                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBlI01[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D
  Delay (ns):                  4.195                                                                           
  Slack (ns):                  3.441                                                                           
  Arrival (ns):                11.670                                                                          
  Required (ns):               15.111                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         4.559                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[0]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D
  Delay (ns):                  4.195                                                                           
  Slack (ns):                  3.448                                                                           
  Arrival (ns):                11.663                                                                          
  Required (ns):               15.111                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         4.552                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D
  Delay (ns):                  4.120                                                                           
  Slack (ns):                  3.524                                                                           
  Arrival (ns):                11.587                                                                          
  Required (ns):               15.111                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         4.476                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[13]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D
  data required time                             15.111    
  data arrival time                          -   11.781    
  slack                                          3.330     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.997                        FCCC_2/GL0_INST:YEn (f)
               +     0.601          net: FCCC_2/GL0_INST/U0_YWn_GEast
  6.598                        FCCC_2/GL0_INST/U0_RGB1_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  6.915                        FCCC_2/GL0_INST/U0_RGB1_RGB1:YL (r)
               +     0.540          net: FCCC_2/GL0_INST/U0_RGB1_RGB1_rgbl_net_1
  7.455                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[13]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.542                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[13]:Q (r)
               +     1.090          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBl1l1[13]
  8.632                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_39:C (r)
               +     0.457          cell: ADLIB:ARI1_CC
  9.089                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_39:UB (r)
               +     0.000          net: NET_CC_CONFIG3294
  9.089                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_1_CC_0:UB[6] (r)
               +     0.352          cell: ADLIB:CC_CONFIG
  9.441                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_1_CC_0:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG3301
  9.441                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_45_FCINST1:CC (r)
               +     0.066          cell: ADLIB:FCEND_BUFF_CC
  9.507                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_I_45_FCINST1:CO (r)
               +     0.974          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/un7_CORETSE_AHBoI01_0_N_2
  10.481                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0_0:D (r)
               +     0.074          cell: ADLIB:CFG4
  10.555                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0_0:Y (r)
               +     0.640          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0_0
  11.195                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0:D (r)
               +     0.074          cell: ADLIB:CFG4
  11.269                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1_0:Y (r)
               +     0.512          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBliO1
  11.781                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D (r)
                                    
  11.781                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  13.620                       
               +     0.199          net: FCCC_2/GL0_net
  13.819                       FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  13.997                       FCCC_2/GL0_INST:YEn (f)
               +     0.612          net: FCCC_2/GL0_INST/U0_YWn_GEast
  14.609                       FCCC_2/GL0_INST/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  14.926                       FCCC_2/GL0_INST/U0_RGB1_RGB4:YL (r)
               +     0.439          net: FCCC_2/GL0_INST/U0_RGB1_RGB4_rgbl_net_1
  15.365                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.111                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBIII1:D
                                    
  15.111                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[1]:ALn
  Delay (ns):                  3.993                                                                           
  Slack (ns):                  3.625                                                                           
  Arrival (ns):                11.428                                                                          
  Required (ns):               15.053                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.375                                                                           
  Skew (ns):                   0.029                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOoO1[5]:ALn
  Delay (ns):                  3.984                                                                           
  Slack (ns):                  3.625                                                                           
  Arrival (ns):                11.419                                                                          
  Required (ns):               15.044                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.375                                                                           
  Skew (ns):                   0.038                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[4]:ALn
  Delay (ns):                  3.993                                                                           
  Slack (ns):                  3.625                                                                           
  Arrival (ns):                11.428                                                                          
  Required (ns):               15.053                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.375                                                                           
  Skew (ns):                   0.029                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[3]:ALn
  Delay (ns):                  3.993                                                                           
  Slack (ns):                  3.625                                                                           
  Arrival (ns):                11.428                                                                          
  Required (ns):               15.053                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.375                                                                           
  Skew (ns):                   0.029                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBOoO1[2]:ALn
  Delay (ns):                  3.984                                                                           
  Slack (ns):                  3.625                                                                           
  Arrival (ns):                11.419                                                                          
  Required (ns):               15.044                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         4.375                                                                           
  Skew (ns):                   0.038                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[1]:ALn
  data required time                             15.053    
  data arrival time                          -   11.428    
  slack                                          3.625     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.997                        FCCC_2/GL0_INST:YEn (f)
               +     0.618          net: FCCC_2/GL0_INST/U0_YWn_GEast
  6.615                        FCCC_2/GL0_INST/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  6.932                        FCCC_2/GL0_INST/U0_RGB1_RGB8:YL (r)
               +     0.503          net: FCCC_2/GL0_INST/U0_RGB1_RGB8_rgbl_net_1
  7.435                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.543                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:Q (f)
               +     0.054          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBlO0o
  7.597                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o:C (f)
               +     0.315          cell: ADLIB:CFG4
  7.912                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o:Y (r)
               +     1.624          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o
  9.536                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o_RNIQ2P4:An (f)
               +     0.374          cell: ADLIB:GBM
  9.910                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o_RNIQ2P4:YEn (f)
               +     0.620          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_YWn_GEast
  10.530                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB9:An (f)
               +     0.317          cell: ADLIB:RGB
  10.847                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB9:YL (r)
               +     0.581          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB9_rgbl_net_1
  11.428                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[1]:ALn (r)
                                    
  11.428                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  13.620                       
               +     0.199          net: FCCC_2/GL0_net
  13.819                       FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  13.997                       FCCC_2/GL0_INST:YEn (f)
               +     0.620          net: FCCC_2/GL0_INST/U0_YWn_GEast
  14.617                       FCCC_2/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.317          cell: ADLIB:RGB
  14.934                       FCCC_2/GL0_INST/U0_RGB1_RGB9:YL (r)
               +     0.472          net: FCCC_2/GL0_INST/U0_RGB1_RGB9_rgbl_net_1
  15.406                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  15.053                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBl01II[1]:ALn
                                    
  15.053                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_2/GL0

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_1/GL0 to FCCC_2/GL0

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] to FCCC_2/GL0

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
  Delay (ns):                  8.524                                                                           
  Slack (ns):                  6.660                                                                           
  Arrival (ns):                8.524                                                                           
  Required (ns):               15.184                                                                          
  Setup (ns):                  0.174                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
  data required time                             15.184    
  data arrival time                          -   8.524     
  slack                                          6.660     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1] (r)
               +     0.878          cell: ADLIB:SERDESIF_075_IP
  0.878                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_READY[1] (f)
               +     0.685          net: SERDES_IF2_0_EPCS_3_READY
  1.563                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST:A (f)
               +     0.209          cell: ADLIB:CFG1C_TEST
  1.772                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST:Y (f)
               +     0.299          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST_net
  2.071                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST8:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  2.443                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST8:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net8
  2.647                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST7:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  3.019                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST7:Y (f)
               +     0.300          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net7
  3.319                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST6:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  3.691                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST6:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net6
  3.895                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST5:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.267                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST5:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net5
  4.568                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST4:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.940                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST4:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net4
  5.144                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST3:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.516                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST3:Y (f)
               +     0.300          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net3
  5.816                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.188                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST2:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net2
  6.392                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.764                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST1:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net1
  7.065                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.437                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST0:Y (f)
               +     0.205          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net0
  7.642                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  8.014                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST:Y (f)
               +     0.510          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net
  8.524                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D (f)
                                    
  8.524                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  13.620                       
               +     0.199          net: FCCC_2/GL0_net
  13.819                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  13.996                       FCCC_2/GL0_INST:YWn (f)
               +     0.596          net: FCCC_2/GL0_INST/U0_YWn
  14.592                       FCCC_2/GL0_INST/U0_RGB1_RGB14:An (f)
               +     0.317          cell: ADLIB:RGB
  14.909                       FCCC_2/GL0_INST/U0_RGB1_RGB14:YL (r)
               +     0.449          net: FCCC_2/GL0_INST/U0_RGB1_RGB14_rgbl_net_1
  15.358                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  15.184                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
                                    
  15.184                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] to FCCC_2/GL0

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_3/GL0 to FCCC_2/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_2/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_2/GL0

----------------------------------------------------

Clock Domain FCCC_3/GL0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_7/INST_RAM1K18_IP:B_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_1/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_3/GL0

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
  Delay (ns):                  4.687                                                                           
  Slack (ns):                  7.210                                                                           
  Arrival (ns):                12.136                                                                          
  Required (ns):               19.346                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
  data required time                             19.346    
  data arrival time                          -   12.136    
  slack                                          7.210     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.997                        FCCC_2/GL0_INST:YEn (f)
               +     0.621          net: FCCC_2/GL0_INST/U0_YWn_GEast
  6.618                        FCCC_2/GL0_INST/U0_RGB1_RGB13:An (f)
               +     0.317          cell: ADLIB:RGB
  6.935                        FCCC_2/GL0_INST/U0_RGB1_RGB13:YL (r)
               +     0.514          net: FCCC_2/GL0_INST/U0_RGB1_RGB13_rgbl_net_1
  7.449                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.536                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:Q (r)
               +     1.550          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBo110
  9.086                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST:A (r)
               +     0.072          cell: ADLIB:CFG1A_TEST
  9.158                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST:Y (r)
               +     0.242          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST_net
  9.400                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST2:A (r)
               +     0.191          cell: ADLIB:CFG1C_TEST
  9.591                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST2:Y (r)
               +     0.242          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net2
  9.833                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST1:A (r)
               +     0.191          cell: ADLIB:CFG1C_TEST
  10.024                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST1:Y (r)
               +     0.241          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net1
  10.265                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST0:A (r)
               +     0.191          cell: ADLIB:CFG1C_TEST
  10.456                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST0:Y (r)
               +     0.231          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net0
  10.687                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST:A (r)
               +     0.191          cell: ADLIB:CFG1C_TEST
  10.878                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST:Y (r)
               +     0.417          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net
  11.295                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01:A (r)
               +     0.202          cell: ADLIB:CFG3
  11.497                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01:Y (r)
               +     0.639          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBll
  12.136                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D (r)
                                    
  12.136                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_3/GL0
               +     0.000          Clock source
  8.000                        FCCC_3/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.729          Clock generation
  14.729                       
               +     0.199          net: FCCC_3/GL0_net
  14.928                       FCCC_3/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  15.105                       FCCC_3/GL0_INST:YWn (f)
               +     0.613          net: FCCC_3/GL0_INST/U0_YWn
  15.718                       FCCC_3/GL0_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  16.035                       FCCC_3/GL0_INST/U0_RGB1:YL (r)
               +     0.407          net: FCCC_3/FCCC_3_GL0
  16.442                       FCCC_3/CCC_INST/IP_INTERFACE_1:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  16.636                       FCCC_3/CCC_INST/IP_INTERFACE_1:IPA (r)
               +     0.000          net: FCCC_3/CCC_INST/CLK1_net
  16.636                       FCCC_3/CCC_INST/INST_CCC_IP:CLK1 (r)
               +     1.228          cell: ADLIB:CCC_IP
  17.864                       FCCC_3/CCC_INST/INST_CCC_IP:GL1 (r)
               +     0.198          net: FCCC_3/GL1_net
  18.062                       FCCC_3/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  18.240                       FCCC_3/GL1_INST:YEn (f)
               +     0.611          net: FCCC_3/GL1_INST/U0_YWn_GEast
  18.851                       FCCC_3/GL1_INST/U0_RGB1_RGB15:An (f)
               +     0.317          cell: ADLIB:RGB
  19.168                       FCCC_3/GL1_INST/U0_RGB1_RGB15:YL (r)
               +     0.432          net: FCCC_3/GL1_INST/U0_RGB1_RGB15_rgbl_net_1
  19.600                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  19.346                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
                                    
  19.346                       data required time


END SET FCCC_2/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_3/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_3/GL0

----------------------------------------------------

Clock Domain OSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From:                        CoreResetP_0/count_sdif0[5]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  2.154                                                                           
  Slack (ns):                  17.404                                                                          
  Arrival (ns):                7.764                                                                           
  Required (ns):               25.168                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.596                                                                           

Path 2
  From:                        CoreResetP_0/count_sdif0[8]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  1.913                                                                           
  Slack (ns):                  17.657                                                                          
  Arrival (ns):                7.511                                                                           
  Required (ns):               25.168                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.343                                                                           

Path 3
  From:                        CoreResetP_0/count_sdif0[0]:CLK
  To:                          CoreResetP_0/count_sdif0[12]:D
  Delay (ns):                  2.022                                                                           
  Slack (ns):                  17.669                                                                          
  Arrival (ns):                7.590                                                                           
  Required (ns):               25.259                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         2.331                                                                           

Path 4
  From:                        CoreResetP_0/count_sdif0[1]:CLK
  To:                          CoreResetP_0/count_sdif0[12]:D
  Delay (ns):                  1.941                                                                           
  Slack (ns):                  17.708                                                                          
  Arrival (ns):                7.551                                                                           
  Required (ns):               25.259                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         2.292                                                                           

Path 5
  From:                        CoreResetP_0/count_sdif0[2]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  1.814                                                                           
  Slack (ns):                  17.756                                                                          
  Arrival (ns):                7.412                                                                           
  Required (ns):               25.168                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.244                                                                           


Expanded Path 1
  From: CoreResetP_0/count_sdif0[5]:CLK
  To: CoreResetP_0/release_sdif0_core:EN
  data required time                             25.168    
  data arrival time                          -   7.764     
  slack                                          17.404    
  ________________________________________________________
  Data arrival time calculation
  0.000                        OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     0.000          net: OSC_0/N_RCOSC_25_50MHZ_CLKOUT
  0.000                        OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  0.152                        OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.586          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  3.738                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  4.112                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.641          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  4.753                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  5.069                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1:YR (r)
               +     0.541          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1_rgbr_net_1
  5.610                        CoreResetP_0/count_sdif0[5]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.718                        CoreResetP_0/count_sdif0[5]:Q (f)
               +     0.675          net: CoreResetP_0/count_sdif0[5]
  6.393                        CoreResetP_0/release_sdif0_core4_1:C (f)
               +     0.315          cell: ADLIB:CFG4
  6.708                        CoreResetP_0/release_sdif0_core4_1:Y (r)
               +     0.194          net: CoreResetP_0/release_sdif0_core4_1
  6.902                        CoreResetP_0/release_sdif0_core4:A (r)
               +     0.326          cell: ADLIB:CFG4
  7.228                        CoreResetP_0/release_sdif0_core4:Y (f)
               +     0.536          net: CoreResetP_0/release_sdif0_core4
  7.764                        CoreResetP_0/release_sdif0_core:EN (f)
                                    
  7.764                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     0.000          net: OSC_0/N_RCOSC_25_50MHZ_CLKOUT
  20.000                       OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  20.152                       OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.586          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  23.738                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  24.112                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.641          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  24.753                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  25.069                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1:YR (r)
               +     0.434          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1_rgbr_net_1
  25.503                       CoreResetP_0/release_sdif0_core:CLK (r)
               -     0.335          Library setup time: ADLIB:SLE
  25.168                       CoreResetP_0/release_sdif0_core:EN
                                    
  25.168                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CoreResetP_0/sdif2_areset_n_rcosc:CLK
  To:                          CoreResetP_0/release_sdif2_core:ALn
  Delay (ns):                  1.775                                                                           
  Slack (ns):                  17.808                                                                          
  Arrival (ns):                7.334                                                                           
  Required (ns):               25.142                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.192                                                                           
  Skew (ns):                   0.064                                                                           

Path 2
  From:                        CoreResetP_0/sm0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0_enable_rcosc:ALn
  Delay (ns):                  1.341                                                                           
  Slack (ns):                  18.239                                                                          
  Arrival (ns):                6.907                                                                           
  Required (ns):               25.146                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.761                                                                           
  Skew (ns):                   0.067                                                                           

Path 3
  From:                        CoreResetP_0/sm0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0_enable_q1:ALn
  Delay (ns):                  1.342                                                                           
  Slack (ns):                  18.246                                                                          
  Arrival (ns):                6.908                                                                           
  Required (ns):               25.154                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.754                                                                           
  Skew (ns):                   0.059                                                                           

Path 4
  From:                        CoreResetP_0/sm0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/ddr_settled:ALn
  Delay (ns):                  1.341                                                                           
  Slack (ns):                  18.247                                                                          
  Arrival (ns):                6.907                                                                           
  Required (ns):               25.154                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.753                                                                           
  Skew (ns):                   0.059                                                                           

Path 5
  From:                        CoreResetP_0/sdif3_areset_n_rcosc:CLK
  To:                          CoreResetP_0/release_sdif3_core:ALn
  Delay (ns):                  1.185                                                                           
  Slack (ns):                  18.365                                                                          
  Arrival (ns):                6.783                                                                           
  Required (ns):               25.148                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.635                                                                           
  Skew (ns):                   0.097                                                                           


Expanded Path 1
  From: CoreResetP_0/sdif2_areset_n_rcosc:CLK
  To: CoreResetP_0/release_sdif2_core:ALn
  data required time                             25.142    
  data arrival time                          -   7.334     
  slack                                          17.808    
  ________________________________________________________
  Data arrival time calculation
  0.000                        OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     0.000          net: OSC_0/N_RCOSC_25_50MHZ_CLKOUT
  0.000                        OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  0.152                        OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.586          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  3.738                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  4.112                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.618          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  4.730                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  5.046                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.513          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  5.559                        CoreResetP_0/sdif2_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.646                        CoreResetP_0/sdif2_areset_n_rcosc:Q (r)
               +     1.688          net: CoreResetP_0/sdif2_areset_n_rcosc
  7.334                        CoreResetP_0/release_sdif2_core:ALn (r)
                                    
  7.334                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     0.000          net: OSC_0/N_RCOSC_25_50MHZ_CLKOUT
  20.000                       OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  20.152                       OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.586          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  23.738                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  24.112                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.641          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  24.753                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  25.069                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1:YR (r)
               +     0.426          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1_rgbr_net_1
  25.495                       CoreResetP_0/release_sdif2_core:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  25.142                       CoreResetP_0/release_sdif2_core:ALn
                                    
  25.142                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to OSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET FCCC_0/GL0 to OSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:                          CoreConfigP_0/FIC_2_APB_M_PREADY:EN
  Delay (ns):                  3.602                                                                           
  Slack (ns):                  1.240                                                                           
  Arrival (ns):                3.602                                                                           
  Required (ns):               4.842                                                                           
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         -1.240                                                                          

Path 2
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:                          CoreConfigP_0/state[0]:D
  Delay (ns):                  3.298                                                                           
  Slack (ns):                  1.634                                                                           
  Arrival (ns):                3.298                                                                           
  Required (ns):               4.932                                                                           
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         -1.634                                                                          

Path 3
  From:                        CoreConfigP_0/psel:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):                  6.333                                                                           
  Slack (ns):                  30.901                                                                          
  Arrival (ns):                11.792                                                                          
  Required (ns):               42.693                                                                          
  Setup (ns):                  2.663                                                                           
  Minimum Period (ns):         18.198                                                                          

Path 4
  From:                        CoreConfigP_0/SDIF0_PENABLE:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):                  5.765                                                                           
  Slack (ns):                  33.408                                                                          
  Arrival (ns):                11.233                                                                          
  Required (ns):               44.641                                                                          
  Setup (ns):                  0.715                                                                           
  Minimum Period (ns):         13.184                                                                          

Path 5
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/control_reg_1[1]:EN
  Delay (ns):                  2.123                                                                           
  Slack (ns):                  37.254                                                                          
  Arrival (ns):                7.582                                                                           
  Required (ns):               44.836                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         5.492                                                                           


Expanded Path 1
  From: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To: CoreConfigP_0/FIC_2_APB_M_PREADY:EN
  data required time                             4.842     
  data arrival time                          -   3.602     
  slack                                          1.240     
  ________________________________________________________
  Data arrival time calculation
  0.000                        CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     0.852          cell: ADLIB:MSS_075_IP
  0.852                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:PER2_FABRIC_PSEL (f)
               +     1.870          net: CoreTSE_Webserver_MSS_0_FIC_2_APB_MASTER_PSELx
  2.722                        CoreConfigP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:C (f)
               +     0.147          cell: ADLIB:CFG3
  2.869                        CoreConfigP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:Y (r)
               +     0.094          net: CoreConfigP_0/N_23
  2.963                        CoreConfigP_0/FIC_2_APB_M_PREADY_RNO:C (r)
               +     0.100          cell: ADLIB:CFG4
  3.063                        CoreConfigP_0/FIC_2_APB_M_PREADY_RNO:Y (f)
               +     0.539          net: CoreConfigP_0/N_13_i_0
  3.602                        CoreConfigP_0/FIC_2_APB_M_PREADY:EN (f)
                                    
  3.602                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.417          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  3.417                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  3.791                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YEn (f)
               +     0.607          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn_GEast
  4.398                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  4.714                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0:YR (r)
               +     0.463          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_RGB0_rgbr_net_1
  5.177                        CoreConfigP_0/FIC_2_APB_M_PREADY:CLK (r)
               -     0.335          Library setup time: ADLIB:SLE
  4.842                        CoreConfigP_0/FIC_2_APB_M_PREADY:EN
                                    
  4.842                        data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

No Path 

END SET FCCC_0/GL0 to CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]

Info: The maximum frequency of this clock domain is limited by the period of pin SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

Info: The maximum frequency of this clock domain is limited by the period of pin SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_2/GL0 to SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[6]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[26]
  Delay (ns):                  5.469                                                                           
  Slack (ns):                  1.094                                                                           
  Arrival (ns):                12.902                                                                          
  Required (ns):               13.996                                                                          
  Setup (ns):                  2.004                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[28]
  Delay (ns):                  5.225                                                                           
  Slack (ns):                  1.206                                                                           
  Arrival (ns):                12.674                                                                          
  Required (ns):               13.880                                                                          
  Setup (ns):                  2.120                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[9]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[29]
  Delay (ns):                  5.314                                                                           
  Slack (ns):                  1.208                                                                           
  Arrival (ns):                12.750                                                                          
  Required (ns):               13.958                                                                          
  Setup (ns):                  2.042                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[22]
  Delay (ns):                  5.242                                                                           
  Slack (ns):                  1.212                                                                           
  Arrival (ns):                12.684                                                                          
  Required (ns):               13.896                                                                          
  Setup (ns):                  2.104                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[25]
  Delay (ns):                  5.233                                                                           
  Slack (ns):                  1.276                                                                           
  Arrival (ns):                12.682                                                                          
  Required (ns):               13.958                                                                          
  Setup (ns):                  2.042                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[6]:CLK
  To: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[26]
  data required time                             13.996    
  data arrival time                          -   12.902    
  slack                                          1.094     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.997                        FCCC_2/GL0_INST:YEn (f)
               +     0.623          net: FCCC_2/GL0_INST/U0_YWn_GEast
  6.620                        FCCC_2/GL0_INST/U0_RGB1_RGB11:An (f)
               +     0.317          cell: ADLIB:RGB
  6.937                        FCCC_2/GL0_INST/U0_RGB1_RGB11:YL (r)
               +     0.496          net: FCCC_2/GL0_INST/U0_RGB1_RGB11_rgbl_net_1
  7.433                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[6]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.541                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[6]:Q (f)
               +     0.927          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[6]
  8.468                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[6]:D (f)
               +     0.296          cell: ADLIB:CFG4
  8.764                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[6]:Y (f)
               +     3.877          net: CORETSE_AHB_0_TCG[6]
  12.641                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_206:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  12.840                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_206:IPA (f)
               +     0.062          net: SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA_net[26]
  12.902                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[26] (f)
                                    
  12.902                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]
               +     0.000          Clock source
  16.000                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1] (r)
               -     2.004          Library setup time: ADLIB:SERDESIF_075_IP
  13.996                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[26]
                                    
  13.996                       data required time


END SET FCCC_2/GL0 to SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

----------------------------------------------------

Clock Domain FCCC_3/GL1

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_7/INST_RAM1K18_IP:B_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_0/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_1/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_3/GL1

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
  Delay (ns):                  4.687                                                                           
  Slack (ns):                  7.210                                                                           
  Arrival (ns):                12.136                                                                          
  Required (ns):               19.346                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
  data required time                             19.346    
  data arrival time                          -   12.136    
  slack                                          7.210     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.997                        FCCC_2/GL0_INST:YEn (f)
               +     0.621          net: FCCC_2/GL0_INST/U0_YWn_GEast
  6.618                        FCCC_2/GL0_INST/U0_RGB1_RGB13:An (f)
               +     0.317          cell: ADLIB:RGB
  6.935                        FCCC_2/GL0_INST/U0_RGB1_RGB13:YL (r)
               +     0.514          net: FCCC_2/GL0_INST/U0_RGB1_RGB13_rgbl_net_1
  7.449                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.536                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:Q (r)
               +     1.550          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBo110
  9.086                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST:A (r)
               +     0.072          cell: ADLIB:CFG1A_TEST
  9.158                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST:Y (r)
               +     0.242          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST_net
  9.400                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST2:A (r)
               +     0.191          cell: ADLIB:CFG1C_TEST
  9.591                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST2:Y (r)
               +     0.242          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net2
  9.833                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST1:A (r)
               +     0.191          cell: ADLIB:CFG1C_TEST
  10.024                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST1:Y (r)
               +     0.241          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net1
  10.265                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST0:A (r)
               +     0.191          cell: ADLIB:CFG1C_TEST
  10.456                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST0:Y (r)
               +     0.231          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net0
  10.687                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST:A (r)
               +     0.191          cell: ADLIB:CFG1C_TEST
  10.878                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST:Y (r)
               +     0.417          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net
  11.295                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01:A (r)
               +     0.202          cell: ADLIB:CFG3
  11.497                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01:Y (r)
               +     0.639          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBll
  12.136                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D (r)
                                    
  12.136                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_3/GL1
               +     0.000          Clock source
  8.000                        FCCC_3/CCC_INST/INST_CCC_IP:GL1 (r)
               +     9.864          Clock generation
  17.864                       
               +     0.198          net: FCCC_3/GL1_net
  18.062                       FCCC_3/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  18.240                       FCCC_3/GL1_INST:YEn (f)
               +     0.611          net: FCCC_3/GL1_INST/U0_YWn_GEast
  18.851                       FCCC_3/GL1_INST/U0_RGB1_RGB15:An (f)
               +     0.317          cell: ADLIB:RGB
  19.168                       FCCC_3/GL1_INST/U0_RGB1_RGB15:YL (r)
               +     0.432          net: FCCC_3/GL1_INST/U0_RGB1_RGB15_rgbl_net_1
  19.600                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  19.346                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
                                    
  19.346                       data required time


END SET FCCC_2/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_3/GL0 to FCCC_3/GL1

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

