// Seed: 4020513146
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = -1;
  tri id_4, id_5;
  parameter id_6 = -1;
  wire id_7, id_8;
  wire id_9;
  id_10();
  parameter id_11 = 1 != id_3;
  localparam id_12 = id_6;
  assign id_1 = id_4;
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    output wor id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    output supply1 id_6,
    input wand id_7,
    id_13,
    input logic id_8,
    output wire id_9,
    output logic id_10,
    output wire id_11
);
  always_comb
    if (id_4) begin : LABEL_0
      id_10 <= id_8;
    end else if (id_5) @(-1) @(posedge -1) id_6 = id_7 - id_13 !== -1;
  nor primCall (id_6, id_5, id_4, id_13, id_7);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
  assign modCall_1.id_4 = 0;
endmodule
