INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:11:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.698ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_addr_5_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.984ns (21.076%)  route 3.685ns (78.924%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3314, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X9Y61          FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_5_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_5_q_reg[1]/Q
                         net (fo=9, routed)           0.752     1.476    lsq3/handshake_lsq_lsq3_core/ldq_addr_5_q[1]
    SLICE_X12Y63         LUT6 (Prop_lut6_I3_O)        0.043     1.519 f  lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_183/O
                         net (fo=1, routed)           0.437     1.956    lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_183_n_0
    SLICE_X10Y60         LUT4 (Prop_lut4_I2_O)        0.043     1.999 r  lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_127/O
                         net (fo=4, routed)           0.257     2.257    lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_127_n_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I1_O)        0.043     2.300 r  lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_66/O
                         net (fo=6, routed)           0.288     2.588    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_5_2
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.043     2.631 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[27]_i_18__0/O
                         net (fo=1, routed)           0.000     2.631    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[27]_i_18__0_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.877 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[27]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     2.877    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[27]_i_8__0_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.979 f  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[31]_i_17/O[0]
                         net (fo=1, routed)           0.244     3.222    lsq3/handshake_lsq_lsq3_core/TEMP_49_double_out1[8]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.119     3.341 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_14__0/O
                         net (fo=33, routed)          0.403     3.744    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_14__0_n_0
    SLICE_X17Y60         LUT6 (Prop_lut6_I5_O)        0.043     3.787 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_10__0/O
                         net (fo=1, routed)           0.306     4.093    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_10__0_n_0
    SLICE_X18Y60         LUT5 (Prop_lut5_I2_O)        0.043     4.136 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_3__0/O
                         net (fo=2, routed)           0.237     4.373    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_3__0_n_0
    SLICE_X19Y60         LUT5 (Prop_lut5_I4_O)        0.043     4.416 r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q[31]_i_1__0/O
                         net (fo=33, routed)          0.760     5.177    lsq3/handshake_lsq_lsq3_core/p_25_in
    SLICE_X44Y60         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=3314, unset)         0.483     4.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X44Y60         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[13]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.169     4.478    lsq3/handshake_lsq_lsq3_core/ldq_data_5_q_reg[13]
  -------------------------------------------------------------------
                         required time                          4.478    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 -0.698    




