vhdl xil_defaultlib  \
"../../../../EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_rst_ps7_0_100M_0/sim/EES_335_rst_ps7_0_100M_0.vhd" \
"../../../../EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_axi_vdma_0_0/sim/EES_335_axi_vdma_0_0.vhd" \
"../../../../EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_v_tc_0_0/sim/EES_335_v_tc_0_0.vhd" \
"../../../../EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_axi_smc_0/bd_0/ip/ip_1/sim/bd_aac7_psr_aclk_0.vhd" \
"../../../../EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_axi_gpio_0_0/sim/EES_335_axi_gpio_0_0.vhd" \
"../../../../EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_axi_uartlite_0_0/sim/EES_335_axi_uartlite_0_0.vhd" \
"../../../../EES_335.srcs/sources_1/bd/EES_335/ip/EES_335_axi_uartlite_1_0/sim/EES_335_axi_uartlite_1_0.vhd" \

nosort
