module module_0 (
    output logic id_1,
    input [id_1 : id_1] id_2,
    output [id_1 : id_1] id_3,
    input id_4,
    input logic [id_3 : id_1] id_5,
    output logic id_6,
    input logic [id_2 : id_6] id_7,
    input logic id_8,
    input id_9,
    output logic id_10,
    output id_11,
    output id_12 = id_3,
    output logic id_13,
    input logic id_14,
    output logic [id_11 : id_12] id_15,
    input id_16
);
  id_17 id_18 (
      .id_3 (id_14),
      .id_15(id_5)
  );
  generate
    assign id_12 = id_6;
  endgenerate
endmodule
module module_1;
  id_1 id_2 (
      .id_3(id_3),
      .id_3(id_4),
      .id_5(id_3),
      .id_6(1'b0)
  );
endmodule
