$date
	Sat Oct 18 14:55:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 2 ! f_o_control_rs1 [1:0] $end
$var wire 2 " f_o_control_rs2 [1:0] $end
$var wire 1 # f_o_stall $end
$var reg 5 $ ds_es_i_addr_rs1 [4:0] $end
$var reg 5 % ds_es_i_addr_rs2 [4:0] $end
$var reg 5 & es_ms_i_addr_rd [4:0] $end
$var reg 1 ' es_ms_i_regwrite $end
$var reg 5 ( ms_wb_i_addr_rd [4:0] $end
$var reg 1 ) ms_wb_i_regwrite $end
$scope module f $end
$var wire 5 * ds_es_i_addr_rs1 [4:0] $end
$var wire 5 + ds_es_i_addr_rs2 [4:0] $end
$var wire 6 , ds_es_i_opcode [5:0] $end
$var wire 1 - ds_es_op_load $end
$var wire 5 . es_ms_i_addr_rd [4:0] $end
$var wire 1 / es_ms_i_regwrite $end
$var wire 5 0 ms_wb_i_addr_rd [4:0] $end
$var wire 1 1 ms_wb_i_regwrite $end
$var reg 2 2 f_o_control_rs1 [1:0] $end
$var reg 2 3 f_o_control_rs2 [1:0] $end
$var reg 1 4 f_o_stall $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
b0 3
b0 2
01
b0 0
0/
b0 .
x-
bz ,
b0 +
b0 *
0)
b0 (
0'
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#1
b1010 %
b1010 +
b101 $
b101 *
#11
b1 2
b1 !
1)
11
b111 (
b111 0
1'
1/
b101 &
b101 .
#21
b10 3
b10 "
b0 2
b0 !
b1010 (
b1010 0
b111 &
b111 .
#41
