<dec f='linux/drivers/gpu/drm/i915/i915_gem_gtt.h' l='98'/>
<doc f='linux/drivers/gpu/drm/i915/i915_gem_gtt.h' l='95'>/* Cacheability Control is a 4-bit value. The low three bits are stored in bits
 * 3:1 of the PTE, while the fourth bit is stored in bit 11 of the PTE.
 */</doc>
