# Hardware Description Language (HDL) Directory
This directory houses the FPGA Sequencer code in SystemVerilog and is synthesized with the Yosys OSS CAD Suite.
