Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Nov 11 12:39:03 2025
| Host         : Solstice running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file memory_timing_summary_routed.rpt -pb memory_timing_summary_routed.pb -rpx memory_timing_summary_routed.rpx -warn_on_violation
| Design       : memory
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                580         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (580)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5240)
5. checking no_input_delay (60)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (580)
--------------------------
 There are 580 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5240)
---------------------------------------------------
 There are 5240 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (60)
-------------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 5322          inf        0.000                      0                 5322           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5322 Endpoints
Min Delay          5322 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MemWrite
                            (input port)
  Destination:            data_mem/mips_mem_reg_256_511_5_5/RAMS64E_A/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.516ns  (logic 0.124ns (2.248%)  route 5.392ns (97.752%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  MemWrite (IN)
                         net (fo=4, unset)            0.973     0.973    data_mem/MemWrite
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  data_mem/mips_mem_reg_256_511_0_0_i_1/O
                         net (fo=128, routed)         4.419     5.516    data_mem/mips_mem_reg_256_511_5_5/WE
    SLICE_X2Y50          RAMS64E                                      r  data_mem/mips_mem_reg_256_511_5_5/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MemWrite
                            (input port)
  Destination:            data_mem/mips_mem_reg_256_511_5_5/RAMS64E_B/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.516ns  (logic 0.124ns (2.248%)  route 5.392ns (97.752%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  MemWrite (IN)
                         net (fo=4, unset)            0.973     0.973    data_mem/MemWrite
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  data_mem/mips_mem_reg_256_511_0_0_i_1/O
                         net (fo=128, routed)         4.419     5.516    data_mem/mips_mem_reg_256_511_5_5/WE
    SLICE_X2Y50          RAMS64E                                      r  data_mem/mips_mem_reg_256_511_5_5/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MemWrite
                            (input port)
  Destination:            data_mem/mips_mem_reg_256_511_5_5/RAMS64E_C/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.516ns  (logic 0.124ns (2.248%)  route 5.392ns (97.752%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  MemWrite (IN)
                         net (fo=4, unset)            0.973     0.973    data_mem/MemWrite
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  data_mem/mips_mem_reg_256_511_0_0_i_1/O
                         net (fo=128, routed)         4.419     5.516    data_mem/mips_mem_reg_256_511_5_5/WE
    SLICE_X2Y50          RAMS64E                                      r  data_mem/mips_mem_reg_256_511_5_5/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MemWrite
                            (input port)
  Destination:            data_mem/mips_mem_reg_256_511_5_5/RAMS64E_D/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.516ns  (logic 0.124ns (2.248%)  route 5.392ns (97.752%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  MemWrite (IN)
                         net (fo=4, unset)            0.973     0.973    data_mem/MemWrite
    SLICE_X13Y75         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  data_mem/mips_mem_reg_256_511_0_0_i_1/O
                         net (fo=128, routed)         4.419     5.516    data_mem/mips_mem_reg_256_511_5_5/WE
    SLICE_X2Y50          RAMS64E                                      r  data_mem/mips_mem_reg_256_511_5_5/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUResult[0]
                            (input port)
  Destination:            data_mem/D_OUT_reg_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.322ns  (logic 0.248ns (4.660%)  route 5.074ns (95.340%))
  Logic Levels:           2  (LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ALUResult[0] (IN)
                         net (fo=513, unset)          0.973     0.973    data_mem/ALUResult[0]
    SLICE_X9Y61          LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  data_mem/D_OUT_reg[31]_i_3/O
                         net (fo=17, routed)          1.052     2.149    data_mem/D_OUT_reg[31]_i_3_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I4_O)        0.124     2.273 r  data_mem/D_OUT_reg[31]_i_1/O
                         net (fo=16, routed)          3.049     5.322    data_mem/D_OUT_reg[31]_i_1_n_0
    SLICE_X7Y75          FDRE                                         r  data_mem/D_OUT_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MemWrite
                            (input port)
  Destination:            data_mem/mips_mem_reg_512_767_5_5/RAMS64E_A/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.254ns  (logic 0.124ns (2.360%)  route 5.130ns (97.640%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  MemWrite (IN)
                         net (fo=4, unset)            0.973     0.973    data_mem/MemWrite
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  data_mem/mips_mem_reg_512_767_0_0_i_1/O
                         net (fo=128, routed)         4.157     5.254    data_mem/mips_mem_reg_512_767_5_5/WE
    SLICE_X2Y52          RAMS64E                                      r  data_mem/mips_mem_reg_512_767_5_5/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MemWrite
                            (input port)
  Destination:            data_mem/mips_mem_reg_512_767_5_5/RAMS64E_B/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.254ns  (logic 0.124ns (2.360%)  route 5.130ns (97.640%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  MemWrite (IN)
                         net (fo=4, unset)            0.973     0.973    data_mem/MemWrite
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  data_mem/mips_mem_reg_512_767_0_0_i_1/O
                         net (fo=128, routed)         4.157     5.254    data_mem/mips_mem_reg_512_767_5_5/WE
    SLICE_X2Y52          RAMS64E                                      r  data_mem/mips_mem_reg_512_767_5_5/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MemWrite
                            (input port)
  Destination:            data_mem/mips_mem_reg_512_767_5_5/RAMS64E_C/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.254ns  (logic 0.124ns (2.360%)  route 5.130ns (97.640%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  MemWrite (IN)
                         net (fo=4, unset)            0.973     0.973    data_mem/MemWrite
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  data_mem/mips_mem_reg_512_767_0_0_i_1/O
                         net (fo=128, routed)         4.157     5.254    data_mem/mips_mem_reg_512_767_5_5/WE
    SLICE_X2Y52          RAMS64E                                      r  data_mem/mips_mem_reg_512_767_5_5/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MemWrite
                            (input port)
  Destination:            data_mem/mips_mem_reg_512_767_5_5/RAMS64E_D/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.254ns  (logic 0.124ns (2.360%)  route 5.130ns (97.640%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  MemWrite (IN)
                         net (fo=4, unset)            0.973     0.973    data_mem/MemWrite
    SLICE_X12Y77         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  data_mem/mips_mem_reg_512_767_0_0_i_1/O
                         net (fo=128, routed)         4.157     5.254    data_mem/mips_mem_reg_512_767_5_5/WE
    SLICE_X2Y52          RAMS64E                                      r  data_mem/mips_mem_reg_512_767_5_5/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUResult[0]
                            (input port)
  Destination:            data_mem/D_OUT_reg_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.226ns  (logic 0.248ns (4.746%)  route 4.978ns (95.254%))
  Logic Levels:           2  (LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ALUResult[0] (IN)
                         net (fo=513, unset)          0.973     0.973    data_mem/ALUResult[0]
    SLICE_X9Y61          LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  data_mem/D_OUT_reg[31]_i_3/O
                         net (fo=17, routed)          1.052     2.149    data_mem/D_OUT_reg[31]_i_3_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I4_O)        0.124     2.273 r  data_mem/D_OUT_reg[31]_i_1/O
                         net (fo=16, routed)          2.953     5.226    data_mem/D_OUT_reg[31]_i_1_n_0
    SLICE_X11Y76         FDRE                                         r  data_mem/D_OUT_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSeg/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg/refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE                         0.000     0.000 r  sevenSeg/refresh_counter_reg[11]/C
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    sevenSeg/refresh_counter_reg_n_0_[11]
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  sevenSeg/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    sevenSeg/refresh_counter_reg[8]_i_1_n_4
    SLICE_X33Y76         FDCE                                         r  sevenSeg/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg/refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE                         0.000     0.000 r  sevenSeg/refresh_counter_reg[15]/C
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    sevenSeg/refresh_counter_reg_n_0_[15]
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  sevenSeg/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    sevenSeg/refresh_counter_reg[12]_i_1_n_4
    SLICE_X33Y77         FDCE                                         r  sevenSeg/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg/refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE                         0.000     0.000 r  sevenSeg/refresh_counter_reg[3]/C
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    sevenSeg/refresh_counter_reg_n_0_[3]
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  sevenSeg/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    sevenSeg/refresh_counter_reg[0]_i_1_n_4
    SLICE_X33Y74         FDCE                                         r  sevenSeg/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg/refresh_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE                         0.000     0.000 r  sevenSeg/refresh_counter_reg[7]/C
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    sevenSeg/refresh_counter_reg_n_0_[7]
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  sevenSeg/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    sevenSeg/refresh_counter_reg[4]_i_1_n_4
    SLICE_X33Y75         FDCE                                         r  sevenSeg/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg/refresh_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE                         0.000     0.000 r  sevenSeg/refresh_counter_reg[12]/C
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    sevenSeg/refresh_counter_reg_n_0_[12]
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  sevenSeg/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    sevenSeg/refresh_counter_reg[12]_i_1_n_7
    SLICE_X33Y77         FDCE                                         r  sevenSeg/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg/refresh_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE                         0.000     0.000 r  sevenSeg/refresh_counter_reg[16]/C
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    sevenSeg/refresh_counter_reg_n_0_[16]
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  sevenSeg/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    sevenSeg/refresh_counter_reg[16]_i_1_n_7
    SLICE_X33Y78         FDCE                                         r  sevenSeg/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg/refresh_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE                         0.000     0.000 r  sevenSeg/refresh_counter_reg[4]/C
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    sevenSeg/refresh_counter_reg_n_0_[4]
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  sevenSeg/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    sevenSeg/refresh_counter_reg[4]_i_1_n_7
    SLICE_X33Y75         FDCE                                         r  sevenSeg/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg/refresh_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE                         0.000     0.000 r  sevenSeg/refresh_counter_reg[8]/C
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    sevenSeg/refresh_counter_reg_n_0_[8]
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  sevenSeg/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    sevenSeg/refresh_counter_reg[8]_i_1_n_7
    SLICE_X33Y76         FDCE                                         r  sevenSeg/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg/refresh_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDCE                         0.000     0.000 r  sevenSeg/refresh_counter_reg[10]/C
    SLICE_X33Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    sevenSeg/refresh_counter_reg_n_0_[10]
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  sevenSeg/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    sevenSeg/refresh_counter_reg[8]_i_1_n_5
    SLICE_X33Y76         FDCE                                         r  sevenSeg/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg/refresh_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE                         0.000     0.000 r  sevenSeg/refresh_counter_reg[14]/C
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     0.250    sevenSeg/refresh_counter_reg_n_0_[14]
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  sevenSeg/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    sevenSeg/refresh_counter_reg[12]_i_1_n_5
    SLICE_X33Y77         FDCE                                         r  sevenSeg/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------





