
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1

# Written on Mon Aug 17 16:10:06 2020

##### DESIGN INFO #######################################################

Top View:                "HyperRAM_Memory_Interface_Top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                              Ending                                                                |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                _~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock     |     6.630            |     No paths         |     No paths         |     No paths                         
System                                                                HyperRAM_Memory_Interface_Top|clk                                     |     4.836            |     No paths         |     No paths         |     No paths                         
_~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock     _~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock     |     6.630            |     No paths         |     No paths         |     No paths                         
_~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock     _~hpram_top_HyperRAM_Memory_Interface_Top_|clk_x2p_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
HyperRAM_Memory_Interface_Top|clk                                     System                                                                |     4.836            |     No paths         |     No paths         |     No paths                         
HyperRAM_Memory_Interface_Top|clk                                     _~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
HyperRAM_Memory_Interface_Top|clk                                     HyperRAM_Memory_Interface_Top|clk                                     |     4.836            |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:IO_hpram_dq[0] (bidir end point)
p:IO_hpram_dq[0] (bidir start point)
p:IO_hpram_dq[1] (bidir end point)
p:IO_hpram_dq[1] (bidir start point)
p:IO_hpram_dq[2] (bidir end point)
p:IO_hpram_dq[2] (bidir start point)
p:IO_hpram_dq[3] (bidir end point)
p:IO_hpram_dq[3] (bidir start point)
p:IO_hpram_dq[4] (bidir end point)
p:IO_hpram_dq[4] (bidir start point)
p:IO_hpram_dq[5] (bidir end point)
p:IO_hpram_dq[5] (bidir start point)
p:IO_hpram_dq[6] (bidir end point)
p:IO_hpram_dq[6] (bidir start point)
p:IO_hpram_dq[7] (bidir end point)
p:IO_hpram_dq[7] (bidir start point)
p:IO_hpram_rwds[0] (bidir end point)
p:IO_hpram_rwds[0] (bidir start point)
p:O_hpram_ck[0]
p:O_hpram_ck_n[0]
p:O_hpram_cs_n[0]
p:O_hpram_reset_n[0]
p:addr[0]
p:addr[1]
p:addr[2]
p:addr[3]
p:addr[4]
p:addr[5]
p:addr[6]
p:addr[7]
p:addr[8]
p:addr[9]
p:addr[10]
p:addr[11]
p:addr[12]
p:addr[13]
p:addr[14]
p:addr[15]
p:addr[16]
p:addr[17]
p:addr[18]
p:addr[19]
p:addr[20]
p:addr[21]
p:cmd
p:cmd_en
p:data_mask[0]
p:data_mask[1]
p:data_mask[2]
p:data_mask[3]
p:init_calib
p:memory_clk
p:pll_lock
p:rd_data[0]
p:rd_data[1]
p:rd_data[2]
p:rd_data[3]
p:rd_data[4]
p:rd_data[5]
p:rd_data[6]
p:rd_data[7]
p:rd_data[8]
p:rd_data[9]
p:rd_data[10]
p:rd_data[11]
p:rd_data[12]
p:rd_data[13]
p:rd_data[14]
p:rd_data[15]
p:rd_data[16]
p:rd_data[17]
p:rd_data[18]
p:rd_data[19]
p:rd_data[20]
p:rd_data[21]
p:rd_data[22]
p:rd_data[23]
p:rd_data[24]
p:rd_data[25]
p:rd_data[26]
p:rd_data[27]
p:rd_data[28]
p:rd_data[29]
p:rd_data[30]
p:rd_data[31]
p:rd_data_valid
p:rst_n
p:wr_data[0]
p:wr_data[1]
p:wr_data[2]
p:wr_data[3]
p:wr_data[4]
p:wr_data[5]
p:wr_data[6]
p:wr_data[7]
p:wr_data[8]
p:wr_data[9]
p:wr_data[10]
p:wr_data[11]
p:wr_data[12]
p:wr_data[13]
p:wr_data[14]
p:wr_data[15]
p:wr_data[16]
p:wr_data[17]
p:wr_data[18]
p:wr_data[19]
p:wr_data[20]
p:wr_data[21]
p:wr_data[22]
p:wr_data[23]
p:wr_data[24]
p:wr_data[25]
p:wr_data[26]
p:wr_data[27]
p:wr_data[28]
p:wr_data[29]
p:wr_data[30]
p:wr_data[31]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
