<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `apic` mod in crate `svsm`."><title>svsm::cpu::x86::apic - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-aa0817cf.css"><meta name="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="svsm" data-themes="" data-resource-suffix="" data-rustdoc-version="1.90.0 (1159e78c4 2025-09-14)" data-channel="1.90.0" data-search-js="search-fa3e91e5.js" data-settings-js="settings-5514c975.js" ><script src="../../../../static.files/storage-68b7e25d.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../../static.files/main-eebb9057.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../../svsm/index.html">svsm</a><span class="version">0.1.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module apic</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#constants" title="Constants">Constants</a></li><li><a href="#traits" title="Traits">Traits</a></li><li><a href="#functions" title="Functions">Functions</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In svsm::<wbr>cpu::<wbr>x86</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../../index.html">svsm</a>::<wbr><a href="../../index.html">cpu</a>::<wbr><a href="../index.html">x86</a></div><h1>Module <span>apic</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../../src/svsm/cpu/x86/apic.rs.html#7-245">Source</a> </span></div><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.X86Apic.html" title="struct svsm::cpu::x86::apic::X86Apic">X86Apic</a></dt></dl><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="constant" href="constant.APIC_ENABLE_MASK.html" title="constant svsm::cpu::x86::apic::APIC_ENABLE_MASK">APIC_<wbr>ENABLE_<wbr>MASK</a><span title="Restricted Visibility">&nbsp;ðŸ”’</span> </dt><dt><a class="constant" href="constant.APIC_OFFSET_EOI.html" title="constant svsm::cpu::x86::apic::APIC_OFFSET_EOI">APIC_<wbr>OFFSET_<wbr>EOI</a></dt><dd>End-of-Interrupt register MSR offset</dd><dt><a class="constant" href="constant.APIC_OFFSET_ICR.html" title="constant svsm::cpu::x86::apic::APIC_OFFSET_ICR">APIC_<wbr>OFFSET_<wbr>ICR</a></dt><dd>Interrupt-Control-Register register MSR offset</dd><dt><a class="constant" href="constant.APIC_OFFSET_ID.html" title="constant svsm::cpu::x86::apic::APIC_OFFSET_ID">APIC_<wbr>OFFSET_<wbr>ID</a></dt><dd>Local APIC ID register MSR offset</dd><dt><a class="constant" href="constant.APIC_OFFSET_ISR.html" title="constant svsm::cpu::x86::apic::APIC_OFFSET_ISR">APIC_<wbr>OFFSET_<wbr>ISR</a></dt><dd>Interrupt-Service-Register base MSR offset</dd><dt><a class="constant" href="constant.APIC_OFFSET_SELF_IPI.html" title="constant svsm::cpu::x86::apic::APIC_OFFSET_SELF_IPI">APIC_<wbr>OFFSET_<wbr>SELF_<wbr>IPI</a></dt><dd>SELF-IPI register MSR offset (x2APIC only)</dd><dt><a class="constant" href="constant.APIC_OFFSET_SPIV.html" title="constant svsm::cpu::x86::apic::APIC_OFFSET_SPIV">APIC_<wbr>OFFSET_<wbr>SPIV</a></dt><dd>Spurious-Interrupt-Register MSR offset</dd><dt><a class="constant" href="constant.APIC_SPIV_SW_ENABLE_MASK.html" title="constant svsm::cpu::x86::apic::APIC_SPIV_SW_ENABLE_MASK">APIC_<wbr>SPIV_<wbr>SW_<wbr>ENABLE_<wbr>MASK</a><span title="Restricted Visibility">&nbsp;ðŸ”’</span> </dt><dt><a class="constant" href="constant.APIC_SPIV_VECTOR_MASK.html" title="constant svsm::cpu::x86::apic::APIC_SPIV_VECTOR_MASK">APIC_<wbr>SPIV_<wbr>VECTOR_<wbr>MASK</a><span title="Restricted Visibility">&nbsp;ðŸ”’</span> </dt><dt><a class="constant" href="constant.APIC_X2_ENABLE_MASK.html" title="constant svsm::cpu::x86::apic::APIC_X2_ENABLE_MASK">APIC_<wbr>X2_<wbr>ENABLE_<wbr>MASK</a><span title="Restricted Visibility">&nbsp;ðŸ”’</span> </dt><dt><a class="constant" href="constant.MSR_APIC_BASE.html" title="constant svsm::cpu::x86::apic::MSR_APIC_BASE">MSR_<wbr>APIC_<wbr>BASE</a></dt><dd>APIC Base MSR</dd></dl><h2 id="traits" class="section-header">Traits<a href="#traits" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="trait" href="trait.ApicAccess.html" title="trait svsm::cpu::x86::apic::ApicAccess">Apic<wbr>Access</a></dt></dl><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">Â§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.apic_enable.html" title="fn svsm::cpu::x86::apic::apic_enable">apic_<wbr>enable</a></dt><dd>Enables the X86 local APIC in X2APIC mode by writing to MSR_APIC_BASE.</dd><dt><a class="fn" href="fn.apic_eoi.html" title="fn svsm::cpu::x86::apic::apic_eoi">apic_<wbr>eoi</a></dt><dd>Send an EOI message</dd><dt><a class="fn" href="fn.apic_in_service.html" title="fn svsm::cpu::x86::apic::apic_in_service">apic_<wbr>in_<wbr>service</a></dt><dd>Check whether a given IRQ vector is currently being serviced by returning
the value of its ISR bit from X2APIC.</dd><dt><a class="fn" href="fn.apic_initialize.html" title="fn svsm::cpu::x86::apic::apic_initialize">apic_<wbr>initialize</a></dt><dd>Initialize the APIC  by setting an accessor object. This function
does not enable the APIC.</dd><dt><a class="fn" href="fn.apic_post_irq.html" title="fn svsm::cpu::x86::apic::apic_post_irq">apic_<wbr>post_<wbr>irq</a></dt><dd>Sends an IPI specified by the X86 ICR value.</dd><dt><a class="fn" href="fn.apic_register_bit.html" title="fn svsm::cpu::x86::apic::apic_register_bit">apic_<wbr>register_<wbr>bit</a><span title="Restricted Visibility">&nbsp;ðŸ”’</span> </dt><dd>Get the MSR offset relative to a bitmap base MSR and the mask for the MSR
value to check for a specific vector bit being set in IRR, ISR, or TMR.</dd><dt><a class="fn" href="fn.apic_sw_enable.html" title="fn svsm::cpu::x86::apic::apic_sw_enable">apic_<wbr>sw_<wbr>enable</a></dt><dd>Enables software IRQs in the X86 local APIC by setting the SPIC.SW_ENABLE
bit.</dd></dl></section></div></main></body></html>