
DS18B20.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006eac  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  08006fc0  08006fc0  00016fc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007480  08007480  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08007480  08007480  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007480  08007480  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007480  08007480  00017480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007484  08007484  00017484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007488  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  200001dc  08007664  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000598  08007664  00020598  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c4d  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d3f  00000000  00000000  00030e52  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001128  00000000  00000000  00033b98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f88  00000000  00000000  00034cc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019ef9  00000000  00000000  00035c48  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f984  00000000  00000000  0004fb41  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008ec98  00000000  00000000  0005f4c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ee15d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fd4  00000000  00000000  000ee1d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08006fa4 	.word	0x08006fa4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08006fa4 	.word	0x08006fa4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b44:	f1a2 0201 	sub.w	r2, r2, #1
 8000b48:	d1ed      	bne.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <DS18B20_StartAll>:

//
//	Start conversion on all sensors
//
void DS18B20_StartAll()
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
	OneWire_Reset(&OneWire); // Reset the bus
 8000f48:	4806      	ldr	r0, [pc, #24]	; (8000f64 <DS18B20_StartAll+0x20>)
 8000f4a:	f000 fd50 	bl	80019ee <OneWire_Reset>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_SKIPROM); // Skip ROM command
 8000f4e:	21cc      	movs	r1, #204	; 0xcc
 8000f50:	4804      	ldr	r0, [pc, #16]	; (8000f64 <DS18B20_StartAll+0x20>)
 8000f52:	f000 fdcf 	bl	8001af4 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, DS18B20_CMD_CONVERTTEMP); // Start conversion on all sensors
 8000f56:	2144      	movs	r1, #68	; 0x44
 8000f58:	4802      	ldr	r0, [pc, #8]	; (8000f64 <DS18B20_StartAll+0x20>)
 8000f5a:	f000 fdcb 	bl	8001af4 <OneWire_WriteByte>
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000448 	.word	0x20000448

08000f68 <DS18B20_Read>:

//
//	Read one sensor
//
uint8_t DS18B20_Read(uint8_t number, float *destination)
{
 8000f68:	b590      	push	{r4, r7, lr}
 8000f6a:	b087      	sub	sp, #28
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	6039      	str	r1, [r7, #0]
 8000f72:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount) // If read sensor is not availible
 8000f74:	4b4f      	ldr	r3, [pc, #316]	; (80010b4 <DS18B20_Read+0x14c>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	79fa      	ldrb	r2, [r7, #7]
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d301      	bcc.n	8000f82 <DS18B20_Read+0x1a>
		return 0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	e094      	b.n	80010ac <DS18B20_Read+0x144>

	uint16_t temperature;
	uint8_t resolution;
	float result;
	uint8_t i = 0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	74fb      	strb	r3, [r7, #19]
	uint8_t crc;

#endif

	
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address)) // Check if sensor is DS18B20 family
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	011b      	lsls	r3, r3, #4
 8000f8a:	4a4b      	ldr	r2, [pc, #300]	; (80010b8 <DS18B20_Read+0x150>)
 8000f8c:	4413      	add	r3, r2
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 f93e 	bl	8001210 <DS18B20_Is>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d101      	bne.n	8000f9e <DS18B20_Read+0x36>
		return 0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	e086      	b.n	80010ac <DS18B20_Read+0x144>

	if (!OneWire_ReadBit(&OneWire)) // Check if the bus is released
 8000f9e:	4847      	ldr	r0, [pc, #284]	; (80010bc <DS18B20_Read+0x154>)
 8000fa0:	f000 fd7e 	bl	8001aa0 <OneWire_ReadBit>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d101      	bne.n	8000fae <DS18B20_Read+0x46>
		return 0; // Busy bus - conversion is not finished
 8000faa:	2300      	movs	r3, #0
 8000fac:	e07e      	b.n	80010ac <DS18B20_Read+0x144>

	OneWire_Reset(&OneWire); // Reset the bus
 8000fae:	4843      	ldr	r0, [pc, #268]	; (80010bc <DS18B20_Read+0x154>)
 8000fb0:	f000 fd1d 	bl	80019ee <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	011b      	lsls	r3, r3, #4
 8000fb8:	4a3f      	ldr	r2, [pc, #252]	; (80010b8 <DS18B20_Read+0x150>)
 8000fba:	4413      	add	r3, r2
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	483f      	ldr	r0, [pc, #252]	; (80010bc <DS18B20_Read+0x154>)
 8000fc0:	f000 fecb 	bl	8001d5a <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 8000fc4:	21be      	movs	r1, #190	; 0xbe
 8000fc6:	483d      	ldr	r0, [pc, #244]	; (80010bc <DS18B20_Read+0x154>)
 8000fc8:	f000 fd94 	bl	8001af4 <OneWire_WriteByte>
	
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 8000fcc:	2300      	movs	r3, #0
 8000fce:	74fb      	strb	r3, [r7, #19]
 8000fd0:	e00d      	b.n	8000fee <DS18B20_Read+0x86>
		data[i] = OneWire_ReadByte(&OneWire);
 8000fd2:	7cfc      	ldrb	r4, [r7, #19]
 8000fd4:	4839      	ldr	r0, [pc, #228]	; (80010bc <DS18B20_Read+0x154>)
 8000fd6:	f000 fdaa 	bl	8001b2e <OneWire_ReadByte>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	461a      	mov	r2, r3
 8000fde:	f107 0318 	add.w	r3, r7, #24
 8000fe2:	4423      	add	r3, r4
 8000fe4:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 8000fe8:	7cfb      	ldrb	r3, [r7, #19]
 8000fea:	3301      	adds	r3, #1
 8000fec:	74fb      	strb	r3, [r7, #19]
 8000fee:	7cfb      	ldrb	r3, [r7, #19]
 8000ff0:	2b04      	cmp	r3, #4
 8000ff2:	d9ee      	bls.n	8000fd2 <DS18B20_Read+0x6a>
	crc = OneWire_CRC8(data, 8); // CRC calculation

	if (crc != data[8])
		return 0; // CRC invalid
#endif
	temperature = data[0] | (data[1] << 8); // Temperature is 16-bit length
 8000ff4:	7a3b      	ldrb	r3, [r7, #8]
 8000ff6:	b21a      	sxth	r2, r3
 8000ff8:	7a7b      	ldrb	r3, [r7, #9]
 8000ffa:	021b      	lsls	r3, r3, #8
 8000ffc:	b21b      	sxth	r3, r3
 8000ffe:	4313      	orrs	r3, r2
 8001000:	b21b      	sxth	r3, r3
 8001002:	823b      	strh	r3, [r7, #16]

	OneWire_Reset(&OneWire); // Reset the bus
 8001004:	482d      	ldr	r0, [pc, #180]	; (80010bc <DS18B20_Read+0x154>)
 8001006:	f000 fcf2 	bl	80019ee <OneWire_Reset>
	
	resolution = ((data[4] & 0x60) >> 5) + 9; // Sensor's resolution from scratchpad's byte 4
 800100a:	7b3b      	ldrb	r3, [r7, #12]
 800100c:	115b      	asrs	r3, r3, #5
 800100e:	b2db      	uxtb	r3, r3
 8001010:	f003 0303 	and.w	r3, r3, #3
 8001014:	b2db      	uxtb	r3, r3
 8001016:	3309      	adds	r3, #9
 8001018:	73fb      	strb	r3, [r7, #15]

	switch (resolution) // Chceck the correct value dur to resolution
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	3b09      	subs	r3, #9
 800101e:	2b03      	cmp	r3, #3
 8001020:	d83e      	bhi.n	80010a0 <DS18B20_Read+0x138>
 8001022:	a201      	add	r2, pc, #4	; (adr r2, 8001028 <DS18B20_Read+0xc0>)
 8001024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001028:	08001039 	.word	0x08001039
 800102c:	08001053 	.word	0x08001053
 8001030:	0800106d 	.word	0x0800106d
 8001034:	08001087 	.word	0x08001087
	{
		case DS18B20_Resolution_9bits:
			result = temperature*(float)DS18B20_STEP_9BIT;
 8001038:	8a3b      	ldrh	r3, [r7, #16]
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff fdde 	bl	8000bfc <__aeabi_i2f>
 8001040:	4603      	mov	r3, r0
 8001042:	f04f 5176 	mov.w	r1, #1031798784	; 0x3d800000
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fe2c 	bl	8000ca4 <__aeabi_fmul>
 800104c:	4603      	mov	r3, r0
 800104e:	617b      	str	r3, [r7, #20]
		break;
 8001050:	e028      	b.n	80010a4 <DS18B20_Read+0x13c>
		case DS18B20_Resolution_10bits:
			result = temperature*(float)DS18B20_STEP_10BIT;
 8001052:	8a3b      	ldrh	r3, [r7, #16]
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff fdd1 	bl	8000bfc <__aeabi_i2f>
 800105a:	4603      	mov	r3, r0
 800105c:	f04f 5176 	mov.w	r1, #1031798784	; 0x3d800000
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff fe1f 	bl	8000ca4 <__aeabi_fmul>
 8001066:	4603      	mov	r3, r0
 8001068:	617b      	str	r3, [r7, #20]
		 break;
 800106a:	e01b      	b.n	80010a4 <DS18B20_Read+0x13c>
		case DS18B20_Resolution_11bits:
			result = temperature*(float)DS18B20_STEP_11BIT;
 800106c:	8a3b      	ldrh	r3, [r7, #16]
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fdc4 	bl	8000bfc <__aeabi_i2f>
 8001074:	4603      	mov	r3, r0
 8001076:	f04f 5176 	mov.w	r1, #1031798784	; 0x3d800000
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff fe12 	bl	8000ca4 <__aeabi_fmul>
 8001080:	4603      	mov	r3, r0
 8001082:	617b      	str	r3, [r7, #20]
		break;
 8001084:	e00e      	b.n	80010a4 <DS18B20_Read+0x13c>
		case DS18B20_Resolution_12bits:
			result = temperature*(float)DS18B20_STEP_12BIT;
 8001086:	8a3b      	ldrh	r3, [r7, #16]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fdb7 	bl	8000bfc <__aeabi_i2f>
 800108e:	4603      	mov	r3, r0
 8001090:	f04f 5176 	mov.w	r1, #1031798784	; 0x3d800000
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff fe05 	bl	8000ca4 <__aeabi_fmul>
 800109a:	4603      	mov	r3, r0
 800109c:	617b      	str	r3, [r7, #20]
		 break;
 800109e:	e001      	b.n	80010a4 <DS18B20_Read+0x13c>
		default: 
			result = 0xFF;
 80010a0:	4b07      	ldr	r3, [pc, #28]	; (80010c0 <DS18B20_Read+0x158>)
 80010a2:	617b      	str	r3, [r7, #20]
	}
	
	*destination = result;
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	697a      	ldr	r2, [r7, #20]
 80010a8:	601a      	str	r2, [r3, #0]
	
	return 1; //temperature valid
 80010aa:	2301      	movs	r3, #1
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	371c      	adds	r7, #28
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd90      	pop	{r4, r7, pc}
 80010b4:	200001f8 	.word	0x200001f8
 80010b8:	20000408 	.word	0x20000408
 80010bc:	20000448 	.word	0x20000448
 80010c0:	437f0000 	.word	0x437f0000

080010c4 <DS18B20_SetResolution>:
	
	return conf;
}

uint8_t DS18B20_SetResolution(uint8_t number, DS18B20_Resolution_t resolution)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	460a      	mov	r2, r1
 80010ce:	71fb      	strb	r3, [r7, #7]
 80010d0:	4613      	mov	r3, r2
 80010d2:	71bb      	strb	r3, [r7, #6]
	if( number >= TempSensorCount)
 80010d4:	4b4b      	ldr	r3, [pc, #300]	; (8001204 <DS18B20_SetResolution+0x140>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	79fa      	ldrb	r2, [r7, #7]
 80010da:	429a      	cmp	r2, r3
 80010dc:	d301      	bcc.n	80010e2 <DS18B20_SetResolution+0x1e>
		return 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	e08c      	b.n	80011fc <DS18B20_SetResolution+0x138>

	uint8_t th, tl, conf;
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address))
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	011b      	lsls	r3, r3, #4
 80010e6:	4a48      	ldr	r2, [pc, #288]	; (8001208 <DS18B20_SetResolution+0x144>)
 80010e8:	4413      	add	r3, r2
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 f890 	bl	8001210 <DS18B20_Is>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d101      	bne.n	80010fa <DS18B20_SetResolution+0x36>
		return 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	e080      	b.n	80011fc <DS18B20_SetResolution+0x138>
	
	OneWire_Reset(&OneWire); // Reset the bus
 80010fa:	4844      	ldr	r0, [pc, #272]	; (800120c <DS18B20_SetResolution+0x148>)
 80010fc:	f000 fc77 	bl	80019ee <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	011b      	lsls	r3, r3, #4
 8001104:	4a40      	ldr	r2, [pc, #256]	; (8001208 <DS18B20_SetResolution+0x144>)
 8001106:	4413      	add	r3, r2
 8001108:	4619      	mov	r1, r3
 800110a:	4840      	ldr	r0, [pc, #256]	; (800120c <DS18B20_SetResolution+0x148>)
 800110c:	f000 fe25 	bl	8001d5a <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 8001110:	21be      	movs	r1, #190	; 0xbe
 8001112:	483e      	ldr	r0, [pc, #248]	; (800120c <DS18B20_SetResolution+0x148>)
 8001114:	f000 fcee 	bl	8001af4 <OneWire_WriteByte>
	
	OneWire_ReadByte(&OneWire);
 8001118:	483c      	ldr	r0, [pc, #240]	; (800120c <DS18B20_SetResolution+0x148>)
 800111a:	f000 fd08 	bl	8001b2e <OneWire_ReadByte>
	OneWire_ReadByte(&OneWire);
 800111e:	483b      	ldr	r0, [pc, #236]	; (800120c <DS18B20_SetResolution+0x148>)
 8001120:	f000 fd05 	bl	8001b2e <OneWire_ReadByte>
	
	th = OneWire_ReadByte(&OneWire); 	// Writing to scratchpad begins from the temperature alarms bytes
 8001124:	4839      	ldr	r0, [pc, #228]	; (800120c <DS18B20_SetResolution+0x148>)
 8001126:	f000 fd02 	bl	8001b2e <OneWire_ReadByte>
 800112a:	4603      	mov	r3, r0
 800112c:	73bb      	strb	r3, [r7, #14]
	tl = OneWire_ReadByte(&OneWire); 	// 	so i have to store them.
 800112e:	4837      	ldr	r0, [pc, #220]	; (800120c <DS18B20_SetResolution+0x148>)
 8001130:	f000 fcfd 	bl	8001b2e <OneWire_ReadByte>
 8001134:	4603      	mov	r3, r0
 8001136:	737b      	strb	r3, [r7, #13]
	conf = OneWire_ReadByte(&OneWire);	// Config byte
 8001138:	4834      	ldr	r0, [pc, #208]	; (800120c <DS18B20_SetResolution+0x148>)
 800113a:	f000 fcf8 	bl	8001b2e <OneWire_ReadByte>
 800113e:	4603      	mov	r3, r0
 8001140:	73fb      	strb	r3, [r7, #15]
	
	if (resolution == DS18B20_Resolution_9bits) // Bits setting
 8001142:	79bb      	ldrb	r3, [r7, #6]
 8001144:	2b09      	cmp	r3, #9
 8001146:	d108      	bne.n	800115a <DS18B20_SetResolution+0x96>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8001148:	7bfb      	ldrb	r3, [r7, #15]
 800114a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800114e:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001150:	7bfb      	ldrb	r3, [r7, #15]
 8001152:	f023 0320 	bic.w	r3, r3, #32
 8001156:	73fb      	strb	r3, [r7, #15]
 8001158:	e022      	b.n	80011a0 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_10bits) 
 800115a:	79bb      	ldrb	r3, [r7, #6]
 800115c:	2b0a      	cmp	r3, #10
 800115e:	d108      	bne.n	8001172 <DS18B20_SetResolution+0xae>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001166:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	f043 0320 	orr.w	r3, r3, #32
 800116e:	73fb      	strb	r3, [r7, #15]
 8001170:	e016      	b.n	80011a0 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 8001172:	79bb      	ldrb	r3, [r7, #6]
 8001174:	2b0b      	cmp	r3, #11
 8001176:	d108      	bne.n	800118a <DS18B20_SetResolution+0xc6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001178:	7bfb      	ldrb	r3, [r7, #15]
 800117a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800117e:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	f023 0320 	bic.w	r3, r3, #32
 8001186:	73fb      	strb	r3, [r7, #15]
 8001188:	e00a      	b.n	80011a0 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 800118a:	79bb      	ldrb	r3, [r7, #6]
 800118c:	2b0c      	cmp	r3, #12
 800118e:	d107      	bne.n	80011a0 <DS18B20_SetResolution+0xdc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001190:	7bfb      	ldrb	r3, [r7, #15]
 8001192:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001196:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	f043 0320 	orr.w	r3, r3, #32
 800119e:	73fb      	strb	r3, [r7, #15]
	}
	
	OneWire_Reset(&OneWire); // Reset the bus
 80011a0:	481a      	ldr	r0, [pc, #104]	; (800120c <DS18B20_SetResolution+0x148>)
 80011a2:	f000 fc24 	bl	80019ee <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	011b      	lsls	r3, r3, #4
 80011aa:	4a17      	ldr	r2, [pc, #92]	; (8001208 <DS18B20_SetResolution+0x144>)
 80011ac:	4413      	add	r3, r2
 80011ae:	4619      	mov	r1, r3
 80011b0:	4816      	ldr	r0, [pc, #88]	; (800120c <DS18B20_SetResolution+0x148>)
 80011b2:	f000 fdd2 	bl	8001d5a <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_WSCRATCHPAD); // Write scratchpad command
 80011b6:	214e      	movs	r1, #78	; 0x4e
 80011b8:	4814      	ldr	r0, [pc, #80]	; (800120c <DS18B20_SetResolution+0x148>)
 80011ba:	f000 fc9b 	bl	8001af4 <OneWire_WriteByte>
	
	OneWire_WriteByte(&OneWire, th); // Write 3 bytes to scratchpad
 80011be:	7bbb      	ldrb	r3, [r7, #14]
 80011c0:	4619      	mov	r1, r3
 80011c2:	4812      	ldr	r0, [pc, #72]	; (800120c <DS18B20_SetResolution+0x148>)
 80011c4:	f000 fc96 	bl	8001af4 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, tl);
 80011c8:	7b7b      	ldrb	r3, [r7, #13]
 80011ca:	4619      	mov	r1, r3
 80011cc:	480f      	ldr	r0, [pc, #60]	; (800120c <DS18B20_SetResolution+0x148>)
 80011ce:	f000 fc91 	bl	8001af4 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, conf);
 80011d2:	7bfb      	ldrb	r3, [r7, #15]
 80011d4:	4619      	mov	r1, r3
 80011d6:	480d      	ldr	r0, [pc, #52]	; (800120c <DS18B20_SetResolution+0x148>)
 80011d8:	f000 fc8c 	bl	8001af4 <OneWire_WriteByte>
	
	OneWire_Reset(&OneWire); // Reset the bus
 80011dc:	480b      	ldr	r0, [pc, #44]	; (800120c <DS18B20_SetResolution+0x148>)
 80011de:	f000 fc06 	bl	80019ee <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	011b      	lsls	r3, r3, #4
 80011e6:	4a08      	ldr	r2, [pc, #32]	; (8001208 <DS18B20_SetResolution+0x144>)
 80011e8:	4413      	add	r3, r2
 80011ea:	4619      	mov	r1, r3
 80011ec:	4807      	ldr	r0, [pc, #28]	; (800120c <DS18B20_SetResolution+0x148>)
 80011ee:	f000 fdb4 	bl	8001d5a <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_CPYSCRATCHPAD); // Copy scratchpad to EEPROM
 80011f2:	2148      	movs	r1, #72	; 0x48
 80011f4:	4805      	ldr	r0, [pc, #20]	; (800120c <DS18B20_SetResolution+0x148>)
 80011f6:	f000 fc7d 	bl	8001af4 <OneWire_WriteByte>
	
	return 1;
 80011fa:	2301      	movs	r3, #1
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3710      	adds	r7, #16
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	200001f8 	.word	0x200001f8
 8001208:	20000408 	.word	0x20000408
 800120c:	20000448 	.word	0x20000448

08001210 <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t* ROM)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
	if (*ROM == DS18B20_FAMILY_CODE) // Check family code
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	2b28      	cmp	r3, #40	; 0x28
 800121e:	d101      	bne.n	8001224 <DS18B20_Is+0x14>
		return 1;
 8001220:	2301      	movs	r3, #1
 8001222:	e000      	b.n	8001226 <DS18B20_Is+0x16>
	return 0;
 8001224:	2300      	movs	r3, #0
}
 8001226:	4618      	mov	r0, r3
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr

08001230 <DS18B20_AllDone>:

uint8_t DS18B20_AllDone(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
	return OneWire_ReadBit(&OneWire); // Bus is down - busy
 8001234:	4802      	ldr	r0, [pc, #8]	; (8001240 <DS18B20_AllDone+0x10>)
 8001236:	f000 fc33 	bl	8001aa0 <OneWire_ReadBit>
 800123a:	4603      	mov	r3, r0
}
 800123c:	4618      	mov	r0, r3
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000448 	.word	0x20000448

08001244 <DS18B20_ReadAll>:

void DS18B20_ReadAll(void)
{
 8001244:	b590      	push	{r4, r7, lr}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
	uint8_t i;

	if (DS18B20_AllDone())
 800124a:	f7ff fff1 	bl	8001230 <DS18B20_AllDone>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d02e      	beq.n	80012b2 <DS18B20_ReadAll+0x6e>
	{
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 8001254:	2300      	movs	r3, #0
 8001256:	71fb      	strb	r3, [r7, #7]
 8001258:	e026      	b.n	80012a8 <DS18B20_ReadAll+0x64>
		{
			ds18b20[i].ValidDataFlag = 0;
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	4a17      	ldr	r2, [pc, #92]	; (80012bc <DS18B20_ReadAll+0x78>)
 800125e:	011b      	lsls	r3, r3, #4
 8001260:	4413      	add	r3, r2
 8001262:	330c      	adds	r3, #12
 8001264:	2200      	movs	r2, #0
 8001266:	701a      	strb	r2, [r3, #0]

			if (DS18B20_Is((uint8_t*)&ds18b20[i].Address))
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	011b      	lsls	r3, r3, #4
 800126c:	4a13      	ldr	r2, [pc, #76]	; (80012bc <DS18B20_ReadAll+0x78>)
 800126e:	4413      	add	r3, r2
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ffcd 	bl	8001210 <DS18B20_Is>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d012      	beq.n	80012a2 <DS18B20_ReadAll+0x5e>
			{
				ds18b20[i].ValidDataFlag = DS18B20_Read(i, &ds18b20[i].Temperature); // Read single sensor
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	011b      	lsls	r3, r3, #4
 8001280:	3308      	adds	r3, #8
 8001282:	4a0e      	ldr	r2, [pc, #56]	; (80012bc <DS18B20_ReadAll+0x78>)
 8001284:	441a      	add	r2, r3
 8001286:	79fc      	ldrb	r4, [r7, #7]
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	4611      	mov	r1, r2
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff fe6b 	bl	8000f68 <DS18B20_Read>
 8001292:	4603      	mov	r3, r0
 8001294:	4619      	mov	r1, r3
 8001296:	4a09      	ldr	r2, [pc, #36]	; (80012bc <DS18B20_ReadAll+0x78>)
 8001298:	0123      	lsls	r3, r4, #4
 800129a:	4413      	add	r3, r2
 800129c:	330c      	adds	r3, #12
 800129e:	460a      	mov	r2, r1
 80012a0:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	3301      	adds	r3, #1
 80012a6:	71fb      	strb	r3, [r7, #7]
 80012a8:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <DS18B20_ReadAll+0x7c>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	79fa      	ldrb	r2, [r7, #7]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d3d3      	bcc.n	800125a <DS18B20_ReadAll+0x16>
			}
		}
	}
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd90      	pop	{r4, r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000408 	.word	0x20000408
 80012c0:	200001f8 	.word	0x200001f8

080012c4 <DS18B20_Quantity>:
	for(i = 0; i < 8; i++)
		ds18b20[number].Address[i] = ROM[i]; // Write ROM into sensor's structure
}

uint8_t DS18B20_Quantity(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
	return TempSensorCount;
 80012c8:	4b02      	ldr	r3, [pc, #8]	; (80012d4 <DS18B20_Quantity+0x10>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr
 80012d4:	200001f8 	.word	0x200001f8

080012d8 <DS18B20_GetTemperature>:

uint8_t DS18B20_GetTemperature(uint8_t number, float* destination)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	6039      	str	r1, [r7, #0]
 80012e2:	71fb      	strb	r3, [r7, #7]
	if(!ds18b20[number].ValidDataFlag)
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	4a0b      	ldr	r2, [pc, #44]	; (8001314 <DS18B20_GetTemperature+0x3c>)
 80012e8:	011b      	lsls	r3, r3, #4
 80012ea:	4413      	add	r3, r2
 80012ec:	330c      	adds	r3, #12
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d101      	bne.n	80012f8 <DS18B20_GetTemperature+0x20>
		return 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	e008      	b.n	800130a <DS18B20_GetTemperature+0x32>

	*destination = ds18b20[number].Temperature;
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	4a06      	ldr	r2, [pc, #24]	; (8001314 <DS18B20_GetTemperature+0x3c>)
 80012fc:	011b      	lsls	r3, r3, #4
 80012fe:	4413      	add	r3, r2
 8001300:	3308      	adds	r3, #8
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	601a      	str	r2, [r3, #0]
	return 1;
 8001308:	2301      	movs	r3, #1

}
 800130a:	4618      	mov	r0, r3
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	bc80      	pop	{r7}
 8001312:	4770      	bx	lr
 8001314:	20000408 	.word	0x20000408

08001318 <DS18B20_Init>:

void DS18B20_Init(DS18B20_Resolution_t resolution)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
	uint8_t next = 0, i = 0, j;
 8001322:	2300      	movs	r3, #0
 8001324:	73fb      	strb	r3, [r7, #15]
 8001326:	2300      	movs	r3, #0
 8001328:	73bb      	strb	r3, [r7, #14]
	OneWire_Init(&OneWire, DS18B20_GPIO_Port, DS18B20_Pin); // Init OneWire bus
 800132a:	2210      	movs	r2, #16
 800132c:	491e      	ldr	r1, [pc, #120]	; (80013a8 <DS18B20_Init+0x90>)
 800132e:	481f      	ldr	r0, [pc, #124]	; (80013ac <DS18B20_Init+0x94>)
 8001330:	f000 fd4c 	bl	8001dcc <OneWire_Init>

	next = OneWire_First(&OneWire); // Search first OneWire device
 8001334:	481d      	ldr	r0, [pc, #116]	; (80013ac <DS18B20_Init+0x94>)
 8001336:	f000 fcf3 	bl	8001d20 <OneWire_First>
 800133a:	4603      	mov	r3, r0
 800133c:	73fb      	strb	r3, [r7, #15]
	while(next)
 800133e:	e018      	b.n	8001372 <DS18B20_Init+0x5a>
	{
		TempSensorCount++;
 8001340:	4b1b      	ldr	r3, [pc, #108]	; (80013b0 <DS18B20_Init+0x98>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	3301      	adds	r3, #1
 8001346:	b2da      	uxtb	r2, r3
 8001348:	4b19      	ldr	r3, [pc, #100]	; (80013b0 <DS18B20_Init+0x98>)
 800134a:	701a      	strb	r2, [r3, #0]
		OneWire_GetFullROM(&OneWire, (uint8_t*)&ds18b20[i++].Address); // Get the ROM of next sensor
 800134c:	7bbb      	ldrb	r3, [r7, #14]
 800134e:	1c5a      	adds	r2, r3, #1
 8001350:	73ba      	strb	r2, [r7, #14]
 8001352:	011b      	lsls	r3, r3, #4
 8001354:	4a17      	ldr	r2, [pc, #92]	; (80013b4 <DS18B20_Init+0x9c>)
 8001356:	4413      	add	r3, r2
 8001358:	4619      	mov	r1, r3
 800135a:	4814      	ldr	r0, [pc, #80]	; (80013ac <DS18B20_Init+0x94>)
 800135c:	f000 fd1b 	bl	8001d96 <OneWire_GetFullROM>
		next = OneWire_Next(&OneWire);
 8001360:	4812      	ldr	r0, [pc, #72]	; (80013ac <DS18B20_Init+0x94>)
 8001362:	f000 fced 	bl	8001d40 <OneWire_Next>
 8001366:	4603      	mov	r3, r0
 8001368:	73fb      	strb	r3, [r7, #15]
		if(TempSensorCount >= _DS18B20_MAX_SENSORS) // More sensors than set maximum is not allowed
 800136a:	4b11      	ldr	r3, [pc, #68]	; (80013b0 <DS18B20_Init+0x98>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	2b03      	cmp	r3, #3
 8001370:	d803      	bhi.n	800137a <DS18B20_Init+0x62>
	while(next)
 8001372:	7bfb      	ldrb	r3, [r7, #15]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d1e3      	bne.n	8001340 <DS18B20_Init+0x28>
 8001378:	e000      	b.n	800137c <DS18B20_Init+0x64>
			break;
 800137a:	bf00      	nop
	}

	for(j = 0; j < i; j++)
 800137c:	2300      	movs	r3, #0
 800137e:	737b      	strb	r3, [r7, #13]
 8001380:	e00a      	b.n	8001398 <DS18B20_Init+0x80>
	{
		DS18B20_SetResolution(j, resolution); // Set the initial resolution to sensor
 8001382:	79fa      	ldrb	r2, [r7, #7]
 8001384:	7b7b      	ldrb	r3, [r7, #13]
 8001386:	4611      	mov	r1, r2
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff fe9b 	bl	80010c4 <DS18B20_SetResolution>

		DS18B20_StartAll(); // Start conversion on all sensors
 800138e:	f7ff fdd9 	bl	8000f44 <DS18B20_StartAll>
	for(j = 0; j < i; j++)
 8001392:	7b7b      	ldrb	r3, [r7, #13]
 8001394:	3301      	adds	r3, #1
 8001396:	737b      	strb	r3, [r7, #13]
 8001398:	7b7a      	ldrb	r2, [r7, #13]
 800139a:	7bbb      	ldrb	r3, [r7, #14]
 800139c:	429a      	cmp	r2, r3
 800139e:	d3f0      	bcc.n	8001382 <DS18B20_Init+0x6a>
	}
}
 80013a0:	bf00      	nop
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40010c00 	.word	0x40010c00
 80013ac:	20000448 	.word	0x20000448
 80013b0:	200001f8 	.word	0x200001f8
 80013b4:	20000408 	.word	0x20000408

080013b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b088      	sub	sp, #32
 80013bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013be:	f107 0310 	add.w	r3, r7, #16
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
 80013ca:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013cc:	4b3c      	ldr	r3, [pc, #240]	; (80014c0 <MX_GPIO_Init+0x108>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	4a3b      	ldr	r2, [pc, #236]	; (80014c0 <MX_GPIO_Init+0x108>)
 80013d2:	f043 0310 	orr.w	r3, r3, #16
 80013d6:	6193      	str	r3, [r2, #24]
 80013d8:	4b39      	ldr	r3, [pc, #228]	; (80014c0 <MX_GPIO_Init+0x108>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	f003 0310 	and.w	r3, r3, #16
 80013e0:	60fb      	str	r3, [r7, #12]
 80013e2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013e4:	4b36      	ldr	r3, [pc, #216]	; (80014c0 <MX_GPIO_Init+0x108>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	4a35      	ldr	r2, [pc, #212]	; (80014c0 <MX_GPIO_Init+0x108>)
 80013ea:	f043 0320 	orr.w	r3, r3, #32
 80013ee:	6193      	str	r3, [r2, #24]
 80013f0:	4b33      	ldr	r3, [pc, #204]	; (80014c0 <MX_GPIO_Init+0x108>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	f003 0320 	and.w	r3, r3, #32
 80013f8:	60bb      	str	r3, [r7, #8]
 80013fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013fc:	4b30      	ldr	r3, [pc, #192]	; (80014c0 <MX_GPIO_Init+0x108>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	4a2f      	ldr	r2, [pc, #188]	; (80014c0 <MX_GPIO_Init+0x108>)
 8001402:	f043 0304 	orr.w	r3, r3, #4
 8001406:	6193      	str	r3, [r2, #24]
 8001408:	4b2d      	ldr	r3, [pc, #180]	; (80014c0 <MX_GPIO_Init+0x108>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	f003 0304 	and.w	r3, r3, #4
 8001410:	607b      	str	r3, [r7, #4]
 8001412:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001414:	4b2a      	ldr	r3, [pc, #168]	; (80014c0 <MX_GPIO_Init+0x108>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	4a29      	ldr	r2, [pc, #164]	; (80014c0 <MX_GPIO_Init+0x108>)
 800141a:	f043 0308 	orr.w	r3, r3, #8
 800141e:	6193      	str	r3, [r2, #24]
 8001420:	4b27      	ldr	r3, [pc, #156]	; (80014c0 <MX_GPIO_Init+0x108>)
 8001422:	699b      	ldr	r3, [r3, #24]
 8001424:	f003 0308 	and.w	r3, r3, #8
 8001428:	603b      	str	r3, [r7, #0]
 800142a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD_CE_CS_Pin|LCD_DC_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 800142c:	2200      	movs	r2, #0
 800142e:	2161      	movs	r1, #97	; 0x61
 8001430:	4824      	ldr	r0, [pc, #144]	; (80014c4 <MX_GPIO_Init+0x10c>)
 8001432:	f001 fa8e 	bl	8002952 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001436:	2200      	movs	r2, #0
 8001438:	2120      	movs	r1, #32
 800143a:	4823      	ldr	r0, [pc, #140]	; (80014c8 <MX_GPIO_Init+0x110>)
 800143c:	f001 fa89 	bl	8002952 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Backlight_GPIO_Port, Backlight_Pin, GPIO_PIN_RESET);
 8001440:	2200      	movs	r2, #0
 8001442:	2140      	movs	r1, #64	; 0x40
 8001444:	4821      	ldr	r0, [pc, #132]	; (80014cc <MX_GPIO_Init+0x114>)
 8001446:	f001 fa84 	bl	8002952 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800144a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800144e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001450:	2300      	movs	r3, #0
 8001452:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001458:	f107 0310 	add.w	r3, r7, #16
 800145c:	4619      	mov	r1, r3
 800145e:	4819      	ldr	r0, [pc, #100]	; (80014c4 <MX_GPIO_Init+0x10c>)
 8001460:	f001 f906 	bl	8002670 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LCD_CE_CS_Pin|LCD_DC_Pin|LCD_RST_Pin;
 8001464:	2361      	movs	r3, #97	; 0x61
 8001466:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001468:	2301      	movs	r3, #1
 800146a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001470:	2302      	movs	r3, #2
 8001472:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001474:	f107 0310 	add.w	r3, r7, #16
 8001478:	4619      	mov	r1, r3
 800147a:	4812      	ldr	r0, [pc, #72]	; (80014c4 <MX_GPIO_Init+0x10c>)
 800147c:	f001 f8f8 	bl	8002670 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001480:	2320      	movs	r3, #32
 8001482:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001484:	2301      	movs	r3, #1
 8001486:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001488:	2300      	movs	r3, #0
 800148a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148c:	2302      	movs	r3, #2
 800148e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001490:	f107 0310 	add.w	r3, r7, #16
 8001494:	4619      	mov	r1, r3
 8001496:	480c      	ldr	r0, [pc, #48]	; (80014c8 <MX_GPIO_Init+0x110>)
 8001498:	f001 f8ea 	bl	8002670 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Backlight_Pin;
 800149c:	2340      	movs	r3, #64	; 0x40
 800149e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a0:	2301      	movs	r3, #1
 80014a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a8:	2302      	movs	r3, #2
 80014aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Backlight_GPIO_Port, &GPIO_InitStruct);
 80014ac:	f107 0310 	add.w	r3, r7, #16
 80014b0:	4619      	mov	r1, r3
 80014b2:	4806      	ldr	r0, [pc, #24]	; (80014cc <MX_GPIO_Init+0x114>)
 80014b4:	f001 f8dc 	bl	8002670 <HAL_GPIO_Init>

}
 80014b8:	bf00      	nop
 80014ba:	3720      	adds	r7, #32
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40011000 	.word	0x40011000
 80014c8:	40010800 	.word	0x40010800
 80014cc:	40010c00 	.word	0x40010c00

080014d0 <lcd_cmd>:
#define LCD_BUFFER_SIZE			(84 * 48 / 8)

static uint8_t lcd_buffer[LCD_BUFFER_SIZE];

void lcd_cmd(uint8_t cmd)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC, LCD_CE_CS_Pin | LCD_DC_Pin, GPIO_PIN_RESET);
 80014da:	2200      	movs	r2, #0
 80014dc:	2121      	movs	r1, #33	; 0x21
 80014de:	4809      	ldr	r0, [pc, #36]	; (8001504 <lcd_cmd+0x34>)
 80014e0:	f001 fa37 	bl	8002952 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 80014e4:	1df9      	adds	r1, r7, #7
 80014e6:	f04f 33ff 	mov.w	r3, #4294967295
 80014ea:	2201      	movs	r2, #1
 80014ec:	4806      	ldr	r0, [pc, #24]	; (8001508 <lcd_cmd+0x38>)
 80014ee:	f002 fe19 	bl	8004124 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, LCD_CE_CS_Pin | LCD_DC_Pin, GPIO_PIN_SET);
 80014f2:	2201      	movs	r2, #1
 80014f4:	2121      	movs	r1, #33	; 0x21
 80014f6:	4803      	ldr	r0, [pc, #12]	; (8001504 <lcd_cmd+0x34>)
 80014f8:	f001 fa2b 	bl	8002952 <HAL_GPIO_WritePin>
}
 80014fc:	bf00      	nop
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40011000 	.word	0x40011000
 8001508:	200004b0 	.word	0x200004b0

0800150c <lcd_setup>:

void lcd_setup(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, LCD_RST_Pin, GPIO_PIN_RESET);
 8001510:	2200      	movs	r2, #0
 8001512:	2140      	movs	r1, #64	; 0x40
 8001514:	480c      	ldr	r0, [pc, #48]	; (8001548 <lcd_setup+0x3c>)
 8001516:	f001 fa1c 	bl	8002952 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, LCD_RST_Pin, GPIO_PIN_SET);
 800151a:	2201      	movs	r2, #1
 800151c:	2140      	movs	r1, #64	; 0x40
 800151e:	480a      	ldr	r0, [pc, #40]	; (8001548 <lcd_setup+0x3c>)
 8001520:	f001 fa17 	bl	8002952 <HAL_GPIO_WritePin>

	lcd_cmd(PCD8544_FUNCTION_SET | 1);
 8001524:	2021      	movs	r0, #33	; 0x21
 8001526:	f7ff ffd3 	bl	80014d0 <lcd_cmd>
	lcd_cmd(PCD8544_H_BIAS | 4);
 800152a:	2014      	movs	r0, #20
 800152c:	f7ff ffd0 	bl	80014d0 <lcd_cmd>
	lcd_cmd(PCD8544_H_VOP | 0x36);		//kontrast
 8001530:	20b6      	movs	r0, #182	; 0xb6
 8001532:	f7ff ffcd 	bl	80014d0 <lcd_cmd>
	lcd_cmd(PCD8544_FUNCTION_SET);
 8001536:	2020      	movs	r0, #32
 8001538:	f7ff ffca 	bl	80014d0 <lcd_cmd>
	lcd_cmd(PCD8544_DISP_NORMAL);
 800153c:	200c      	movs	r0, #12
 800153e:	f7ff ffc7 	bl	80014d0 <lcd_cmd>
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40011000 	.word	0x40011000

0800154c <lcd_deinit>:

void lcd_deinit(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, LCD_RST_Pin, GPIO_PIN_RESET);
 8001550:	2200      	movs	r2, #0
 8001552:	2140      	movs	r1, #64	; 0x40
 8001554:	4802      	ldr	r0, [pc, #8]	; (8001560 <lcd_deinit+0x14>)
 8001556:	f001 f9fc 	bl	8002952 <HAL_GPIO_WritePin>
}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40011000 	.word	0x40011000

08001564 <lcd_clear>:

void lcd_clear(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
	memset(lcd_buffer, 0, LCD_BUFFER_SIZE);
 8001568:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 800156c:	2100      	movs	r1, #0
 800156e:	4802      	ldr	r0, [pc, #8]	; (8001578 <lcd_clear+0x14>)
 8001570:	f003 fce1 	bl	8004f36 <memset>
}
 8001574:	bf00      	nop
 8001576:	bd80      	pop	{r7, pc}
 8001578:	200001fc 	.word	0x200001fc

0800157c <lcd_draw_text>:
{
	memcpy(lcd_buffer, data, LCD_BUFFER_SIZE);
}

void lcd_draw_text(int row, int col, const char* text)
{
 800157c:	b480      	push	{r7}
 800157e:	b089      	sub	sp, #36	; 0x24
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
	int i;
	uint8_t* pbuf = &lcd_buffer[row * 84 + col];
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	2254      	movs	r2, #84	; 0x54
 800158c:	fb02 f203 	mul.w	r2, r2, r3
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	4413      	add	r3, r2
 8001594:	4a1a      	ldr	r2, [pc, #104]	; (8001600 <lcd_draw_text+0x84>)
 8001596:	4413      	add	r3, r2
 8001598:	61bb      	str	r3, [r7, #24]
	while ((*text) && (pbuf < &lcd_buffer[LCD_BUFFER_SIZE - 6])) {
 800159a:	e023      	b.n	80015e4 <lcd_draw_text+0x68>
		int ch = *text++;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	1c5a      	adds	r2, r3, #1
 80015a0:	607a      	str	r2, [r7, #4]
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	613b      	str	r3, [r7, #16]
		const uint8_t* font = &font_ASCII[ch - ' '][0];
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	f1a3 0220 	sub.w	r2, r3, #32
 80015ac:	4613      	mov	r3, r2
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	4413      	add	r3, r2
 80015b2:	4a14      	ldr	r2, [pc, #80]	; (8001604 <lcd_draw_text+0x88>)
 80015b4:	4413      	add	r3, r2
 80015b6:	617b      	str	r3, [r7, #20]
		for (i = 0; i < 5; i++) {
 80015b8:	2300      	movs	r3, #0
 80015ba:	61fb      	str	r3, [r7, #28]
 80015bc:	e00a      	b.n	80015d4 <lcd_draw_text+0x58>
			*pbuf++ = *font++;
 80015be:	697a      	ldr	r2, [r7, #20]
 80015c0:	1c53      	adds	r3, r2, #1
 80015c2:	617b      	str	r3, [r7, #20]
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	1c59      	adds	r1, r3, #1
 80015c8:	61b9      	str	r1, [r7, #24]
 80015ca:	7812      	ldrb	r2, [r2, #0]
 80015cc:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 5; i++) {
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	3301      	adds	r3, #1
 80015d2:	61fb      	str	r3, [r7, #28]
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	2b04      	cmp	r3, #4
 80015d8:	ddf1      	ble.n	80015be <lcd_draw_text+0x42>
		}
		*pbuf++ = 0;
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	1c5a      	adds	r2, r3, #1
 80015de:	61ba      	str	r2, [r7, #24]
 80015e0:	2200      	movs	r2, #0
 80015e2:	701a      	strb	r2, [r3, #0]
	while ((*text) && (pbuf < &lcd_buffer[LCD_BUFFER_SIZE - 6])) {
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d003      	beq.n	80015f4 <lcd_draw_text+0x78>
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	4a06      	ldr	r2, [pc, #24]	; (8001608 <lcd_draw_text+0x8c>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d3d3      	bcc.n	800159c <lcd_draw_text+0x20>
	}
}
 80015f4:	bf00      	nop
 80015f6:	3724      	adds	r7, #36	; 0x24
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bc80      	pop	{r7}
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	200001fc 	.word	0x200001fc
 8001604:	0800702c 	.word	0x0800702c
 8001608:	200003ee 	.word	0x200003ee

0800160c <lcd_copy>:
        }
    }
}

void lcd_copy(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, LCD_DC_Pin, GPIO_PIN_SET);
 8001610:	2201      	movs	r2, #1
 8001612:	2120      	movs	r1, #32
 8001614:	480b      	ldr	r0, [pc, #44]	; (8001644 <lcd_copy+0x38>)
 8001616:	f001 f99c 	bl	8002952 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, LCD_CE_CS_Pin, GPIO_PIN_RESET);
 800161a:	2200      	movs	r2, #0
 800161c:	2101      	movs	r1, #1
 800161e:	4809      	ldr	r0, [pc, #36]	; (8001644 <lcd_copy+0x38>)
 8001620:	f001 f997 	bl	8002952 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, lcd_buffer, LCD_BUFFER_SIZE, HAL_MAX_DELAY);
 8001624:	f04f 33ff 	mov.w	r3, #4294967295
 8001628:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 800162c:	4906      	ldr	r1, [pc, #24]	; (8001648 <lcd_copy+0x3c>)
 800162e:	4807      	ldr	r0, [pc, #28]	; (800164c <lcd_copy+0x40>)
 8001630:	f002 fd78 	bl	8004124 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, LCD_CE_CS_Pin, GPIO_PIN_SET);
 8001634:	2201      	movs	r2, #1
 8001636:	2101      	movs	r1, #1
 8001638:	4802      	ldr	r0, [pc, #8]	; (8001644 <lcd_copy+0x38>)
 800163a:	f001 f98a 	bl	8002952 <HAL_GPIO_WritePin>
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40011000 	.word	0x40011000
 8001648:	200001fc 	.word	0x200001fc
 800164c:	200004b0 	.word	0x200004b0

08001650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001650:	b590      	push	{r4, r7, lr}
 8001652:	b085      	sub	sp, #20
 8001654:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001656:	f000 fea3 	bl	80023a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800165a:	f000 f901 	bl	8001860 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800165e:	f7ff feab 	bl	80013b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001662:	f000 fe0f 	bl	8002284 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001666:	f000 fd65 	bl	8002134 <MX_TIM3_Init>
  MX_SPI2_Init();
 800166a:	f000 fc49 	bl	8001f00 <MX_SPI2_Init>
  MX_RTC_Init();
 800166e:	f000 fbd9 	bl	8001e24 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  //-----------INICJALIZACJA PARAMETRW DS18B20-----------------
  DS18B20_Init(DS18B20_Resolution_12bits);	//rozdzielczo 10 bit (dokadno 0,25 C)
 8001672:	200c      	movs	r0, #12
 8001674:	f7ff fe50 	bl	8001318 <DS18B20_Init>
  HAL_Delay(1000);		//odczekaj po inicjalizacji czujnika temperatury - KONIECZNE!!!
 8001678:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800167c:	f000 fef2 	bl	8002464 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  lcd_setup();
 8001680:	f7ff ff44 	bl	800150c <lcd_setup>
	  lcd_clear();
 8001684:	f7ff ff6e 	bl	8001564 <lcd_clear>
	  DS18B20_ReadAll();	//odczytanie skonwertowanej temperatury do odpowiednich elementw w tablicy czujnikw
 8001688:	f7ff fddc 	bl	8001244 <DS18B20_ReadAll>
	  DS18B20_StartAll();	//rozesanie do wszystkich podczonych czujnikw komendy startu konwersji temperatury
 800168c:	f7ff fc5a 	bl	8000f44 <DS18B20_StartAll>
	  if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET)
 8001690:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001694:	4860      	ldr	r0, [pc, #384]	; (8001818 <main+0x1c8>)
 8001696:	f001 f945 	bl	8002924 <HAL_GPIO_ReadPin>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d1ef      	bne.n	8001680 <main+0x30>
	  {
		  HAL_Delay(100);
 80016a0:	2064      	movs	r0, #100	; 0x64
 80016a2:	f000 fedf 	bl	8002464 <HAL_Delay>
		  if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET)
 80016a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016aa:	485b      	ldr	r0, [pc, #364]	; (8001818 <main+0x1c8>)
 80016ac:	f001 f93a 	bl	8002924 <HAL_GPIO_ReadPin>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d1e4      	bne.n	8001680 <main+0x30>
		  {
			  HAL_GPIO_WritePin(Backlight_GPIO_Port, Backlight_Pin, GPIO_PIN_SET);	//wczenie podwietlenia
 80016b6:	2201      	movs	r2, #1
 80016b8:	2140      	movs	r1, #64	; 0x40
 80016ba:	4858      	ldr	r0, [pc, #352]	; (800181c <main+0x1cc>)
 80016bc:	f001 f949 	bl	8002952 <HAL_GPIO_WritePin>
			  //----------------------------------------------
			  //==============================================


			  uint8_t i;
			  HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 80016c0:	2200      	movs	r2, #0
 80016c2:	4957      	ldr	r1, [pc, #348]	; (8001820 <main+0x1d0>)
 80016c4:	4857      	ldr	r0, [pc, #348]	; (8001824 <main+0x1d4>)
 80016c6:	f002 f825 	bl	8003714 <HAL_RTC_GetTime>
			  HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 80016ca:	2200      	movs	r2, #0
 80016cc:	4956      	ldr	r1, [pc, #344]	; (8001828 <main+0x1d8>)
 80016ce:	4855      	ldr	r0, [pc, #340]	; (8001824 <main+0x1d4>)
 80016d0:	f002 f9ae 	bl	8003a30 <HAL_RTC_GetDate>
			  if(RtcTime.Seconds != CompareSeconds)		//sprawia, e czas i data aktualizuje si na wywietlaczu co sekund
 80016d4:	4b52      	ldr	r3, [pc, #328]	; (8001820 <main+0x1d0>)
 80016d6:	789a      	ldrb	r2, [r3, #2]
 80016d8:	4b54      	ldr	r3, [pc, #336]	; (800182c <main+0x1dc>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d0cf      	beq.n	8001680 <main+0x30>
				  {
				  lcd_clear();
 80016e0:	f7ff ff40 	bl	8001564 <lcd_clear>
				  for (i=0; i < DS18B20_Quantity(); i++)
 80016e4:	2300      	movs	r3, #0
 80016e6:	71fb      	strb	r3, [r7, #7]
 80016e8:	e06a      	b.n	80017c0 <main+0x170>
					  {
						  if (DS18B20_GetTemperature(i, &temperature))
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	4950      	ldr	r1, [pc, #320]	; (8001830 <main+0x1e0>)
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff fdf2 	bl	80012d8 <DS18B20_GetTemperature>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d00c      	beq.n	8001714 <main+0xc4>

					//		  DS18B20_Read(0, &temperature);	//nie dziaa

					//		  DS18B20_GetROM(i, ROM_tmp);
					//		  memset(komunikat, 0, sizeof(komunikat));
						  sprintf(komunikat, "Temp: %.2f ", temperature);
 80016fa:	4b4d      	ldr	r3, [pc, #308]	; (8001830 <main+0x1e0>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4618      	mov	r0, r3
 8001700:	f7fe fe92 	bl	8000428 <__aeabi_f2d>
 8001704:	4603      	mov	r3, r0
 8001706:	460c      	mov	r4, r1
 8001708:	461a      	mov	r2, r3
 800170a:	4623      	mov	r3, r4
 800170c:	4949      	ldr	r1, [pc, #292]	; (8001834 <main+0x1e4>)
 800170e:	484a      	ldr	r0, [pc, #296]	; (8001838 <main+0x1e8>)
 8001710:	f004 f868 	bl	80057e4 <siprintf>
						  lcd_draw_text(1,2, "Temp: ");
 8001714:	4a49      	ldr	r2, [pc, #292]	; (800183c <main+0x1ec>)
 8001716:	2102      	movs	r1, #2
 8001718:	2001      	movs	r0, #1
 800171a:	f7ff ff2f 	bl	800157c <lcd_draw_text>

						  sprintf(buffer, "%.2f", temperature);
 800171e:	4b44      	ldr	r3, [pc, #272]	; (8001830 <main+0x1e0>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4618      	mov	r0, r3
 8001724:	f7fe fe80 	bl	8000428 <__aeabi_f2d>
 8001728:	4603      	mov	r3, r0
 800172a:	460c      	mov	r4, r1
 800172c:	461a      	mov	r2, r3
 800172e:	4623      	mov	r3, r4
 8001730:	4943      	ldr	r1, [pc, #268]	; (8001840 <main+0x1f0>)
 8001732:	4844      	ldr	r0, [pc, #272]	; (8001844 <main+0x1f4>)
 8001734:	f004 f856 	bl	80057e4 <siprintf>
						  lcd_draw_text(1, 35, (uint8_t *)buffer);
 8001738:	4a42      	ldr	r2, [pc, #264]	; (8001844 <main+0x1f4>)
 800173a:	2123      	movs	r1, #35	; 0x23
 800173c:	2001      	movs	r0, #1
 800173e:	f7ff ff1d 	bl	800157c <lcd_draw_text>

						  lcd_draw_text(1, 68, "C");
 8001742:	4a41      	ldr	r2, [pc, #260]	; (8001848 <main+0x1f8>)
 8001744:	2144      	movs	r1, #68	; 0x44
 8001746:	2001      	movs	r0, #1
 8001748:	f7ff ff18 	bl	800157c <lcd_draw_text>




							  sprintf(RtcPrint, "%02d:%02d:%02d ", RtcTime.Hours, RtcTime.Minutes, RtcTime.Seconds);
 800174c:	4b34      	ldr	r3, [pc, #208]	; (8001820 <main+0x1d0>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	461a      	mov	r2, r3
 8001752:	4b33      	ldr	r3, [pc, #204]	; (8001820 <main+0x1d0>)
 8001754:	785b      	ldrb	r3, [r3, #1]
 8001756:	4619      	mov	r1, r3
 8001758:	4b31      	ldr	r3, [pc, #196]	; (8001820 <main+0x1d0>)
 800175a:	789b      	ldrb	r3, [r3, #2]
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	460b      	mov	r3, r1
 8001760:	493a      	ldr	r1, [pc, #232]	; (800184c <main+0x1fc>)
 8001762:	483b      	ldr	r0, [pc, #236]	; (8001850 <main+0x200>)
 8001764:	f004 f83e 	bl	80057e4 <siprintf>
							  lcd_draw_text(3, 2, (uint8_t *)RtcPrint);
 8001768:	4a39      	ldr	r2, [pc, #228]	; (8001850 <main+0x200>)
 800176a:	2102      	movs	r1, #2
 800176c:	2003      	movs	r0, #3
 800176e:	f7ff ff05 	bl	800157c <lcd_draw_text>
							  HAL_UART_Transmit(&huart2, (uint8_t *) RtcPrint, sizeof(RtcPrint), 100);
 8001772:	2364      	movs	r3, #100	; 0x64
 8001774:	2214      	movs	r2, #20
 8001776:	4936      	ldr	r1, [pc, #216]	; (8001850 <main+0x200>)
 8001778:	4836      	ldr	r0, [pc, #216]	; (8001854 <main+0x204>)
 800177a:	f003 fa3c 	bl	8004bf6 <HAL_UART_Transmit>
							  sprintf(RtcPrint, "%02d.%02d.20%02d", RtcDate.Date, RtcDate.Month, RtcDate.Year);
 800177e:	4b2a      	ldr	r3, [pc, #168]	; (8001828 <main+0x1d8>)
 8001780:	789b      	ldrb	r3, [r3, #2]
 8001782:	461a      	mov	r2, r3
 8001784:	4b28      	ldr	r3, [pc, #160]	; (8001828 <main+0x1d8>)
 8001786:	785b      	ldrb	r3, [r3, #1]
 8001788:	4619      	mov	r1, r3
 800178a:	4b27      	ldr	r3, [pc, #156]	; (8001828 <main+0x1d8>)
 800178c:	78db      	ldrb	r3, [r3, #3]
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	460b      	mov	r3, r1
 8001792:	4931      	ldr	r1, [pc, #196]	; (8001858 <main+0x208>)
 8001794:	482e      	ldr	r0, [pc, #184]	; (8001850 <main+0x200>)
 8001796:	f004 f825 	bl	80057e4 <siprintf>
							  lcd_draw_text(5, 20, (uint8_t *)RtcPrint);
 800179a:	4a2d      	ldr	r2, [pc, #180]	; (8001850 <main+0x200>)
 800179c:	2114      	movs	r1, #20
 800179e:	2005      	movs	r0, #5
 80017a0:	f7ff feec 	bl	800157c <lcd_draw_text>
							  HAL_UART_Transmit(&huart2, (uint8_t*) RtcPrint, sizeof(RtcPrint), 1000);
 80017a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017a8:	2214      	movs	r2, #20
 80017aa:	4929      	ldr	r1, [pc, #164]	; (8001850 <main+0x200>)
 80017ac:	4829      	ldr	r0, [pc, #164]	; (8001854 <main+0x204>)
 80017ae:	f003 fa22 	bl	8004bf6 <HAL_UART_Transmit>
							  CompareSeconds = RtcTime.Seconds;
 80017b2:	4b1b      	ldr	r3, [pc, #108]	; (8001820 <main+0x1d0>)
 80017b4:	789a      	ldrb	r2, [r3, #2]
 80017b6:	4b1d      	ldr	r3, [pc, #116]	; (800182c <main+0x1dc>)
 80017b8:	701a      	strb	r2, [r3, #0]
				  for (i=0; i < DS18B20_Quantity(); i++)
 80017ba:	79fb      	ldrb	r3, [r7, #7]
 80017bc:	3301      	adds	r3, #1
 80017be:	71fb      	strb	r3, [r7, #7]
 80017c0:	f7ff fd80 	bl	80012c4 <DS18B20_Quantity>
 80017c4:	4603      	mov	r3, r0
 80017c6:	461a      	mov	r2, r3
 80017c8:	79fb      	ldrb	r3, [r7, #7]
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d38d      	bcc.n	80016ea <main+0x9a>
						 }


			//		  lcd_draw_text(2, 35, (uint8_t *)buffer2));		//wywietla "test"
			//	  }
				  lcd_copy();
 80017ce:	f7ff ff1d 	bl	800160c <lcd_copy>
				  DeinitDelay++;
 80017d2:	4b22      	ldr	r3, [pc, #136]	; (800185c <main+0x20c>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	3301      	adds	r3, #1
 80017d8:	b2da      	uxtb	r2, r3
 80017da:	4b20      	ldr	r3, [pc, #128]	; (800185c <main+0x20c>)
 80017dc:	701a      	strb	r2, [r3, #0]
				  HAL_UART_Transmit(&huart2, (uint8_t *)komunikat, sizeof(komunikat), 100);
 80017de:	2364      	movs	r3, #100	; 0x64
 80017e0:	2214      	movs	r2, #20
 80017e2:	4915      	ldr	r1, [pc, #84]	; (8001838 <main+0x1e8>)
 80017e4:	481b      	ldr	r0, [pc, #108]	; (8001854 <main+0x204>)
 80017e6:	f003 fa06 	bl	8004bf6 <HAL_UART_Transmit>
				  HAL_UART_Transmit(&huart2, (uint8_t *)buffer, sizeof(buffer), 100);
 80017ea:	2364      	movs	r3, #100	; 0x64
 80017ec:	2208      	movs	r2, #8
 80017ee:	4915      	ldr	r1, [pc, #84]	; (8001844 <main+0x1f4>)
 80017f0:	4818      	ldr	r0, [pc, #96]	; (8001854 <main+0x204>)
 80017f2:	f003 fa00 	bl	8004bf6 <HAL_UART_Transmit>
				  //HAL_Delay(10000);
				  if (DeinitDelay >9)
 80017f6:	4b19      	ldr	r3, [pc, #100]	; (800185c <main+0x20c>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b09      	cmp	r3, #9
 80017fc:	f67f af40 	bls.w	8001680 <main+0x30>
				  	  {
					  lcd_deinit();
 8001800:	f7ff fea4 	bl	800154c <lcd_deinit>
					  HAL_GPIO_WritePin(Backlight_GPIO_Port, Backlight_Pin, GPIO_PIN_RESET);	//wyczenie podwietlenia
 8001804:	2200      	movs	r2, #0
 8001806:	2140      	movs	r1, #64	; 0x40
 8001808:	4804      	ldr	r0, [pc, #16]	; (800181c <main+0x1cc>)
 800180a:	f001 f8a2 	bl	8002952 <HAL_GPIO_WritePin>
					  DeinitDelay = 0;
 800180e:	4b13      	ldr	r3, [pc, #76]	; (800185c <main+0x20c>)
 8001810:	2200      	movs	r2, #0
 8001812:	701a      	strb	r2, [r3, #0]
	  lcd_setup();
 8001814:	e734      	b.n	8001680 <main+0x30>
 8001816:	bf00      	nop
 8001818:	40011000 	.word	0x40011000
 800181c:	40010c00 	.word	0x40010c00
 8001820:	20000474 	.word	0x20000474
 8001824:	2000049c 	.word	0x2000049c
 8001828:	20000494 	.word	0x20000494
 800182c:	20000498 	.word	0x20000498
 8001830:	20000470 	.word	0x20000470
 8001834:	08006fc0 	.word	0x08006fc0
 8001838:	2000045c 	.word	0x2000045c
 800183c:	08006fcc 	.word	0x08006fcc
 8001840:	08006fd4 	.word	0x08006fd4
 8001844:	20000478 	.word	0x20000478
 8001848:	08006fdc 	.word	0x08006fdc
 800184c:	08006fe0 	.word	0x08006fe0
 8001850:	20000480 	.word	0x20000480
 8001854:	20000550 	.word	0x20000550
 8001858:	08006ff0 	.word	0x08006ff0
 800185c:	200003f4 	.word	0x200003f4

08001860 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b094      	sub	sp, #80	; 0x50
 8001864:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001866:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800186a:	2228      	movs	r2, #40	; 0x28
 800186c:	2100      	movs	r1, #0
 800186e:	4618      	mov	r0, r3
 8001870:	f003 fb61 	bl	8004f36 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001874:	f107 0314 	add.w	r3, r7, #20
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	605a      	str	r2, [r3, #4]
 800187e:	609a      	str	r2, [r3, #8]
 8001880:	60da      	str	r2, [r3, #12]
 8001882:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001884:	1d3b      	adds	r3, r7, #4
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	605a      	str	r2, [r3, #4]
 800188c:	609a      	str	r2, [r3, #8]
 800188e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001890:	2306      	movs	r3, #6
 8001892:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001894:	2301      	movs	r3, #1
 8001896:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001898:	2301      	movs	r3, #1
 800189a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800189c:	2310      	movs	r3, #16
 800189e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018a0:	2302      	movs	r3, #2
 80018a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80018a4:	2300      	movs	r3, #0
 80018a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80018a8:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80018ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018b2:	4618      	mov	r0, r3
 80018b4:	f001 f872 	bl	800299c <HAL_RCC_OscConfig>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80018be:	f000 f828 	bl	8001912 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018c2:	230f      	movs	r3, #15
 80018c4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018c6:	2302      	movs	r3, #2
 80018c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018d2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018d4:	2300      	movs	r3, #0
 80018d6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018d8:	f107 0314 	add.w	r3, r7, #20
 80018dc:	2102      	movs	r1, #2
 80018de:	4618      	mov	r0, r3
 80018e0:	f001 fadc 	bl	8002e9c <HAL_RCC_ClockConfig>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80018ea:	f000 f812 	bl	8001912 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80018ee:	2301      	movs	r3, #1
 80018f0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80018f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018f6:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018f8:	1d3b      	adds	r3, r7, #4
 80018fa:	4618      	mov	r0, r3
 80018fc:	f001 fc6a 	bl	80031d4 <HAL_RCCEx_PeriphCLKConfig>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001906:	f000 f804 	bl	8001912 <Error_Handler>
  }
}
 800190a:	bf00      	nop
 800190c:	3750      	adds	r7, #80	; 0x50
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001912:	b480      	push	{r7}
 8001914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001916:	bf00      	nop
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr
	...

08001920 <OneWire_Delay>:

//
//	Delay function for constant 1-Wire timings
//
void OneWire_Delay(uint16_t us)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	80fb      	strh	r3, [r7, #6]
	_DS18B20_TIMER.Instance->CNT = 0;
 800192a:	4b08      	ldr	r3, [pc, #32]	; (800194c <OneWire_Delay+0x2c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2200      	movs	r2, #0
 8001930:	625a      	str	r2, [r3, #36]	; 0x24
	while(_DS18B20_TIMER.Instance->CNT <= us);
 8001932:	bf00      	nop
 8001934:	4b05      	ldr	r3, [pc, #20]	; (800194c <OneWire_Delay+0x2c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800193a:	88fb      	ldrh	r3, [r7, #6]
 800193c:	429a      	cmp	r2, r3
 800193e:	d9f9      	bls.n	8001934 <OneWire_Delay+0x14>
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	20000508 	.word	0x20000508

08001950 <OneWire_BusInputDirection>:

//
//	Bus direction control
//
void OneWire_BusInputDirection(OneWire_t *onewire)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; // Set as input
 8001958:	2300      	movs	r3, #0
 800195a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 800195c:	2300      	movs	r3, #0
 800195e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8001960:	2301      	movs	r3, #1
 8001962:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	889b      	ldrh	r3, [r3, #4]
 8001968:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f107 0208 	add.w	r2, r7, #8
 8001972:	4611      	mov	r1, r2
 8001974:	4618      	mov	r0, r3
 8001976:	f000 fe7b 	bl	8002670 <HAL_GPIO_Init>
}	
 800197a:	bf00      	nop
 800197c:	3718      	adds	r7, #24
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <OneWire_BusOutputDirection>:

void OneWire_BusOutputDirection(OneWire_t *onewire)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b086      	sub	sp, #24
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; // Set as open-drain output
 800198a:	2311      	movs	r3, #17
 800198c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 800198e:	2300      	movs	r3, #0
 8001990:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8001992:	2301      	movs	r3, #1
 8001994:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	889b      	ldrh	r3, [r3, #4]
 800199a:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f107 0208 	add.w	r2, r7, #8
 80019a4:	4611      	mov	r1, r2
 80019a6:	4618      	mov	r0, r3
 80019a8:	f000 fe62 	bl	8002670 <HAL_GPIO_Init>
}
 80019ac:	bf00      	nop
 80019ae:	3718      	adds	r7, #24
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <OneWire_OutputLow>:

//
//	Bus pin output state control
//
void OneWire_OutputLow(OneWire_t *onewire)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin<<16; // Reset the 1-Wire pin
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	889b      	ldrh	r3, [r3, #4]
 80019c0:	041a      	lsls	r2, r3, #16
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	611a      	str	r2, [r3, #16]
}	
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bc80      	pop	{r7}
 80019d0:	4770      	bx	lr

080019d2 <OneWire_OutputHigh>:

void OneWire_OutputHigh(OneWire_t *onewire)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b083      	sub	sp, #12
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin; // Set the 1-Wire pin
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	889a      	ldrh	r2, [r3, #4]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	611a      	str	r2, [r3, #16]
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr

080019ee <OneWire_Reset>:
//	Returns:
//	0 - Reset ok
//	1 - Error
//
uint8_t OneWire_Reset(OneWire_t* onewire)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b084      	sub	sp, #16
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	OneWire_OutputLow(onewire);  // Write bus output low
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f7ff ffdc 	bl	80019b4 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f7ff ffc0 	bl	8001982 <OneWire_BusOutputDirection>
	OneWire_Delay(480); // Wait 480 us for reset
 8001a02:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8001a06:	f7ff ff8b 	bl	8001920 <OneWire_Delay>

	OneWire_BusInputDirection(onewire); // Release the bus by switching to input
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7ff ffa0 	bl	8001950 <OneWire_BusInputDirection>
	OneWire_Delay(70);
 8001a10:	2046      	movs	r0, #70	; 0x46
 8001a12:	f7ff ff85 	bl	8001920 <OneWire_Delay>
	
	i = HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin); // Check if bus is low
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	889b      	ldrh	r3, [r3, #4]
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4610      	mov	r0, r2
 8001a22:	f000 ff7f 	bl	8002924 <HAL_GPIO_ReadPin>
 8001a26:	4603      	mov	r3, r0
 8001a28:	73fb      	strb	r3, [r7, #15]
															 // if it's high - no device is presence on the bus
	OneWire_Delay(410);
 8001a2a:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8001a2e:	f7ff ff77 	bl	8001920 <OneWire_Delay>

	return i;
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <OneWire_WriteBit>:

//
//	Writing/Reading operations
//
void OneWire_WriteBit(OneWire_t* onewire, uint8_t bit)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	460b      	mov	r3, r1
 8001a46:	70fb      	strb	r3, [r7, #3]
	if (bit) // Send '1',
 8001a48:	78fb      	ldrb	r3, [r7, #3]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d012      	beq.n	8001a74 <OneWire_WriteBit+0x38>
	{
		OneWire_OutputLow(onewire);	// Set the bus low
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	f7ff ffb0 	bl	80019b4 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f7ff ff94 	bl	8001982 <OneWire_BusOutputDirection>
		OneWire_Delay(6);
 8001a5a:	2006      	movs	r0, #6
 8001a5c:	f7ff ff60 	bl	8001920 <OneWire_Delay>
		
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f7ff ff75 	bl	8001950 <OneWire_BusInputDirection>
		
		OneWire_Delay(64);
 8001a66:	2040      	movs	r0, #64	; 0x40
 8001a68:	f7ff ff5a 	bl	8001920 <OneWire_Delay>
		OneWire_BusInputDirection(onewire); //Release bus
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f7ff ff6f 	bl	8001950 <OneWire_BusInputDirection>
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
		
		OneWire_Delay(10);
		OneWire_BusInputDirection(onewire); // Release bus
	}
}
 8001a72:	e011      	b.n	8001a98 <OneWire_WriteBit+0x5c>
		OneWire_OutputLow(onewire); // Set the bus low
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f7ff ff9d 	bl	80019b4 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f7ff ff81 	bl	8001982 <OneWire_BusOutputDirection>
		OneWire_Delay(60);
 8001a80:	203c      	movs	r0, #60	; 0x3c
 8001a82:	f7ff ff4d 	bl	8001920 <OneWire_Delay>
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 8001a86:	6878      	ldr	r0, [r7, #4]
 8001a88:	f7ff ff62 	bl	8001950 <OneWire_BusInputDirection>
		OneWire_Delay(10);
 8001a8c:	200a      	movs	r0, #10
 8001a8e:	f7ff ff47 	bl	8001920 <OneWire_Delay>
		OneWire_BusInputDirection(onewire); // Release bus
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f7ff ff5c 	bl	8001950 <OneWire_BusInputDirection>
}
 8001a98:	bf00      	nop
 8001a9a:	3708      	adds	r7, #8
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <OneWire_ReadBit>:

uint8_t OneWire_ReadBit(OneWire_t* onewire)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0; // Default read bit state is low
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	73fb      	strb	r3, [r7, #15]
	
	OneWire_OutputLow(onewire); // Set low to initiate reading
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f7ff ff81 	bl	80019b4 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff ff65 	bl	8001982 <OneWire_BusOutputDirection>
	OneWire_Delay(2);
 8001ab8:	2002      	movs	r0, #2
 8001aba:	f7ff ff31 	bl	8001920 <OneWire_Delay>
	
	OneWire_BusInputDirection(onewire); // Release bus for Slave response
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f7ff ff46 	bl	8001950 <OneWire_BusInputDirection>
	OneWire_Delay(10);
 8001ac4:	200a      	movs	r0, #10
 8001ac6:	f7ff ff2b 	bl	8001920 <OneWire_Delay>
	
	if (HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin)) // Read the bus state
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	889b      	ldrh	r3, [r3, #4]
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4610      	mov	r0, r2
 8001ad6:	f000 ff25 	bl	8002924 <HAL_GPIO_ReadPin>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <OneWire_ReadBit+0x44>
		bit = 1;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	73fb      	strb	r3, [r7, #15]
	
	OneWire_Delay(50); // Wait for end of read cycle
 8001ae4:	2032      	movs	r0, #50	; 0x32
 8001ae6:	f7ff ff1b 	bl	8001920 <OneWire_Delay>

	return bit;
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* onewire, uint8_t byte)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	460b      	mov	r3, r1
 8001afe:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 8001b00:	2308      	movs	r3, #8
 8001b02:	73fb      	strb	r3, [r7, #15]

	do
	{
		OneWire_WriteBit(onewire, byte & 1); // LSB first
 8001b04:	78fb      	ldrb	r3, [r7, #3]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7ff ff94 	bl	8001a3c <OneWire_WriteBit>
		byte >>= 1;
 8001b14:	78fb      	ldrb	r3, [r7, #3]
 8001b16:	085b      	lsrs	r3, r3, #1
 8001b18:	70fb      	strb	r3, [r7, #3]
	} while(--i);
 8001b1a:	7bfb      	ldrb	r3, [r7, #15]
 8001b1c:	3b01      	subs	r3, #1
 8001b1e:	73fb      	strb	r3, [r7, #15]
 8001b20:	7bfb      	ldrb	r3, [r7, #15]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d1ee      	bne.n	8001b04 <OneWire_WriteByte+0x10>
}
 8001b26:	bf00      	nop
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* onewire)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b084      	sub	sp, #16
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8001b36:	2308      	movs	r3, #8
 8001b38:	73fb      	strb	r3, [r7, #15]
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	73bb      	strb	r3, [r7, #14]

	do{
		byte >>= 1;
 8001b3e:	7bbb      	ldrb	r3, [r7, #14]
 8001b40:	085b      	lsrs	r3, r3, #1
 8001b42:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(onewire) << 7); // LSB first
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f7ff ffab 	bl	8001aa0 <OneWire_ReadBit>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	01db      	lsls	r3, r3, #7
 8001b4e:	b25a      	sxtb	r2, r3
 8001b50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	b25b      	sxtb	r3, r3
 8001b58:	73bb      	strb	r3, [r7, #14]
	} while(--i);
 8001b5a:	7bfb      	ldrb	r3, [r7, #15]
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	73fb      	strb	r3, [r7, #15]
 8001b60:	7bfb      	ldrb	r3, [r7, #15]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d1eb      	bne.n	8001b3e <OneWire_ReadByte+0x10>
	
	return byte;
 8001b66:	7bbb      	ldrb	r3, [r7, #14]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <OneWire_ResetSearch>:

//
// 1-Wire search operations
//
void OneWire_ResetSearch(OneWire_t* onewire)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
	// Clear the search results
	onewire->LastDiscrepancy = 0;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	719a      	strb	r2, [r3, #6]
	onewire->LastDeviceFlag = 0;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	721a      	strb	r2, [r3, #8]
	onewire->LastFamilyDiscrepancy = 0;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2200      	movs	r2, #0
 8001b88:	71da      	strb	r2, [r3, #7]
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr

08001b94 <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* onewire, uint8_t command)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	70fb      	strb	r3, [r7, #3]
	uint8_t id_bit_number;
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	id_bit_number = 1;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8001bac:	2301      	movs	r3, #1
 8001bae:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	733b      	strb	r3, [r7, #12]

	if (!onewire->LastDeviceFlag) // If last device flag is not set
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	7a1b      	ldrb	r3, [r3, #8]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	f040 809a 	bne.w	8001cf2 <OneWire_Search+0x15e>
	{
		if (OneWire_Reset(onewire)) // Reset bus
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7ff ff15 	bl	80019ee <OneWire_Reset>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d00a      	beq.n	8001be0 <OneWire_Search+0x4c>
		{
			// If error while reset - reset search results
			onewire->LastDiscrepancy = 0;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	719a      	strb	r2, [r3, #6]
			onewire->LastDeviceFlag = 0;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	721a      	strb	r2, [r3, #8]
			onewire->LastFamilyDiscrepancy = 0;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	71da      	strb	r2, [r3, #7]
			return 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	e09b      	b.n	8001d18 <OneWire_Search+0x184>
		}

		OneWire_WriteByte(onewire, command); // Send searching command
 8001be0:	78fb      	ldrb	r3, [r7, #3]
 8001be2:	4619      	mov	r1, r3
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f7ff ff85 	bl	8001af4 <OneWire_WriteByte>

		// Searching loop, Maxim APPLICATION NOTE 187
		do
		{
			id_bit = OneWire_ReadBit(onewire); // Read a bit 1
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7ff ff58 	bl	8001aa0 <OneWire_ReadBit>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(onewire); // Read the complement of bit 1
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f7ff ff53 	bl	8001aa0 <OneWire_ReadBit>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	723b      	strb	r3, [r7, #8]

			if ((id_bit == 1) && (cmp_id_bit == 1)) // 11 - data error
 8001bfe:	7a7b      	ldrb	r3, [r7, #9]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d102      	bne.n	8001c0a <OneWire_Search+0x76>
 8001c04:	7a3b      	ldrb	r3, [r7, #8]
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d064      	beq.n	8001cd4 <OneWire_Search+0x140>
			{
				break;
			}
			else
			{
				if (id_bit != cmp_id_bit)
 8001c0a:	7a7a      	ldrb	r2, [r7, #9]
 8001c0c:	7a3b      	ldrb	r3, [r7, #8]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d002      	beq.n	8001c18 <OneWire_Search+0x84>
				{
					search_direction = id_bit;  // Bit write value for search
 8001c12:	7a7b      	ldrb	r3, [r7, #9]
 8001c14:	72bb      	strb	r3, [r7, #10]
 8001c16:	e026      	b.n	8001c66 <OneWire_Search+0xd2>
				}
				else // 00 - 2 devices
				{
					// Table 3. Search Path Direction
					if (id_bit_number < onewire->LastDiscrepancy)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	799b      	ldrb	r3, [r3, #6]
 8001c1c:	7bfa      	ldrb	r2, [r7, #15]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d20d      	bcs.n	8001c3e <OneWire_Search+0xaa>
					{
						search_direction = ((onewire->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8001c22:	7b7b      	ldrb	r3, [r7, #13]
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	4413      	add	r3, r2
 8001c28:	7a5a      	ldrb	r2, [r3, #9]
 8001c2a:	7afb      	ldrb	r3, [r7, #11]
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	bf14      	ite	ne
 8001c34:	2301      	movne	r3, #1
 8001c36:	2300      	moveq	r3, #0
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	72bb      	strb	r3, [r7, #10]
 8001c3c:	e008      	b.n	8001c50 <OneWire_Search+0xbc>
					}
					else
					{
						// If bit is equal to last - pick 1
						// If not - then pick 0
						search_direction = (id_bit_number == onewire->LastDiscrepancy);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	799b      	ldrb	r3, [r3, #6]
 8001c42:	7bfa      	ldrb	r2, [r7, #15]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	bf0c      	ite	eq
 8001c48:	2301      	moveq	r3, #1
 8001c4a:	2300      	movne	r3, #0
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	72bb      	strb	r3, [r7, #10]
					}

					if (search_direction == 0) // If 0 was picked, write it to LastZero
 8001c50:	7abb      	ldrb	r3, [r7, #10]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d107      	bne.n	8001c66 <OneWire_Search+0xd2>
					{
						last_zero = id_bit_number;
 8001c56:	7bfb      	ldrb	r3, [r7, #15]
 8001c58:	73bb      	strb	r3, [r7, #14]

						if (last_zero < 9) // Check for last discrepancy in family
 8001c5a:	7bbb      	ldrb	r3, [r7, #14]
 8001c5c:	2b08      	cmp	r3, #8
 8001c5e:	d802      	bhi.n	8001c66 <OneWire_Search+0xd2>
						{
							onewire->LastFamilyDiscrepancy = last_zero;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	7bba      	ldrb	r2, [r7, #14]
 8001c64:	71da      	strb	r2, [r3, #7]
						}
					}
				}

				if (search_direction == 1)
 8001c66:	7abb      	ldrb	r3, [r7, #10]
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d10c      	bne.n	8001c86 <OneWire_Search+0xf2>
				{
					onewire->ROM_NO[rom_byte_number] |= rom_byte_mask; // Set the bit in the ROM byte rom_byte_number
 8001c6c:	7b7b      	ldrb	r3, [r7, #13]
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	4413      	add	r3, r2
 8001c72:	7a59      	ldrb	r1, [r3, #9]
 8001c74:	7b7b      	ldrb	r3, [r7, #13]
 8001c76:	7afa      	ldrb	r2, [r7, #11]
 8001c78:	430a      	orrs	r2, r1
 8001c7a:	b2d1      	uxtb	r1, r2
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	4413      	add	r3, r2
 8001c80:	460a      	mov	r2, r1
 8001c82:	725a      	strb	r2, [r3, #9]
 8001c84:	e010      	b.n	8001ca8 <OneWire_Search+0x114>
				}
				else
				{
					onewire->ROM_NO[rom_byte_number] &= ~rom_byte_mask; // Clear the bit in the ROM byte rom_byte_number
 8001c86:	7b7b      	ldrb	r3, [r7, #13]
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	7a5b      	ldrb	r3, [r3, #9]
 8001c8e:	b25a      	sxtb	r2, r3
 8001c90:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001c94:	43db      	mvns	r3, r3
 8001c96:	b25b      	sxtb	r3, r3
 8001c98:	4013      	ands	r3, r2
 8001c9a:	b25a      	sxtb	r2, r3
 8001c9c:	7b7b      	ldrb	r3, [r7, #13]
 8001c9e:	b2d1      	uxtb	r1, r2
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	460a      	mov	r2, r1
 8001ca6:	725a      	strb	r2, [r3, #9]
				}
				
				OneWire_WriteBit(onewire, search_direction); // Search direction write bit
 8001ca8:	7abb      	ldrb	r3, [r7, #10]
 8001caa:	4619      	mov	r1, r3
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f7ff fec5 	bl	8001a3c <OneWire_WriteBit>

				id_bit_number++; // Next bit search - increase the id
 8001cb2:	7bfb      	ldrb	r3, [r7, #15]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1; // Shoft the mask for next bit
 8001cb8:	7afb      	ldrb	r3, [r7, #11]
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	72fb      	strb	r3, [r7, #11]

				if (rom_byte_mask == 0) // If the mask is 0, it says the whole byte is read
 8001cbe:	7afb      	ldrb	r3, [r7, #11]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d104      	bne.n	8001cce <OneWire_Search+0x13a>
				{
					rom_byte_number++; // Next byte number
 8001cc4:	7b7b      	ldrb	r3, [r7, #13]
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1; // Reset the mask - first bit
 8001cca:	2301      	movs	r3, #1
 8001ccc:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while(rom_byte_number < 8);  // Read 8 bytes
 8001cce:	7b7b      	ldrb	r3, [r7, #13]
 8001cd0:	2b07      	cmp	r3, #7
 8001cd2:	d98a      	bls.n	8001bea <OneWire_Search+0x56>

		if (!(id_bit_number < 65)) // If all read bits number is below 65 (8 bytes)
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
 8001cd6:	2b40      	cmp	r3, #64	; 0x40
 8001cd8:	d90b      	bls.n	8001cf2 <OneWire_Search+0x15e>
		{
			onewire->LastDiscrepancy = last_zero;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	7bba      	ldrb	r2, [r7, #14]
 8001cde:	719a      	strb	r2, [r3, #6]

			if (onewire->LastDiscrepancy == 0) // If last discrepancy is 0 - last device found
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	799b      	ldrb	r3, [r3, #6]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d102      	bne.n	8001cee <OneWire_Search+0x15a>
			{
				onewire->LastDeviceFlag = 1; // Set the flag
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1; // Searching successful
 8001cee:	2301      	movs	r3, #1
 8001cf0:	733b      	strb	r3, [r7, #12]
		}
	}

	// If no device is found - reset search data and return 0
	if (!search_result || !onewire->ROM_NO[0])
 8001cf2:	7b3b      	ldrb	r3, [r7, #12]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d003      	beq.n	8001d00 <OneWire_Search+0x16c>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	7a5b      	ldrb	r3, [r3, #9]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d10a      	bne.n	8001d16 <OneWire_Search+0x182>
	{
		onewire->LastDiscrepancy = 0;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2200      	movs	r2, #0
 8001d04:	719a      	strb	r2, [r3, #6]
		onewire->LastDeviceFlag = 0;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	721a      	strb	r2, [r3, #8]
		onewire->LastFamilyDiscrepancy = 0;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8001d12:	2300      	movs	r3, #0
 8001d14:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8001d16:	7b3b      	ldrb	r3, [r7, #12]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3710      	adds	r7, #16
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <OneWire_First>:

//
//	Return first device on 1-Wire bus
//
uint8_t OneWire_First(OneWire_t* onewire)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	OneWire_ResetSearch(onewire);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f7ff ff21 	bl	8001b70 <OneWire_ResetSearch>

	return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8001d2e:	21f0      	movs	r1, #240	; 0xf0
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f7ff ff2f 	bl	8001b94 <OneWire_Search>
 8001d36:	4603      	mov	r3, r0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3708      	adds	r7, #8
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <OneWire_Next>:

//
//	Return next device on 1-Wire bus
//
uint8_t OneWire_Next(OneWire_t* onewire)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8001d48:	21f0      	movs	r1, #240	; 0xf0
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7ff ff22 	bl	8001b94 <OneWire_Search>
 8001d50:	4603      	mov	r3, r0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <OneWire_SelectWithPointer>:

//
//	Select a device on bus by pointer to ROM address
//
void OneWire_SelectWithPointer(OneWire_t* onewire, uint8_t *ROM)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b084      	sub	sp, #16
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(onewire, ONEWIRE_CMD_MATCHROM); // Match ROM command
 8001d64:	2155      	movs	r1, #85	; 0x55
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f7ff fec4 	bl	8001af4 <OneWire_WriteByte>
	
	for (i = 0; i < 8; i++)
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	73fb      	strb	r3, [r7, #15]
 8001d70:	e00a      	b.n	8001d88 <OneWire_SelectWithPointer+0x2e>
	{
		OneWire_WriteByte(onewire, *(ROM + i));
 8001d72:	7bfb      	ldrb	r3, [r7, #15]
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	4413      	add	r3, r2
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f7ff feb9 	bl	8001af4 <OneWire_WriteByte>
	for (i = 0; i < 8; i++)
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
 8001d84:	3301      	adds	r3, #1
 8001d86:	73fb      	strb	r3, [r7, #15]
 8001d88:	7bfb      	ldrb	r3, [r7, #15]
 8001d8a:	2b07      	cmp	r3, #7
 8001d8c:	d9f1      	bls.n	8001d72 <OneWire_SelectWithPointer+0x18>
	}	
}
 8001d8e:	bf00      	nop
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <OneWire_GetFullROM>:

//
//	Get the ROM of found device
//
void OneWire_GetFullROM(OneWire_t* onewire, uint8_t *firstIndex)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b085      	sub	sp, #20
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
 8001d9e:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8001da0:	2300      	movs	r3, #0
 8001da2:	73fb      	strb	r3, [r7, #15]
 8001da4:	e00a      	b.n	8001dbc <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = onewire->ROM_NO[i];
 8001da6:	7bfa      	ldrb	r2, [r7, #15]
 8001da8:	7bfb      	ldrb	r3, [r7, #15]
 8001daa:	6839      	ldr	r1, [r7, #0]
 8001dac:	440b      	add	r3, r1
 8001dae:	6879      	ldr	r1, [r7, #4]
 8001db0:	440a      	add	r2, r1
 8001db2:	7a52      	ldrb	r2, [r2, #9]
 8001db4:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8001db6:	7bfb      	ldrb	r3, [r7, #15]
 8001db8:	3301      	adds	r3, #1
 8001dba:	73fb      	strb	r3, [r7, #15]
 8001dbc:	7bfb      	ldrb	r3, [r7, #15]
 8001dbe:	2b07      	cmp	r3, #7
 8001dc0:	d9f1      	bls.n	8001da6 <OneWire_GetFullROM+0x10>
	}
}
 8001dc2:	bf00      	nop
 8001dc4:	3714      	adds	r7, #20
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bc80      	pop	{r7}
 8001dca:	4770      	bx	lr

08001dcc <OneWire_Init>:

//
//	1-Wire initialization
//
void OneWire_Init(OneWire_t* onewire, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Start(&_DS18B20_TIMER); // Start the delay timer
 8001dda:	4811      	ldr	r0, [pc, #68]	; (8001e20 <OneWire_Init+0x54>)
 8001ddc:	f002 fb84 	bl	80044e8 <HAL_TIM_Base_Start>

	onewire->GPIOx = GPIOx; // Save 1-wire bus pin
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	68ba      	ldr	r2, [r7, #8]
 8001de4:	601a      	str	r2, [r3, #0]
	onewire->GPIO_Pin = GPIO_Pin;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	88fa      	ldrh	r2, [r7, #6]
 8001dea:	809a      	strh	r2, [r3, #4]

	// 1-Wire bit bang initialization
	OneWire_BusOutputDirection(onewire);
 8001dec:	68f8      	ldr	r0, [r7, #12]
 8001dee:	f7ff fdc8 	bl	8001982 <OneWire_BusOutputDirection>
	OneWire_OutputHigh(onewire);
 8001df2:	68f8      	ldr	r0, [r7, #12]
 8001df4:	f7ff fded 	bl	80019d2 <OneWire_OutputHigh>
	HAL_Delay(100);
 8001df8:	2064      	movs	r0, #100	; 0x64
 8001dfa:	f000 fb33 	bl	8002464 <HAL_Delay>
	OneWire_OutputLow(onewire);
 8001dfe:	68f8      	ldr	r0, [r7, #12]
 8001e00:	f7ff fdd8 	bl	80019b4 <OneWire_OutputLow>
	HAL_Delay(100);
 8001e04:	2064      	movs	r0, #100	; 0x64
 8001e06:	f000 fb2d 	bl	8002464 <HAL_Delay>
	OneWire_OutputHigh(onewire);
 8001e0a:	68f8      	ldr	r0, [r7, #12]
 8001e0c:	f7ff fde1 	bl	80019d2 <OneWire_OutputHigh>
	HAL_Delay(200);
 8001e10:	20c8      	movs	r0, #200	; 0xc8
 8001e12:	f000 fb27 	bl	8002464 <HAL_Delay>
}
 8001e16:	bf00      	nop
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000508 	.word	0x20000508

08001e24 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 8001e2a:	1d3b      	adds	r3, r7, #4
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	460a      	mov	r2, r1
 8001e30:	801a      	strh	r2, [r3, #0]
 8001e32:	460a      	mov	r2, r1
 8001e34:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8001e36:	2300      	movs	r3, #0
 8001e38:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001e3a:	4b1d      	ldr	r3, [pc, #116]	; (8001eb0 <MX_RTC_Init+0x8c>)
 8001e3c:	4a1d      	ldr	r2, [pc, #116]	; (8001eb4 <MX_RTC_Init+0x90>)
 8001e3e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001e40:	4b1b      	ldr	r3, [pc, #108]	; (8001eb0 <MX_RTC_Init+0x8c>)
 8001e42:	f04f 32ff 	mov.w	r2, #4294967295
 8001e46:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8001e48:	4b19      	ldr	r3, [pc, #100]	; (8001eb0 <MX_RTC_Init+0x8c>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001e4e:	4818      	ldr	r0, [pc, #96]	; (8001eb0 <MX_RTC_Init+0x8c>)
 8001e50:	f001 fb32 	bl	80034b8 <HAL_RTC_Init>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 8001e5a:	f7ff fd5a 	bl	8001912 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 8001e5e:	2312      	movs	r3, #18
 8001e60:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x50;
 8001e62:	2350      	movs	r3, #80	; 0x50
 8001e64:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001e66:	2300      	movs	r3, #0
 8001e68:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001e6a:	1d3b      	adds	r3, r7, #4
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	4619      	mov	r1, r3
 8001e70:	480f      	ldr	r0, [pc, #60]	; (8001eb0 <MX_RTC_Init+0x8c>)
 8001e72:	f001 fbb7 	bl	80035e4 <HAL_RTC_SetTime>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8001e7c:	f7ff fd49 	bl	8001912 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_SUNDAY;
 8001e80:	2300      	movs	r3, #0
 8001e82:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_DECEMBER;
 8001e84:	2312      	movs	r3, #18
 8001e86:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x27;
 8001e88:	2327      	movs	r3, #39	; 0x27
 8001e8a:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x20;
 8001e8c:	2320      	movs	r3, #32
 8001e8e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001e90:	463b      	mov	r3, r7
 8001e92:	2201      	movs	r2, #1
 8001e94:	4619      	mov	r1, r3
 8001e96:	4806      	ldr	r0, [pc, #24]	; (8001eb0 <MX_RTC_Init+0x8c>)
 8001e98:	f001 fd14 	bl	80038c4 <HAL_RTC_SetDate>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8001ea2:	f7ff fd36 	bl	8001912 <Error_Handler>
  }

}
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	2000049c 	.word	0x2000049c
 8001eb4:	40002800 	.word	0x40002800

08001eb8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a0b      	ldr	r2, [pc, #44]	; (8001ef4 <HAL_RTC_MspInit+0x3c>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d110      	bne.n	8001eec <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001eca:	f000 fd5b 	bl	8002984 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001ece:	4b0a      	ldr	r3, [pc, #40]	; (8001ef8 <HAL_RTC_MspInit+0x40>)
 8001ed0:	69db      	ldr	r3, [r3, #28]
 8001ed2:	4a09      	ldr	r2, [pc, #36]	; (8001ef8 <HAL_RTC_MspInit+0x40>)
 8001ed4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001ed8:	61d3      	str	r3, [r2, #28]
 8001eda:	4b07      	ldr	r3, [pc, #28]	; (8001ef8 <HAL_RTC_MspInit+0x40>)
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001ee6:	4b05      	ldr	r3, [pc, #20]	; (8001efc <HAL_RTC_MspInit+0x44>)
 8001ee8:	2201      	movs	r2, #1
 8001eea:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001eec:	bf00      	nop
 8001eee:	3710      	adds	r7, #16
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40002800 	.word	0x40002800
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	4242043c 	.word	0x4242043c

08001f00 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001f04:	4b17      	ldr	r3, [pc, #92]	; (8001f64 <MX_SPI2_Init+0x64>)
 8001f06:	4a18      	ldr	r2, [pc, #96]	; (8001f68 <MX_SPI2_Init+0x68>)
 8001f08:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001f0a:	4b16      	ldr	r3, [pc, #88]	; (8001f64 <MX_SPI2_Init+0x64>)
 8001f0c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f10:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001f12:	4b14      	ldr	r3, [pc, #80]	; (8001f64 <MX_SPI2_Init+0x64>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f18:	4b12      	ldr	r3, [pc, #72]	; (8001f64 <MX_SPI2_Init+0x64>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f1e:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <MX_SPI2_Init+0x64>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f24:	4b0f      	ldr	r3, [pc, #60]	; (8001f64 <MX_SPI2_Init+0x64>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001f2a:	4b0e      	ldr	r3, [pc, #56]	; (8001f64 <MX_SPI2_Init+0x64>)
 8001f2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f30:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001f32:	4b0c      	ldr	r3, [pc, #48]	; (8001f64 <MX_SPI2_Init+0x64>)
 8001f34:	2210      	movs	r2, #16
 8001f36:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f38:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <MX_SPI2_Init+0x64>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f3e:	4b09      	ldr	r3, [pc, #36]	; (8001f64 <MX_SPI2_Init+0x64>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f44:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <MX_SPI2_Init+0x64>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001f4a:	4b06      	ldr	r3, [pc, #24]	; (8001f64 <MX_SPI2_Init+0x64>)
 8001f4c:	220a      	movs	r2, #10
 8001f4e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001f50:	4804      	ldr	r0, [pc, #16]	; (8001f64 <MX_SPI2_Init+0x64>)
 8001f52:	f002 f863 	bl	800401c <HAL_SPI_Init>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001f5c:	f7ff fcd9 	bl	8001912 <Error_Handler>
  }

}
 8001f60:	bf00      	nop
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	200004b0 	.word	0x200004b0
 8001f68:	40003800 	.word	0x40003800

08001f6c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b088      	sub	sp, #32
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f74:	f107 0310 	add.w	r3, r7, #16
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a1c      	ldr	r2, [pc, #112]	; (8001ff8 <HAL_SPI_MspInit+0x8c>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d131      	bne.n	8001ff0 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f8c:	4b1b      	ldr	r3, [pc, #108]	; (8001ffc <HAL_SPI_MspInit+0x90>)
 8001f8e:	69db      	ldr	r3, [r3, #28]
 8001f90:	4a1a      	ldr	r2, [pc, #104]	; (8001ffc <HAL_SPI_MspInit+0x90>)
 8001f92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f96:	61d3      	str	r3, [r2, #28]
 8001f98:	4b18      	ldr	r3, [pc, #96]	; (8001ffc <HAL_SPI_MspInit+0x90>)
 8001f9a:	69db      	ldr	r3, [r3, #28]
 8001f9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fa4:	4b15      	ldr	r3, [pc, #84]	; (8001ffc <HAL_SPI_MspInit+0x90>)
 8001fa6:	699b      	ldr	r3, [r3, #24]
 8001fa8:	4a14      	ldr	r2, [pc, #80]	; (8001ffc <HAL_SPI_MspInit+0x90>)
 8001faa:	f043 0308 	orr.w	r3, r3, #8
 8001fae:	6193      	str	r3, [r2, #24]
 8001fb0:	4b12      	ldr	r3, [pc, #72]	; (8001ffc <HAL_SPI_MspInit+0x90>)
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	f003 0308 	and.w	r3, r3, #8
 8001fb8:	60bb      	str	r3, [r7, #8]
 8001fba:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001fbc:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001fc0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fca:	f107 0310 	add.w	r3, r7, #16
 8001fce:	4619      	mov	r1, r3
 8001fd0:	480b      	ldr	r0, [pc, #44]	; (8002000 <HAL_SPI_MspInit+0x94>)
 8001fd2:	f000 fb4d 	bl	8002670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001fd6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001fda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe4:	f107 0310 	add.w	r3, r7, #16
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4805      	ldr	r0, [pc, #20]	; (8002000 <HAL_SPI_MspInit+0x94>)
 8001fec:	f000 fb40 	bl	8002670 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001ff0:	bf00      	nop
 8001ff2:	3720      	adds	r7, #32
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40003800 	.word	0x40003800
 8001ffc:	40021000 	.word	0x40021000
 8002000:	40010c00 	.word	0x40010c00

08002004 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002004:	b480      	push	{r7}
 8002006:	b085      	sub	sp, #20
 8002008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800200a:	4b15      	ldr	r3, [pc, #84]	; (8002060 <HAL_MspInit+0x5c>)
 800200c:	699b      	ldr	r3, [r3, #24]
 800200e:	4a14      	ldr	r2, [pc, #80]	; (8002060 <HAL_MspInit+0x5c>)
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	6193      	str	r3, [r2, #24]
 8002016:	4b12      	ldr	r3, [pc, #72]	; (8002060 <HAL_MspInit+0x5c>)
 8002018:	699b      	ldr	r3, [r3, #24]
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	60bb      	str	r3, [r7, #8]
 8002020:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002022:	4b0f      	ldr	r3, [pc, #60]	; (8002060 <HAL_MspInit+0x5c>)
 8002024:	69db      	ldr	r3, [r3, #28]
 8002026:	4a0e      	ldr	r2, [pc, #56]	; (8002060 <HAL_MspInit+0x5c>)
 8002028:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800202c:	61d3      	str	r3, [r2, #28]
 800202e:	4b0c      	ldr	r3, [pc, #48]	; (8002060 <HAL_MspInit+0x5c>)
 8002030:	69db      	ldr	r3, [r3, #28]
 8002032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002036:	607b      	str	r3, [r7, #4]
 8002038:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800203a:	4b0a      	ldr	r3, [pc, #40]	; (8002064 <HAL_MspInit+0x60>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	60fb      	str	r3, [r7, #12]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	4a04      	ldr	r2, [pc, #16]	; (8002064 <HAL_MspInit+0x60>)
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002056:	bf00      	nop
 8002058:	3714      	adds	r7, #20
 800205a:	46bd      	mov	sp, r7
 800205c:	bc80      	pop	{r7}
 800205e:	4770      	bx	lr
 8002060:	40021000 	.word	0x40021000
 8002064:	40010000 	.word	0x40010000

08002068 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	bc80      	pop	{r7}
 8002072:	4770      	bx	lr

08002074 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002078:	e7fe      	b.n	8002078 <HardFault_Handler+0x4>

0800207a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800207a:	b480      	push	{r7}
 800207c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800207e:	e7fe      	b.n	800207e <MemManage_Handler+0x4>

08002080 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002084:	e7fe      	b.n	8002084 <BusFault_Handler+0x4>

08002086 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002086:	b480      	push	{r7}
 8002088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800208a:	e7fe      	b.n	800208a <UsageFault_Handler+0x4>

0800208c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr

08002098 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800209c:	bf00      	nop
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr

080020a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr

080020b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020b4:	f000 f9ba 	bl	800242c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020b8:	bf00      	nop
 80020ba:	bd80      	pop	{r7, pc}

080020bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020c4:	4a14      	ldr	r2, [pc, #80]	; (8002118 <_sbrk+0x5c>)
 80020c6:	4b15      	ldr	r3, [pc, #84]	; (800211c <_sbrk+0x60>)
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d0:	4b13      	ldr	r3, [pc, #76]	; (8002120 <_sbrk+0x64>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d102      	bne.n	80020de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020d8:	4b11      	ldr	r3, [pc, #68]	; (8002120 <_sbrk+0x64>)
 80020da:	4a12      	ldr	r2, [pc, #72]	; (8002124 <_sbrk+0x68>)
 80020dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020de:	4b10      	ldr	r3, [pc, #64]	; (8002120 <_sbrk+0x64>)
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4413      	add	r3, r2
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d207      	bcs.n	80020fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020ec:	f002 feee 	bl	8004ecc <__errno>
 80020f0:	4602      	mov	r2, r0
 80020f2:	230c      	movs	r3, #12
 80020f4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80020f6:	f04f 33ff 	mov.w	r3, #4294967295
 80020fa:	e009      	b.n	8002110 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020fc:	4b08      	ldr	r3, [pc, #32]	; (8002120 <_sbrk+0x64>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002102:	4b07      	ldr	r3, [pc, #28]	; (8002120 <_sbrk+0x64>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	4a05      	ldr	r2, [pc, #20]	; (8002120 <_sbrk+0x64>)
 800210c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800210e:	68fb      	ldr	r3, [r7, #12]
}
 8002110:	4618      	mov	r0, r3
 8002112:	3718      	adds	r7, #24
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	20005000 	.word	0x20005000
 800211c:	00000400 	.word	0x00000400
 8002120:	200003f8 	.word	0x200003f8
 8002124:	20000598 	.word	0x20000598

08002128 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800212c:	bf00      	nop
 800212e:	46bd      	mov	sp, r7
 8002130:	bc80      	pop	{r7}
 8002132:	4770      	bx	lr

08002134 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b08a      	sub	sp, #40	; 0x28
 8002138:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800213a:	f107 0320 	add.w	r3, r7, #32
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002144:	1d3b      	adds	r3, r7, #4
 8002146:	2200      	movs	r2, #0
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	605a      	str	r2, [r3, #4]
 800214c:	609a      	str	r2, [r3, #8]
 800214e:	60da      	str	r2, [r3, #12]
 8002150:	611a      	str	r2, [r3, #16]
 8002152:	615a      	str	r2, [r3, #20]
 8002154:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8002156:	4b20      	ldr	r3, [pc, #128]	; (80021d8 <MX_TIM3_Init+0xa4>)
 8002158:	4a20      	ldr	r2, [pc, #128]	; (80021dc <MX_TIM3_Init+0xa8>)
 800215a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 800215c:	4b1e      	ldr	r3, [pc, #120]	; (80021d8 <MX_TIM3_Init+0xa4>)
 800215e:	223f      	movs	r2, #63	; 0x3f
 8002160:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002162:	4b1d      	ldr	r3, [pc, #116]	; (80021d8 <MX_TIM3_Init+0xa4>)
 8002164:	2200      	movs	r2, #0
 8002166:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002168:	4b1b      	ldr	r3, [pc, #108]	; (80021d8 <MX_TIM3_Init+0xa4>)
 800216a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800216e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002170:	4b19      	ldr	r3, [pc, #100]	; (80021d8 <MX_TIM3_Init+0xa4>)
 8002172:	2200      	movs	r2, #0
 8002174:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002176:	4b18      	ldr	r3, [pc, #96]	; (80021d8 <MX_TIM3_Init+0xa4>)
 8002178:	2280      	movs	r2, #128	; 0x80
 800217a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800217c:	4816      	ldr	r0, [pc, #88]	; (80021d8 <MX_TIM3_Init+0xa4>)
 800217e:	f002 f9fd 	bl	800457c <HAL_TIM_OC_Init>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002188:	f7ff fbc3 	bl	8001912 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800218c:	2300      	movs	r3, #0
 800218e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002190:	2300      	movs	r3, #0
 8002192:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002194:	f107 0320 	add.w	r3, r7, #32
 8002198:	4619      	mov	r1, r3
 800219a:	480f      	ldr	r0, [pc, #60]	; (80021d8 <MX_TIM3_Init+0xa4>)
 800219c:	f002 fc80 	bl	8004aa0 <HAL_TIMEx_MasterConfigSynchronization>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80021a6:	f7ff fbb4 	bl	8001912 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80021aa:	2300      	movs	r3, #0
 80021ac:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021b2:	2300      	movs	r3, #0
 80021b4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021ba:	1d3b      	adds	r3, r7, #4
 80021bc:	2200      	movs	r2, #0
 80021be:	4619      	mov	r1, r3
 80021c0:	4805      	ldr	r0, [pc, #20]	; (80021d8 <MX_TIM3_Init+0xa4>)
 80021c2:	f002 fa2b 	bl	800461c <HAL_TIM_OC_ConfigChannel>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80021cc:	f7ff fba1 	bl	8001912 <Error_Handler>
  }

}
 80021d0:	bf00      	nop
 80021d2:	3728      	adds	r7, #40	; 0x28
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	20000508 	.word	0x20000508
 80021dc:	40000400 	.word	0x40000400

080021e0 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b08a      	sub	sp, #40	; 0x28
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e8:	f107 0314 	add.w	r3, r7, #20
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	60da      	str	r2, [r3, #12]
  if(tim_ocHandle->Instance==TIM3)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a1e      	ldr	r2, [pc, #120]	; (8002274 <HAL_TIM_OC_MspInit+0x94>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d135      	bne.n	800226c <HAL_TIM_OC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002200:	4b1d      	ldr	r3, [pc, #116]	; (8002278 <HAL_TIM_OC_MspInit+0x98>)
 8002202:	69db      	ldr	r3, [r3, #28]
 8002204:	4a1c      	ldr	r2, [pc, #112]	; (8002278 <HAL_TIM_OC_MspInit+0x98>)
 8002206:	f043 0302 	orr.w	r3, r3, #2
 800220a:	61d3      	str	r3, [r2, #28]
 800220c:	4b1a      	ldr	r3, [pc, #104]	; (8002278 <HAL_TIM_OC_MspInit+0x98>)
 800220e:	69db      	ldr	r3, [r3, #28]
 8002210:	f003 0302 	and.w	r3, r3, #2
 8002214:	613b      	str	r3, [r7, #16]
 8002216:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002218:	4b17      	ldr	r3, [pc, #92]	; (8002278 <HAL_TIM_OC_MspInit+0x98>)
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	4a16      	ldr	r2, [pc, #88]	; (8002278 <HAL_TIM_OC_MspInit+0x98>)
 800221e:	f043 0308 	orr.w	r3, r3, #8
 8002222:	6193      	str	r3, [r2, #24]
 8002224:	4b14      	ldr	r3, [pc, #80]	; (8002278 <HAL_TIM_OC_MspInit+0x98>)
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	f003 0308 	and.w	r3, r3, #8
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = DS18B20_Pin;
 8002230:	2310      	movs	r3, #16
 8002232:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002234:	2302      	movs	r3, #2
 8002236:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002238:	2302      	movs	r3, #2
 800223a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 800223c:	f107 0314 	add.w	r3, r7, #20
 8002240:	4619      	mov	r1, r3
 8002242:	480e      	ldr	r0, [pc, #56]	; (800227c <HAL_TIM_OC_MspInit+0x9c>)
 8002244:	f000 fa14 	bl	8002670 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8002248:	4b0d      	ldr	r3, [pc, #52]	; (8002280 <HAL_TIM_OC_MspInit+0xa0>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	627b      	str	r3, [r7, #36]	; 0x24
 800224e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002250:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002254:	627b      	str	r3, [r7, #36]	; 0x24
 8002256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002258:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800225c:	627b      	str	r3, [r7, #36]	; 0x24
 800225e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002260:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002264:	627b      	str	r3, [r7, #36]	; 0x24
 8002266:	4a06      	ldr	r2, [pc, #24]	; (8002280 <HAL_TIM_OC_MspInit+0xa0>)
 8002268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800226a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800226c:	bf00      	nop
 800226e:	3728      	adds	r7, #40	; 0x28
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40000400 	.word	0x40000400
 8002278:	40021000 	.word	0x40021000
 800227c:	40010c00 	.word	0x40010c00
 8002280:	40010000 	.word	0x40010000

08002284 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002288:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 800228a:	4a12      	ldr	r2, [pc, #72]	; (80022d4 <MX_USART2_UART_Init+0x50>)
 800228c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800228e:	4b10      	ldr	r3, [pc, #64]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 8002290:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002294:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002296:	4b0e      	ldr	r3, [pc, #56]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 8002298:	2200      	movs	r2, #0
 800229a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800229c:	4b0c      	ldr	r3, [pc, #48]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 800229e:	2200      	movs	r2, #0
 80022a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022a2:	4b0b      	ldr	r3, [pc, #44]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022a8:	4b09      	ldr	r3, [pc, #36]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022aa:	220c      	movs	r2, #12
 80022ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ae:	4b08      	ldr	r3, [pc, #32]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022b4:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022ba:	4805      	ldr	r0, [pc, #20]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022bc:	f002 fc4e 	bl	8004b5c <HAL_UART_Init>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022c6:	f7ff fb24 	bl	8001912 <Error_Handler>
  }

}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	20000550 	.word	0x20000550
 80022d4:	40004400 	.word	0x40004400

080022d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b088      	sub	sp, #32
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e0:	f107 0310 	add.w	r3, r7, #16
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a15      	ldr	r2, [pc, #84]	; (8002348 <HAL_UART_MspInit+0x70>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d123      	bne.n	8002340 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022f8:	4b14      	ldr	r3, [pc, #80]	; (800234c <HAL_UART_MspInit+0x74>)
 80022fa:	69db      	ldr	r3, [r3, #28]
 80022fc:	4a13      	ldr	r2, [pc, #76]	; (800234c <HAL_UART_MspInit+0x74>)
 80022fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002302:	61d3      	str	r3, [r2, #28]
 8002304:	4b11      	ldr	r3, [pc, #68]	; (800234c <HAL_UART_MspInit+0x74>)
 8002306:	69db      	ldr	r3, [r3, #28]
 8002308:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002310:	4b0e      	ldr	r3, [pc, #56]	; (800234c <HAL_UART_MspInit+0x74>)
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	4a0d      	ldr	r2, [pc, #52]	; (800234c <HAL_UART_MspInit+0x74>)
 8002316:	f043 0304 	orr.w	r3, r3, #4
 800231a:	6193      	str	r3, [r2, #24]
 800231c:	4b0b      	ldr	r3, [pc, #44]	; (800234c <HAL_UART_MspInit+0x74>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f003 0304 	and.w	r3, r3, #4
 8002324:	60bb      	str	r3, [r7, #8]
 8002326:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002328:	230c      	movs	r3, #12
 800232a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232c:	2302      	movs	r3, #2
 800232e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002330:	2302      	movs	r3, #2
 8002332:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002334:	f107 0310 	add.w	r3, r7, #16
 8002338:	4619      	mov	r1, r3
 800233a:	4805      	ldr	r0, [pc, #20]	; (8002350 <HAL_UART_MspInit+0x78>)
 800233c:	f000 f998 	bl	8002670 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002340:	bf00      	nop
 8002342:	3720      	adds	r7, #32
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	40004400 	.word	0x40004400
 800234c:	40021000 	.word	0x40021000
 8002350:	40010800 	.word	0x40010800

08002354 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002354:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002356:	e003      	b.n	8002360 <LoopCopyDataInit>

08002358 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002358:	4b0b      	ldr	r3, [pc, #44]	; (8002388 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800235a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800235c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800235e:	3104      	adds	r1, #4

08002360 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002360:	480a      	ldr	r0, [pc, #40]	; (800238c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002362:	4b0b      	ldr	r3, [pc, #44]	; (8002390 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002364:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002366:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002368:	d3f6      	bcc.n	8002358 <CopyDataInit>
  ldr r2, =_sbss
 800236a:	4a0a      	ldr	r2, [pc, #40]	; (8002394 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800236c:	e002      	b.n	8002374 <LoopFillZerobss>

0800236e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800236e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002370:	f842 3b04 	str.w	r3, [r2], #4

08002374 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002374:	4b08      	ldr	r3, [pc, #32]	; (8002398 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002376:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002378:	d3f9      	bcc.n	800236e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800237a:	f7ff fed5 	bl	8002128 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800237e:	f002 fdab 	bl	8004ed8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002382:	f7ff f965 	bl	8001650 <main>
  bx lr
 8002386:	4770      	bx	lr
  ldr r3, =_sidata
 8002388:	08007488 	.word	0x08007488
  ldr r0, =_sdata
 800238c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002390:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8002394:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8002398:	20000598 	.word	0x20000598

0800239c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800239c:	e7fe      	b.n	800239c <ADC1_2_IRQHandler>
	...

080023a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023a4:	4b08      	ldr	r3, [pc, #32]	; (80023c8 <HAL_Init+0x28>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a07      	ldr	r2, [pc, #28]	; (80023c8 <HAL_Init+0x28>)
 80023aa:	f043 0310 	orr.w	r3, r3, #16
 80023ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023b0:	2003      	movs	r0, #3
 80023b2:	f000 f929 	bl	8002608 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023b6:	2000      	movs	r0, #0
 80023b8:	f000 f808 	bl	80023cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023bc:	f7ff fe22 	bl	8002004 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	40022000 	.word	0x40022000

080023cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023d4:	4b12      	ldr	r3, [pc, #72]	; (8002420 <HAL_InitTick+0x54>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	4b12      	ldr	r3, [pc, #72]	; (8002424 <HAL_InitTick+0x58>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	4619      	mov	r1, r3
 80023de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ea:	4618      	mov	r0, r3
 80023ec:	f000 f933 	bl	8002656 <HAL_SYSTICK_Config>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e00e      	b.n	8002418 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b0f      	cmp	r3, #15
 80023fe:	d80a      	bhi.n	8002416 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002400:	2200      	movs	r2, #0
 8002402:	6879      	ldr	r1, [r7, #4]
 8002404:	f04f 30ff 	mov.w	r0, #4294967295
 8002408:	f000 f909 	bl	800261e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800240c:	4a06      	ldr	r2, [pc, #24]	; (8002428 <HAL_InitTick+0x5c>)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002412:	2300      	movs	r3, #0
 8002414:	e000      	b.n	8002418 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
}
 8002418:	4618      	mov	r0, r3
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	20000000 	.word	0x20000000
 8002424:	20000008 	.word	0x20000008
 8002428:	20000004 	.word	0x20000004

0800242c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002430:	4b05      	ldr	r3, [pc, #20]	; (8002448 <HAL_IncTick+0x1c>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	461a      	mov	r2, r3
 8002436:	4b05      	ldr	r3, [pc, #20]	; (800244c <HAL_IncTick+0x20>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4413      	add	r3, r2
 800243c:	4a03      	ldr	r2, [pc, #12]	; (800244c <HAL_IncTick+0x20>)
 800243e:	6013      	str	r3, [r2, #0]
}
 8002440:	bf00      	nop
 8002442:	46bd      	mov	sp, r7
 8002444:	bc80      	pop	{r7}
 8002446:	4770      	bx	lr
 8002448:	20000008 	.word	0x20000008
 800244c:	20000590 	.word	0x20000590

08002450 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  return uwTick;
 8002454:	4b02      	ldr	r3, [pc, #8]	; (8002460 <HAL_GetTick+0x10>)
 8002456:	681b      	ldr	r3, [r3, #0]
}
 8002458:	4618      	mov	r0, r3
 800245a:	46bd      	mov	sp, r7
 800245c:	bc80      	pop	{r7}
 800245e:	4770      	bx	lr
 8002460:	20000590 	.word	0x20000590

08002464 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800246c:	f7ff fff0 	bl	8002450 <HAL_GetTick>
 8002470:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800247c:	d005      	beq.n	800248a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800247e:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <HAL_Delay+0x40>)
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	461a      	mov	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	4413      	add	r3, r2
 8002488:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800248a:	bf00      	nop
 800248c:	f7ff ffe0 	bl	8002450 <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	429a      	cmp	r2, r3
 800249a:	d8f7      	bhi.n	800248c <HAL_Delay+0x28>
  {
  }
}
 800249c:	bf00      	nop
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	20000008 	.word	0x20000008

080024a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f003 0307 	and.w	r3, r3, #7
 80024b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024b8:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <__NVIC_SetPriorityGrouping+0x44>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024be:	68ba      	ldr	r2, [r7, #8]
 80024c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024c4:	4013      	ands	r3, r2
 80024c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024da:	4a04      	ldr	r2, [pc, #16]	; (80024ec <__NVIC_SetPriorityGrouping+0x44>)
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	60d3      	str	r3, [r2, #12]
}
 80024e0:	bf00      	nop
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bc80      	pop	{r7}
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024f4:	4b04      	ldr	r3, [pc, #16]	; (8002508 <__NVIC_GetPriorityGrouping+0x18>)
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	0a1b      	lsrs	r3, r3, #8
 80024fa:	f003 0307 	and.w	r3, r3, #7
}
 80024fe:	4618      	mov	r0, r3
 8002500:	46bd      	mov	sp, r7
 8002502:	bc80      	pop	{r7}
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	e000ed00 	.word	0xe000ed00

0800250c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	4603      	mov	r3, r0
 8002514:	6039      	str	r1, [r7, #0]
 8002516:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251c:	2b00      	cmp	r3, #0
 800251e:	db0a      	blt.n	8002536 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	b2da      	uxtb	r2, r3
 8002524:	490c      	ldr	r1, [pc, #48]	; (8002558 <__NVIC_SetPriority+0x4c>)
 8002526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252a:	0112      	lsls	r2, r2, #4
 800252c:	b2d2      	uxtb	r2, r2
 800252e:	440b      	add	r3, r1
 8002530:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002534:	e00a      	b.n	800254c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	b2da      	uxtb	r2, r3
 800253a:	4908      	ldr	r1, [pc, #32]	; (800255c <__NVIC_SetPriority+0x50>)
 800253c:	79fb      	ldrb	r3, [r7, #7]
 800253e:	f003 030f 	and.w	r3, r3, #15
 8002542:	3b04      	subs	r3, #4
 8002544:	0112      	lsls	r2, r2, #4
 8002546:	b2d2      	uxtb	r2, r2
 8002548:	440b      	add	r3, r1
 800254a:	761a      	strb	r2, [r3, #24]
}
 800254c:	bf00      	nop
 800254e:	370c      	adds	r7, #12
 8002550:	46bd      	mov	sp, r7
 8002552:	bc80      	pop	{r7}
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	e000e100 	.word	0xe000e100
 800255c:	e000ed00 	.word	0xe000ed00

08002560 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002560:	b480      	push	{r7}
 8002562:	b089      	sub	sp, #36	; 0x24
 8002564:	af00      	add	r7, sp, #0
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	f003 0307 	and.w	r3, r3, #7
 8002572:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	f1c3 0307 	rsb	r3, r3, #7
 800257a:	2b04      	cmp	r3, #4
 800257c:	bf28      	it	cs
 800257e:	2304      	movcs	r3, #4
 8002580:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	3304      	adds	r3, #4
 8002586:	2b06      	cmp	r3, #6
 8002588:	d902      	bls.n	8002590 <NVIC_EncodePriority+0x30>
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	3b03      	subs	r3, #3
 800258e:	e000      	b.n	8002592 <NVIC_EncodePriority+0x32>
 8002590:	2300      	movs	r3, #0
 8002592:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002594:	f04f 32ff 	mov.w	r2, #4294967295
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	43da      	mvns	r2, r3
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	401a      	ands	r2, r3
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025a8:	f04f 31ff 	mov.w	r1, #4294967295
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	fa01 f303 	lsl.w	r3, r1, r3
 80025b2:	43d9      	mvns	r1, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b8:	4313      	orrs	r3, r2
         );
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3724      	adds	r7, #36	; 0x24
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr

080025c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3b01      	subs	r3, #1
 80025d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025d4:	d301      	bcc.n	80025da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025d6:	2301      	movs	r3, #1
 80025d8:	e00f      	b.n	80025fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025da:	4a0a      	ldr	r2, [pc, #40]	; (8002604 <SysTick_Config+0x40>)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3b01      	subs	r3, #1
 80025e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025e2:	210f      	movs	r1, #15
 80025e4:	f04f 30ff 	mov.w	r0, #4294967295
 80025e8:	f7ff ff90 	bl	800250c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025ec:	4b05      	ldr	r3, [pc, #20]	; (8002604 <SysTick_Config+0x40>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025f2:	4b04      	ldr	r3, [pc, #16]	; (8002604 <SysTick_Config+0x40>)
 80025f4:	2207      	movs	r2, #7
 80025f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	e000e010 	.word	0xe000e010

08002608 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f7ff ff49 	bl	80024a8 <__NVIC_SetPriorityGrouping>
}
 8002616:	bf00      	nop
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800261e:	b580      	push	{r7, lr}
 8002620:	b086      	sub	sp, #24
 8002622:	af00      	add	r7, sp, #0
 8002624:	4603      	mov	r3, r0
 8002626:	60b9      	str	r1, [r7, #8]
 8002628:	607a      	str	r2, [r7, #4]
 800262a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800262c:	2300      	movs	r3, #0
 800262e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002630:	f7ff ff5e 	bl	80024f0 <__NVIC_GetPriorityGrouping>
 8002634:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	68b9      	ldr	r1, [r7, #8]
 800263a:	6978      	ldr	r0, [r7, #20]
 800263c:	f7ff ff90 	bl	8002560 <NVIC_EncodePriority>
 8002640:	4602      	mov	r2, r0
 8002642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002646:	4611      	mov	r1, r2
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff ff5f 	bl	800250c <__NVIC_SetPriority>
}
 800264e:	bf00      	nop
 8002650:	3718      	adds	r7, #24
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7ff ffb0 	bl	80025c4 <SysTick_Config>
 8002664:	4603      	mov	r3, r0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
	...

08002670 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002670:	b480      	push	{r7}
 8002672:	b08b      	sub	sp, #44	; 0x2c
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800267a:	2300      	movs	r3, #0
 800267c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800267e:	2300      	movs	r3, #0
 8002680:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002682:	e127      	b.n	80028d4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002684:	2201      	movs	r2, #1
 8002686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	69fa      	ldr	r2, [r7, #28]
 8002694:	4013      	ands	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002698:	69ba      	ldr	r2, [r7, #24]
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	429a      	cmp	r2, r3
 800269e:	f040 8116 	bne.w	80028ce <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	2b12      	cmp	r3, #18
 80026a8:	d034      	beq.n	8002714 <HAL_GPIO_Init+0xa4>
 80026aa:	2b12      	cmp	r3, #18
 80026ac:	d80d      	bhi.n	80026ca <HAL_GPIO_Init+0x5a>
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d02b      	beq.n	800270a <HAL_GPIO_Init+0x9a>
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d804      	bhi.n	80026c0 <HAL_GPIO_Init+0x50>
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d031      	beq.n	800271e <HAL_GPIO_Init+0xae>
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d01c      	beq.n	80026f8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026be:	e048      	b.n	8002752 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80026c0:	2b03      	cmp	r3, #3
 80026c2:	d043      	beq.n	800274c <HAL_GPIO_Init+0xdc>
 80026c4:	2b11      	cmp	r3, #17
 80026c6:	d01b      	beq.n	8002700 <HAL_GPIO_Init+0x90>
          break;
 80026c8:	e043      	b.n	8002752 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80026ca:	4a89      	ldr	r2, [pc, #548]	; (80028f0 <HAL_GPIO_Init+0x280>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d026      	beq.n	800271e <HAL_GPIO_Init+0xae>
 80026d0:	4a87      	ldr	r2, [pc, #540]	; (80028f0 <HAL_GPIO_Init+0x280>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d806      	bhi.n	80026e4 <HAL_GPIO_Init+0x74>
 80026d6:	4a87      	ldr	r2, [pc, #540]	; (80028f4 <HAL_GPIO_Init+0x284>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d020      	beq.n	800271e <HAL_GPIO_Init+0xae>
 80026dc:	4a86      	ldr	r2, [pc, #536]	; (80028f8 <HAL_GPIO_Init+0x288>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d01d      	beq.n	800271e <HAL_GPIO_Init+0xae>
          break;
 80026e2:	e036      	b.n	8002752 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80026e4:	4a85      	ldr	r2, [pc, #532]	; (80028fc <HAL_GPIO_Init+0x28c>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d019      	beq.n	800271e <HAL_GPIO_Init+0xae>
 80026ea:	4a85      	ldr	r2, [pc, #532]	; (8002900 <HAL_GPIO_Init+0x290>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d016      	beq.n	800271e <HAL_GPIO_Init+0xae>
 80026f0:	4a84      	ldr	r2, [pc, #528]	; (8002904 <HAL_GPIO_Init+0x294>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d013      	beq.n	800271e <HAL_GPIO_Init+0xae>
          break;
 80026f6:	e02c      	b.n	8002752 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	623b      	str	r3, [r7, #32]
          break;
 80026fe:	e028      	b.n	8002752 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	3304      	adds	r3, #4
 8002706:	623b      	str	r3, [r7, #32]
          break;
 8002708:	e023      	b.n	8002752 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	3308      	adds	r3, #8
 8002710:	623b      	str	r3, [r7, #32]
          break;
 8002712:	e01e      	b.n	8002752 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	330c      	adds	r3, #12
 800271a:	623b      	str	r3, [r7, #32]
          break;
 800271c:	e019      	b.n	8002752 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d102      	bne.n	800272c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002726:	2304      	movs	r3, #4
 8002728:	623b      	str	r3, [r7, #32]
          break;
 800272a:	e012      	b.n	8002752 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d105      	bne.n	8002740 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002734:	2308      	movs	r3, #8
 8002736:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	69fa      	ldr	r2, [r7, #28]
 800273c:	611a      	str	r2, [r3, #16]
          break;
 800273e:	e008      	b.n	8002752 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002740:	2308      	movs	r3, #8
 8002742:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	69fa      	ldr	r2, [r7, #28]
 8002748:	615a      	str	r2, [r3, #20]
          break;
 800274a:	e002      	b.n	8002752 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800274c:	2300      	movs	r3, #0
 800274e:	623b      	str	r3, [r7, #32]
          break;
 8002750:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	2bff      	cmp	r3, #255	; 0xff
 8002756:	d801      	bhi.n	800275c <HAL_GPIO_Init+0xec>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	e001      	b.n	8002760 <HAL_GPIO_Init+0xf0>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	3304      	adds	r3, #4
 8002760:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	2bff      	cmp	r3, #255	; 0xff
 8002766:	d802      	bhi.n	800276e <HAL_GPIO_Init+0xfe>
 8002768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	e002      	b.n	8002774 <HAL_GPIO_Init+0x104>
 800276e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002770:	3b08      	subs	r3, #8
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	210f      	movs	r1, #15
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	fa01 f303 	lsl.w	r3, r1, r3
 8002782:	43db      	mvns	r3, r3
 8002784:	401a      	ands	r2, r3
 8002786:	6a39      	ldr	r1, [r7, #32]
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	fa01 f303 	lsl.w	r3, r1, r3
 800278e:	431a      	orrs	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800279c:	2b00      	cmp	r3, #0
 800279e:	f000 8096 	beq.w	80028ce <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027a2:	4b59      	ldr	r3, [pc, #356]	; (8002908 <HAL_GPIO_Init+0x298>)
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	4a58      	ldr	r2, [pc, #352]	; (8002908 <HAL_GPIO_Init+0x298>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	6193      	str	r3, [r2, #24]
 80027ae:	4b56      	ldr	r3, [pc, #344]	; (8002908 <HAL_GPIO_Init+0x298>)
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	60bb      	str	r3, [r7, #8]
 80027b8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027ba:	4a54      	ldr	r2, [pc, #336]	; (800290c <HAL_GPIO_Init+0x29c>)
 80027bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027be:	089b      	lsrs	r3, r3, #2
 80027c0:	3302      	adds	r3, #2
 80027c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027c6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ca:	f003 0303 	and.w	r3, r3, #3
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	220f      	movs	r2, #15
 80027d2:	fa02 f303 	lsl.w	r3, r2, r3
 80027d6:	43db      	mvns	r3, r3
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	4013      	ands	r3, r2
 80027dc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a4b      	ldr	r2, [pc, #300]	; (8002910 <HAL_GPIO_Init+0x2a0>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d013      	beq.n	800280e <HAL_GPIO_Init+0x19e>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a4a      	ldr	r2, [pc, #296]	; (8002914 <HAL_GPIO_Init+0x2a4>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d00d      	beq.n	800280a <HAL_GPIO_Init+0x19a>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a49      	ldr	r2, [pc, #292]	; (8002918 <HAL_GPIO_Init+0x2a8>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d007      	beq.n	8002806 <HAL_GPIO_Init+0x196>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a48      	ldr	r2, [pc, #288]	; (800291c <HAL_GPIO_Init+0x2ac>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d101      	bne.n	8002802 <HAL_GPIO_Init+0x192>
 80027fe:	2303      	movs	r3, #3
 8002800:	e006      	b.n	8002810 <HAL_GPIO_Init+0x1a0>
 8002802:	2304      	movs	r3, #4
 8002804:	e004      	b.n	8002810 <HAL_GPIO_Init+0x1a0>
 8002806:	2302      	movs	r3, #2
 8002808:	e002      	b.n	8002810 <HAL_GPIO_Init+0x1a0>
 800280a:	2301      	movs	r3, #1
 800280c:	e000      	b.n	8002810 <HAL_GPIO_Init+0x1a0>
 800280e:	2300      	movs	r3, #0
 8002810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002812:	f002 0203 	and.w	r2, r2, #3
 8002816:	0092      	lsls	r2, r2, #2
 8002818:	4093      	lsls	r3, r2
 800281a:	68fa      	ldr	r2, [r7, #12]
 800281c:	4313      	orrs	r3, r2
 800281e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002820:	493a      	ldr	r1, [pc, #232]	; (800290c <HAL_GPIO_Init+0x29c>)
 8002822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002824:	089b      	lsrs	r3, r3, #2
 8002826:	3302      	adds	r3, #2
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d006      	beq.n	8002848 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800283a:	4b39      	ldr	r3, [pc, #228]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	4938      	ldr	r1, [pc, #224]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	4313      	orrs	r3, r2
 8002844:	600b      	str	r3, [r1, #0]
 8002846:	e006      	b.n	8002856 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002848:	4b35      	ldr	r3, [pc, #212]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	43db      	mvns	r3, r3
 8002850:	4933      	ldr	r1, [pc, #204]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 8002852:	4013      	ands	r3, r2
 8002854:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d006      	beq.n	8002870 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002862:	4b2f      	ldr	r3, [pc, #188]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 8002864:	685a      	ldr	r2, [r3, #4]
 8002866:	492e      	ldr	r1, [pc, #184]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	4313      	orrs	r3, r2
 800286c:	604b      	str	r3, [r1, #4]
 800286e:	e006      	b.n	800287e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002870:	4b2b      	ldr	r3, [pc, #172]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	43db      	mvns	r3, r3
 8002878:	4929      	ldr	r1, [pc, #164]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 800287a:	4013      	ands	r3, r2
 800287c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d006      	beq.n	8002898 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800288a:	4b25      	ldr	r3, [pc, #148]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 800288c:	689a      	ldr	r2, [r3, #8]
 800288e:	4924      	ldr	r1, [pc, #144]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	4313      	orrs	r3, r2
 8002894:	608b      	str	r3, [r1, #8]
 8002896:	e006      	b.n	80028a6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002898:	4b21      	ldr	r3, [pc, #132]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	43db      	mvns	r3, r3
 80028a0:	491f      	ldr	r1, [pc, #124]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 80028a2:	4013      	ands	r3, r2
 80028a4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d006      	beq.n	80028c0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80028b2:	4b1b      	ldr	r3, [pc, #108]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 80028b4:	68da      	ldr	r2, [r3, #12]
 80028b6:	491a      	ldr	r1, [pc, #104]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	60cb      	str	r3, [r1, #12]
 80028be:	e006      	b.n	80028ce <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028c0:	4b17      	ldr	r3, [pc, #92]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 80028c2:	68da      	ldr	r2, [r3, #12]
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	43db      	mvns	r3, r3
 80028c8:	4915      	ldr	r1, [pc, #84]	; (8002920 <HAL_GPIO_Init+0x2b0>)
 80028ca:	4013      	ands	r3, r2
 80028cc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80028ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d0:	3301      	adds	r3, #1
 80028d2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028da:	fa22 f303 	lsr.w	r3, r2, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f47f aed0 	bne.w	8002684 <HAL_GPIO_Init+0x14>
  }
}
 80028e4:	bf00      	nop
 80028e6:	372c      	adds	r7, #44	; 0x2c
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	10210000 	.word	0x10210000
 80028f4:	10110000 	.word	0x10110000
 80028f8:	10120000 	.word	0x10120000
 80028fc:	10310000 	.word	0x10310000
 8002900:	10320000 	.word	0x10320000
 8002904:	10220000 	.word	0x10220000
 8002908:	40021000 	.word	0x40021000
 800290c:	40010000 	.word	0x40010000
 8002910:	40010800 	.word	0x40010800
 8002914:	40010c00 	.word	0x40010c00
 8002918:	40011000 	.word	0x40011000
 800291c:	40011400 	.word	0x40011400
 8002920:	40010400 	.word	0x40010400

08002924 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	460b      	mov	r3, r1
 800292e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	887b      	ldrh	r3, [r7, #2]
 8002936:	4013      	ands	r3, r2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d002      	beq.n	8002942 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800293c:	2301      	movs	r3, #1
 800293e:	73fb      	strb	r3, [r7, #15]
 8002940:	e001      	b.n	8002946 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002942:	2300      	movs	r3, #0
 8002944:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002946:	7bfb      	ldrb	r3, [r7, #15]
}
 8002948:	4618      	mov	r0, r3
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	bc80      	pop	{r7}
 8002950:	4770      	bx	lr

08002952 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002952:	b480      	push	{r7}
 8002954:	b083      	sub	sp, #12
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
 800295a:	460b      	mov	r3, r1
 800295c:	807b      	strh	r3, [r7, #2]
 800295e:	4613      	mov	r3, r2
 8002960:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002962:	787b      	ldrb	r3, [r7, #1]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d003      	beq.n	8002970 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002968:	887a      	ldrh	r2, [r7, #2]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800296e:	e003      	b.n	8002978 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002970:	887b      	ldrh	r3, [r7, #2]
 8002972:	041a      	lsls	r2, r3, #16
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	611a      	str	r2, [r3, #16]
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr
	...

08002984 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002988:	4b03      	ldr	r3, [pc, #12]	; (8002998 <HAL_PWR_EnableBkUpAccess+0x14>)
 800298a:	2201      	movs	r2, #1
 800298c:	601a      	str	r2, [r3, #0]
}
 800298e:	bf00      	nop
 8002990:	46bd      	mov	sp, r7
 8002992:	bc80      	pop	{r7}
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	420e0020 	.word	0x420e0020

0800299c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b086      	sub	sp, #24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d101      	bne.n	80029ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e26c      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	f000 8087 	beq.w	8002aca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029bc:	4b92      	ldr	r3, [pc, #584]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f003 030c 	and.w	r3, r3, #12
 80029c4:	2b04      	cmp	r3, #4
 80029c6:	d00c      	beq.n	80029e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029c8:	4b8f      	ldr	r3, [pc, #572]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f003 030c 	and.w	r3, r3, #12
 80029d0:	2b08      	cmp	r3, #8
 80029d2:	d112      	bne.n	80029fa <HAL_RCC_OscConfig+0x5e>
 80029d4:	4b8c      	ldr	r3, [pc, #560]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029e0:	d10b      	bne.n	80029fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029e2:	4b89      	ldr	r3, [pc, #548]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d06c      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x12c>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d168      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e246      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a02:	d106      	bne.n	8002a12 <HAL_RCC_OscConfig+0x76>
 8002a04:	4b80      	ldr	r3, [pc, #512]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a7f      	ldr	r2, [pc, #508]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a0e:	6013      	str	r3, [r2, #0]
 8002a10:	e02e      	b.n	8002a70 <HAL_RCC_OscConfig+0xd4>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d10c      	bne.n	8002a34 <HAL_RCC_OscConfig+0x98>
 8002a1a:	4b7b      	ldr	r3, [pc, #492]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a7a      	ldr	r2, [pc, #488]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a24:	6013      	str	r3, [r2, #0]
 8002a26:	4b78      	ldr	r3, [pc, #480]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a77      	ldr	r2, [pc, #476]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a30:	6013      	str	r3, [r2, #0]
 8002a32:	e01d      	b.n	8002a70 <HAL_RCC_OscConfig+0xd4>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a3c:	d10c      	bne.n	8002a58 <HAL_RCC_OscConfig+0xbc>
 8002a3e:	4b72      	ldr	r3, [pc, #456]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a71      	ldr	r2, [pc, #452]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a48:	6013      	str	r3, [r2, #0]
 8002a4a:	4b6f      	ldr	r3, [pc, #444]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a6e      	ldr	r2, [pc, #440]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a54:	6013      	str	r3, [r2, #0]
 8002a56:	e00b      	b.n	8002a70 <HAL_RCC_OscConfig+0xd4>
 8002a58:	4b6b      	ldr	r3, [pc, #428]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a6a      	ldr	r2, [pc, #424]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a62:	6013      	str	r3, [r2, #0]
 8002a64:	4b68      	ldr	r3, [pc, #416]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a67      	ldr	r2, [pc, #412]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a6e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d013      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a78:	f7ff fcea 	bl	8002450 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a7e:	e008      	b.n	8002a92 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a80:	f7ff fce6 	bl	8002450 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b64      	cmp	r3, #100	; 0x64
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e1fa      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a92:	4b5d      	ldr	r3, [pc, #372]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d0f0      	beq.n	8002a80 <HAL_RCC_OscConfig+0xe4>
 8002a9e:	e014      	b.n	8002aca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa0:	f7ff fcd6 	bl	8002450 <HAL_GetTick>
 8002aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aa6:	e008      	b.n	8002aba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aa8:	f7ff fcd2 	bl	8002450 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b64      	cmp	r3, #100	; 0x64
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e1e6      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aba:	4b53      	ldr	r3, [pc, #332]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1f0      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x10c>
 8002ac6:	e000      	b.n	8002aca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ac8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0302 	and.w	r3, r3, #2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d063      	beq.n	8002b9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ad6:	4b4c      	ldr	r3, [pc, #304]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f003 030c 	and.w	r3, r3, #12
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d00b      	beq.n	8002afa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ae2:	4b49      	ldr	r3, [pc, #292]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	f003 030c 	and.w	r3, r3, #12
 8002aea:	2b08      	cmp	r3, #8
 8002aec:	d11c      	bne.n	8002b28 <HAL_RCC_OscConfig+0x18c>
 8002aee:	4b46      	ldr	r3, [pc, #280]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d116      	bne.n	8002b28 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002afa:	4b43      	ldr	r3, [pc, #268]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d005      	beq.n	8002b12 <HAL_RCC_OscConfig+0x176>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d001      	beq.n	8002b12 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e1ba      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b12:	4b3d      	ldr	r3, [pc, #244]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	00db      	lsls	r3, r3, #3
 8002b20:	4939      	ldr	r1, [pc, #228]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b26:	e03a      	b.n	8002b9e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	691b      	ldr	r3, [r3, #16]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d020      	beq.n	8002b72 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b30:	4b36      	ldr	r3, [pc, #216]	; (8002c0c <HAL_RCC_OscConfig+0x270>)
 8002b32:	2201      	movs	r2, #1
 8002b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b36:	f7ff fc8b 	bl	8002450 <HAL_GetTick>
 8002b3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b3c:	e008      	b.n	8002b50 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b3e:	f7ff fc87 	bl	8002450 <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d901      	bls.n	8002b50 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e19b      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b50:	4b2d      	ldr	r3, [pc, #180]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d0f0      	beq.n	8002b3e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b5c:	4b2a      	ldr	r3, [pc, #168]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	695b      	ldr	r3, [r3, #20]
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	4927      	ldr	r1, [pc, #156]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	600b      	str	r3, [r1, #0]
 8002b70:	e015      	b.n	8002b9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b72:	4b26      	ldr	r3, [pc, #152]	; (8002c0c <HAL_RCC_OscConfig+0x270>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b78:	f7ff fc6a 	bl	8002450 <HAL_GetTick>
 8002b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b80:	f7ff fc66 	bl	8002450 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e17a      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b92:	4b1d      	ldr	r3, [pc, #116]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1f0      	bne.n	8002b80 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0308 	and.w	r3, r3, #8
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d03a      	beq.n	8002c20 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d019      	beq.n	8002be6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bb2:	4b17      	ldr	r3, [pc, #92]	; (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bb8:	f7ff fc4a 	bl	8002450 <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bc0:	f7ff fc46 	bl	8002450 <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e15a      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bd2:	4b0d      	ldr	r3, [pc, #52]	; (8002c08 <HAL_RCC_OscConfig+0x26c>)
 8002bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d0f0      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002bde:	2001      	movs	r0, #1
 8002be0:	f000 fada 	bl	8003198 <RCC_Delay>
 8002be4:	e01c      	b.n	8002c20 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002be6:	4b0a      	ldr	r3, [pc, #40]	; (8002c10 <HAL_RCC_OscConfig+0x274>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bec:	f7ff fc30 	bl	8002450 <HAL_GetTick>
 8002bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bf2:	e00f      	b.n	8002c14 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bf4:	f7ff fc2c 	bl	8002450 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d908      	bls.n	8002c14 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e140      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
 8002c06:	bf00      	nop
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	42420000 	.word	0x42420000
 8002c10:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c14:	4b9e      	ldr	r3, [pc, #632]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c18:	f003 0302 	and.w	r3, r3, #2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d1e9      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0304 	and.w	r3, r3, #4
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	f000 80a6 	beq.w	8002d7a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c32:	4b97      	ldr	r3, [pc, #604]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002c34:	69db      	ldr	r3, [r3, #28]
 8002c36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d10d      	bne.n	8002c5a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c3e:	4b94      	ldr	r3, [pc, #592]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002c40:	69db      	ldr	r3, [r3, #28]
 8002c42:	4a93      	ldr	r2, [pc, #588]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c48:	61d3      	str	r3, [r2, #28]
 8002c4a:	4b91      	ldr	r3, [pc, #580]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002c4c:	69db      	ldr	r3, [r3, #28]
 8002c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c52:	60bb      	str	r3, [r7, #8]
 8002c54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c56:	2301      	movs	r3, #1
 8002c58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c5a:	4b8e      	ldr	r3, [pc, #568]	; (8002e94 <HAL_RCC_OscConfig+0x4f8>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d118      	bne.n	8002c98 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c66:	4b8b      	ldr	r3, [pc, #556]	; (8002e94 <HAL_RCC_OscConfig+0x4f8>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a8a      	ldr	r2, [pc, #552]	; (8002e94 <HAL_RCC_OscConfig+0x4f8>)
 8002c6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c72:	f7ff fbed 	bl	8002450 <HAL_GetTick>
 8002c76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c78:	e008      	b.n	8002c8c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c7a:	f7ff fbe9 	bl	8002450 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	2b64      	cmp	r3, #100	; 0x64
 8002c86:	d901      	bls.n	8002c8c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	e0fd      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c8c:	4b81      	ldr	r3, [pc, #516]	; (8002e94 <HAL_RCC_OscConfig+0x4f8>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d0f0      	beq.n	8002c7a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d106      	bne.n	8002cae <HAL_RCC_OscConfig+0x312>
 8002ca0:	4b7b      	ldr	r3, [pc, #492]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002ca2:	6a1b      	ldr	r3, [r3, #32]
 8002ca4:	4a7a      	ldr	r2, [pc, #488]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002ca6:	f043 0301 	orr.w	r3, r3, #1
 8002caa:	6213      	str	r3, [r2, #32]
 8002cac:	e02d      	b.n	8002d0a <HAL_RCC_OscConfig+0x36e>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d10c      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x334>
 8002cb6:	4b76      	ldr	r3, [pc, #472]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002cb8:	6a1b      	ldr	r3, [r3, #32]
 8002cba:	4a75      	ldr	r2, [pc, #468]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002cbc:	f023 0301 	bic.w	r3, r3, #1
 8002cc0:	6213      	str	r3, [r2, #32]
 8002cc2:	4b73      	ldr	r3, [pc, #460]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	4a72      	ldr	r2, [pc, #456]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002cc8:	f023 0304 	bic.w	r3, r3, #4
 8002ccc:	6213      	str	r3, [r2, #32]
 8002cce:	e01c      	b.n	8002d0a <HAL_RCC_OscConfig+0x36e>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	2b05      	cmp	r3, #5
 8002cd6:	d10c      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x356>
 8002cd8:	4b6d      	ldr	r3, [pc, #436]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002cda:	6a1b      	ldr	r3, [r3, #32]
 8002cdc:	4a6c      	ldr	r2, [pc, #432]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002cde:	f043 0304 	orr.w	r3, r3, #4
 8002ce2:	6213      	str	r3, [r2, #32]
 8002ce4:	4b6a      	ldr	r3, [pc, #424]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002ce6:	6a1b      	ldr	r3, [r3, #32]
 8002ce8:	4a69      	ldr	r2, [pc, #420]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002cea:	f043 0301 	orr.w	r3, r3, #1
 8002cee:	6213      	str	r3, [r2, #32]
 8002cf0:	e00b      	b.n	8002d0a <HAL_RCC_OscConfig+0x36e>
 8002cf2:	4b67      	ldr	r3, [pc, #412]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
 8002cf6:	4a66      	ldr	r2, [pc, #408]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002cf8:	f023 0301 	bic.w	r3, r3, #1
 8002cfc:	6213      	str	r3, [r2, #32]
 8002cfe:	4b64      	ldr	r3, [pc, #400]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002d00:	6a1b      	ldr	r3, [r3, #32]
 8002d02:	4a63      	ldr	r2, [pc, #396]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002d04:	f023 0304 	bic.w	r3, r3, #4
 8002d08:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d015      	beq.n	8002d3e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d12:	f7ff fb9d 	bl	8002450 <HAL_GetTick>
 8002d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d18:	e00a      	b.n	8002d30 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d1a:	f7ff fb99 	bl	8002450 <HAL_GetTick>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d901      	bls.n	8002d30 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e0ab      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d30:	4b57      	ldr	r3, [pc, #348]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002d32:	6a1b      	ldr	r3, [r3, #32]
 8002d34:	f003 0302 	and.w	r3, r3, #2
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d0ee      	beq.n	8002d1a <HAL_RCC_OscConfig+0x37e>
 8002d3c:	e014      	b.n	8002d68 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d3e:	f7ff fb87 	bl	8002450 <HAL_GetTick>
 8002d42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d44:	e00a      	b.n	8002d5c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d46:	f7ff fb83 	bl	8002450 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d901      	bls.n	8002d5c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e095      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d5c:	4b4c      	ldr	r3, [pc, #304]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	f003 0302 	and.w	r3, r3, #2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1ee      	bne.n	8002d46 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d68:	7dfb      	ldrb	r3, [r7, #23]
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d105      	bne.n	8002d7a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d6e:	4b48      	ldr	r3, [pc, #288]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	4a47      	ldr	r2, [pc, #284]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002d74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d78:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	69db      	ldr	r3, [r3, #28]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	f000 8081 	beq.w	8002e86 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d84:	4b42      	ldr	r3, [pc, #264]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f003 030c 	and.w	r3, r3, #12
 8002d8c:	2b08      	cmp	r3, #8
 8002d8e:	d061      	beq.n	8002e54 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	69db      	ldr	r3, [r3, #28]
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d146      	bne.n	8002e26 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d98:	4b3f      	ldr	r3, [pc, #252]	; (8002e98 <HAL_RCC_OscConfig+0x4fc>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d9e:	f7ff fb57 	bl	8002450 <HAL_GetTick>
 8002da2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002da4:	e008      	b.n	8002db8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da6:	f7ff fb53 	bl	8002450 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d901      	bls.n	8002db8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e067      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002db8:	4b35      	ldr	r3, [pc, #212]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d1f0      	bne.n	8002da6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dcc:	d108      	bne.n	8002de0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002dce:	4b30      	ldr	r3, [pc, #192]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	492d      	ldr	r1, [pc, #180]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002de0:	4b2b      	ldr	r3, [pc, #172]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a19      	ldr	r1, [r3, #32]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df0:	430b      	orrs	r3, r1
 8002df2:	4927      	ldr	r1, [pc, #156]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002df8:	4b27      	ldr	r3, [pc, #156]	; (8002e98 <HAL_RCC_OscConfig+0x4fc>)
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dfe:	f7ff fb27 	bl	8002450 <HAL_GetTick>
 8002e02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e04:	e008      	b.n	8002e18 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e06:	f7ff fb23 	bl	8002450 <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d901      	bls.n	8002e18 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e037      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e18:	4b1d      	ldr	r3, [pc, #116]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d0f0      	beq.n	8002e06 <HAL_RCC_OscConfig+0x46a>
 8002e24:	e02f      	b.n	8002e86 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e26:	4b1c      	ldr	r3, [pc, #112]	; (8002e98 <HAL_RCC_OscConfig+0x4fc>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e2c:	f7ff fb10 	bl	8002450 <HAL_GetTick>
 8002e30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e32:	e008      	b.n	8002e46 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e34:	f7ff fb0c 	bl	8002450 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e020      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e46:	4b12      	ldr	r3, [pc, #72]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d1f0      	bne.n	8002e34 <HAL_RCC_OscConfig+0x498>
 8002e52:	e018      	b.n	8002e86 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	69db      	ldr	r3, [r3, #28]
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d101      	bne.n	8002e60 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e013      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e60:	4b0b      	ldr	r3, [pc, #44]	; (8002e90 <HAL_RCC_OscConfig+0x4f4>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a1b      	ldr	r3, [r3, #32]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d106      	bne.n	8002e82 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d001      	beq.n	8002e86 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e000      	b.n	8002e88 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3718      	adds	r7, #24
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40021000 	.word	0x40021000
 8002e94:	40007000 	.word	0x40007000
 8002e98:	42420060 	.word	0x42420060

08002e9c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d101      	bne.n	8002eb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e0d0      	b.n	8003052 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002eb0:	4b6a      	ldr	r3, [pc, #424]	; (800305c <HAL_RCC_ClockConfig+0x1c0>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0307 	and.w	r3, r3, #7
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d910      	bls.n	8002ee0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ebe:	4b67      	ldr	r3, [pc, #412]	; (800305c <HAL_RCC_ClockConfig+0x1c0>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f023 0207 	bic.w	r2, r3, #7
 8002ec6:	4965      	ldr	r1, [pc, #404]	; (800305c <HAL_RCC_ClockConfig+0x1c0>)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ece:	4b63      	ldr	r3, [pc, #396]	; (800305c <HAL_RCC_ClockConfig+0x1c0>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	683a      	ldr	r2, [r7, #0]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d001      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e0b8      	b.n	8003052 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d020      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0304 	and.w	r3, r3, #4
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d005      	beq.n	8002f04 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ef8:	4b59      	ldr	r3, [pc, #356]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	4a58      	ldr	r2, [pc, #352]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8002efe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f02:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0308 	and.w	r3, r3, #8
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f10:	4b53      	ldr	r3, [pc, #332]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	4a52      	ldr	r2, [pc, #328]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8002f16:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f1a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f1c:	4b50      	ldr	r3, [pc, #320]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	494d      	ldr	r1, [pc, #308]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d040      	beq.n	8002fbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d107      	bne.n	8002f52 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f42:	4b47      	ldr	r3, [pc, #284]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d115      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e07f      	b.n	8003052 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d107      	bne.n	8002f6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f5a:	4b41      	ldr	r3, [pc, #260]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d109      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e073      	b.n	8003052 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f6a:	4b3d      	ldr	r3, [pc, #244]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e06b      	b.n	8003052 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f7a:	4b39      	ldr	r3, [pc, #228]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f023 0203 	bic.w	r2, r3, #3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	4936      	ldr	r1, [pc, #216]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f8c:	f7ff fa60 	bl	8002450 <HAL_GetTick>
 8002f90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f92:	e00a      	b.n	8002faa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f94:	f7ff fa5c 	bl	8002450 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d901      	bls.n	8002faa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e053      	b.n	8003052 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002faa:	4b2d      	ldr	r3, [pc, #180]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f003 020c 	and.w	r2, r3, #12
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d1eb      	bne.n	8002f94 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fbc:	4b27      	ldr	r3, [pc, #156]	; (800305c <HAL_RCC_ClockConfig+0x1c0>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0307 	and.w	r3, r3, #7
 8002fc4:	683a      	ldr	r2, [r7, #0]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d210      	bcs.n	8002fec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fca:	4b24      	ldr	r3, [pc, #144]	; (800305c <HAL_RCC_ClockConfig+0x1c0>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f023 0207 	bic.w	r2, r3, #7
 8002fd2:	4922      	ldr	r1, [pc, #136]	; (800305c <HAL_RCC_ClockConfig+0x1c0>)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fda:	4b20      	ldr	r3, [pc, #128]	; (800305c <HAL_RCC_ClockConfig+0x1c0>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0307 	and.w	r3, r3, #7
 8002fe2:	683a      	ldr	r2, [r7, #0]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d001      	beq.n	8002fec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e032      	b.n	8003052 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0304 	and.w	r3, r3, #4
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d008      	beq.n	800300a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ff8:	4b19      	ldr	r3, [pc, #100]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	4916      	ldr	r1, [pc, #88]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8003006:	4313      	orrs	r3, r2
 8003008:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0308 	and.w	r3, r3, #8
 8003012:	2b00      	cmp	r3, #0
 8003014:	d009      	beq.n	800302a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003016:	4b12      	ldr	r3, [pc, #72]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	691b      	ldr	r3, [r3, #16]
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	490e      	ldr	r1, [pc, #56]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8003026:	4313      	orrs	r3, r2
 8003028:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800302a:	f000 f821 	bl	8003070 <HAL_RCC_GetSysClockFreq>
 800302e:	4601      	mov	r1, r0
 8003030:	4b0b      	ldr	r3, [pc, #44]	; (8003060 <HAL_RCC_ClockConfig+0x1c4>)
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	091b      	lsrs	r3, r3, #4
 8003036:	f003 030f 	and.w	r3, r3, #15
 800303a:	4a0a      	ldr	r2, [pc, #40]	; (8003064 <HAL_RCC_ClockConfig+0x1c8>)
 800303c:	5cd3      	ldrb	r3, [r2, r3]
 800303e:	fa21 f303 	lsr.w	r3, r1, r3
 8003042:	4a09      	ldr	r2, [pc, #36]	; (8003068 <HAL_RCC_ClockConfig+0x1cc>)
 8003044:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003046:	4b09      	ldr	r3, [pc, #36]	; (800306c <HAL_RCC_ClockConfig+0x1d0>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f7ff f9be 	bl	80023cc <HAL_InitTick>

  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3710      	adds	r7, #16
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	40022000 	.word	0x40022000
 8003060:	40021000 	.word	0x40021000
 8003064:	0800720c 	.word	0x0800720c
 8003068:	20000000 	.word	0x20000000
 800306c:	20000004 	.word	0x20000004

08003070 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003070:	b490      	push	{r4, r7}
 8003072:	b08a      	sub	sp, #40	; 0x28
 8003074:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003076:	4b2a      	ldr	r3, [pc, #168]	; (8003120 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003078:	1d3c      	adds	r4, r7, #4
 800307a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800307c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003080:	4b28      	ldr	r3, [pc, #160]	; (8003124 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003082:	881b      	ldrh	r3, [r3, #0]
 8003084:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003086:	2300      	movs	r3, #0
 8003088:	61fb      	str	r3, [r7, #28]
 800308a:	2300      	movs	r3, #0
 800308c:	61bb      	str	r3, [r7, #24]
 800308e:	2300      	movs	r3, #0
 8003090:	627b      	str	r3, [r7, #36]	; 0x24
 8003092:	2300      	movs	r3, #0
 8003094:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003096:	2300      	movs	r3, #0
 8003098:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800309a:	4b23      	ldr	r3, [pc, #140]	; (8003128 <HAL_RCC_GetSysClockFreq+0xb8>)
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	f003 030c 	and.w	r3, r3, #12
 80030a6:	2b04      	cmp	r3, #4
 80030a8:	d002      	beq.n	80030b0 <HAL_RCC_GetSysClockFreq+0x40>
 80030aa:	2b08      	cmp	r3, #8
 80030ac:	d003      	beq.n	80030b6 <HAL_RCC_GetSysClockFreq+0x46>
 80030ae:	e02d      	b.n	800310c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030b0:	4b1e      	ldr	r3, [pc, #120]	; (800312c <HAL_RCC_GetSysClockFreq+0xbc>)
 80030b2:	623b      	str	r3, [r7, #32]
      break;
 80030b4:	e02d      	b.n	8003112 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	0c9b      	lsrs	r3, r3, #18
 80030ba:	f003 030f 	and.w	r3, r3, #15
 80030be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80030c2:	4413      	add	r3, r2
 80030c4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80030c8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d013      	beq.n	80030fc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030d4:	4b14      	ldr	r3, [pc, #80]	; (8003128 <HAL_RCC_GetSysClockFreq+0xb8>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	0c5b      	lsrs	r3, r3, #17
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80030e2:	4413      	add	r3, r2
 80030e4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80030e8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	4a0f      	ldr	r2, [pc, #60]	; (800312c <HAL_RCC_GetSysClockFreq+0xbc>)
 80030ee:	fb02 f203 	mul.w	r2, r2, r3
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f8:	627b      	str	r3, [r7, #36]	; 0x24
 80030fa:	e004      	b.n	8003106 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	4a0c      	ldr	r2, [pc, #48]	; (8003130 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003100:	fb02 f303 	mul.w	r3, r2, r3
 8003104:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003108:	623b      	str	r3, [r7, #32]
      break;
 800310a:	e002      	b.n	8003112 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800310c:	4b07      	ldr	r3, [pc, #28]	; (800312c <HAL_RCC_GetSysClockFreq+0xbc>)
 800310e:	623b      	str	r3, [r7, #32]
      break;
 8003110:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003112:	6a3b      	ldr	r3, [r7, #32]
}
 8003114:	4618      	mov	r0, r3
 8003116:	3728      	adds	r7, #40	; 0x28
 8003118:	46bd      	mov	sp, r7
 800311a:	bc90      	pop	{r4, r7}
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	08007004 	.word	0x08007004
 8003124:	08007014 	.word	0x08007014
 8003128:	40021000 	.word	0x40021000
 800312c:	007a1200 	.word	0x007a1200
 8003130:	003d0900 	.word	0x003d0900

08003134 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003138:	4b02      	ldr	r3, [pc, #8]	; (8003144 <HAL_RCC_GetHCLKFreq+0x10>)
 800313a:	681b      	ldr	r3, [r3, #0]
}
 800313c:	4618      	mov	r0, r3
 800313e:	46bd      	mov	sp, r7
 8003140:	bc80      	pop	{r7}
 8003142:	4770      	bx	lr
 8003144:	20000000 	.word	0x20000000

08003148 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800314c:	f7ff fff2 	bl	8003134 <HAL_RCC_GetHCLKFreq>
 8003150:	4601      	mov	r1, r0
 8003152:	4b05      	ldr	r3, [pc, #20]	; (8003168 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	0a1b      	lsrs	r3, r3, #8
 8003158:	f003 0307 	and.w	r3, r3, #7
 800315c:	4a03      	ldr	r2, [pc, #12]	; (800316c <HAL_RCC_GetPCLK1Freq+0x24>)
 800315e:	5cd3      	ldrb	r3, [r2, r3]
 8003160:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003164:	4618      	mov	r0, r3
 8003166:	bd80      	pop	{r7, pc}
 8003168:	40021000 	.word	0x40021000
 800316c:	0800721c 	.word	0x0800721c

08003170 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003174:	f7ff ffde 	bl	8003134 <HAL_RCC_GetHCLKFreq>
 8003178:	4601      	mov	r1, r0
 800317a:	4b05      	ldr	r3, [pc, #20]	; (8003190 <HAL_RCC_GetPCLK2Freq+0x20>)
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	0adb      	lsrs	r3, r3, #11
 8003180:	f003 0307 	and.w	r3, r3, #7
 8003184:	4a03      	ldr	r2, [pc, #12]	; (8003194 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003186:	5cd3      	ldrb	r3, [r2, r3]
 8003188:	fa21 f303 	lsr.w	r3, r1, r3
}
 800318c:	4618      	mov	r0, r3
 800318e:	bd80      	pop	{r7, pc}
 8003190:	40021000 	.word	0x40021000
 8003194:	0800721c 	.word	0x0800721c

08003198 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031a0:	4b0a      	ldr	r3, [pc, #40]	; (80031cc <RCC_Delay+0x34>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a0a      	ldr	r2, [pc, #40]	; (80031d0 <RCC_Delay+0x38>)
 80031a6:	fba2 2303 	umull	r2, r3, r2, r3
 80031aa:	0a5b      	lsrs	r3, r3, #9
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	fb02 f303 	mul.w	r3, r2, r3
 80031b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80031b4:	bf00      	nop
  }
  while (Delay --);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	1e5a      	subs	r2, r3, #1
 80031ba:	60fa      	str	r2, [r7, #12]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1f9      	bne.n	80031b4 <RCC_Delay+0x1c>
}
 80031c0:	bf00      	nop
 80031c2:	3714      	adds	r7, #20
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bc80      	pop	{r7}
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	20000000 	.word	0x20000000
 80031d0:	10624dd3 	.word	0x10624dd3

080031d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b086      	sub	sp, #24
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80031dc:	2300      	movs	r3, #0
 80031de:	613b      	str	r3, [r7, #16]
 80031e0:	2300      	movs	r3, #0
 80031e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0301 	and.w	r3, r3, #1
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d07d      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80031f0:	2300      	movs	r3, #0
 80031f2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031f4:	4b4f      	ldr	r3, [pc, #316]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031f6:	69db      	ldr	r3, [r3, #28]
 80031f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d10d      	bne.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003200:	4b4c      	ldr	r3, [pc, #304]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003202:	69db      	ldr	r3, [r3, #28]
 8003204:	4a4b      	ldr	r2, [pc, #300]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003206:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800320a:	61d3      	str	r3, [r2, #28]
 800320c:	4b49      	ldr	r3, [pc, #292]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800320e:	69db      	ldr	r3, [r3, #28]
 8003210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003214:	60bb      	str	r3, [r7, #8]
 8003216:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003218:	2301      	movs	r3, #1
 800321a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800321c:	4b46      	ldr	r3, [pc, #280]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003224:	2b00      	cmp	r3, #0
 8003226:	d118      	bne.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003228:	4b43      	ldr	r3, [pc, #268]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a42      	ldr	r2, [pc, #264]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800322e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003232:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003234:	f7ff f90c 	bl	8002450 <HAL_GetTick>
 8003238:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800323a:	e008      	b.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800323c:	f7ff f908 	bl	8002450 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	2b64      	cmp	r3, #100	; 0x64
 8003248:	d901      	bls.n	800324e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e06d      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800324e:	4b3a      	ldr	r3, [pc, #232]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003256:	2b00      	cmp	r3, #0
 8003258:	d0f0      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800325a:	4b36      	ldr	r3, [pc, #216]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003262:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d02e      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	429a      	cmp	r2, r3
 8003276:	d027      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003278:	4b2e      	ldr	r3, [pc, #184]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800327a:	6a1b      	ldr	r3, [r3, #32]
 800327c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003280:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003282:	4b2e      	ldr	r3, [pc, #184]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003284:	2201      	movs	r2, #1
 8003286:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003288:	4b2c      	ldr	r3, [pc, #176]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800328a:	2200      	movs	r2, #0
 800328c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800328e:	4a29      	ldr	r2, [pc, #164]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b00      	cmp	r3, #0
 800329c:	d014      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800329e:	f7ff f8d7 	bl	8002450 <HAL_GetTick>
 80032a2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032a4:	e00a      	b.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032a6:	f7ff f8d3 	bl	8002450 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d901      	bls.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e036      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032bc:	4b1d      	ldr	r3, [pc, #116]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032be:	6a1b      	ldr	r3, [r3, #32]
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0ee      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032c8:	4b1a      	ldr	r3, [pc, #104]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ca:	6a1b      	ldr	r3, [r3, #32]
 80032cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	4917      	ldr	r1, [pc, #92]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032d6:	4313      	orrs	r3, r2
 80032d8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032da:	7dfb      	ldrb	r3, [r7, #23]
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d105      	bne.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032e0:	4b14      	ldr	r3, [pc, #80]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032e2:	69db      	ldr	r3, [r3, #28]
 80032e4:	4a13      	ldr	r2, [pc, #76]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d008      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032f8:	4b0e      	ldr	r3, [pc, #56]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	490b      	ldr	r1, [pc, #44]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003306:	4313      	orrs	r3, r2
 8003308:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0310 	and.w	r3, r3, #16
 8003312:	2b00      	cmp	r3, #0
 8003314:	d008      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003316:	4b07      	ldr	r3, [pc, #28]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	4904      	ldr	r1, [pc, #16]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003324:	4313      	orrs	r3, r2
 8003326:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3718      	adds	r7, #24
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	40021000 	.word	0x40021000
 8003338:	40007000 	.word	0x40007000
 800333c:	42420440 	.word	0x42420440

08003340 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003340:	b590      	push	{r4, r7, lr}
 8003342:	b08d      	sub	sp, #52	; 0x34
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003348:	4b55      	ldr	r3, [pc, #340]	; (80034a0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800334a:	f107 040c 	add.w	r4, r7, #12
 800334e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003350:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003354:	4b53      	ldr	r3, [pc, #332]	; (80034a4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003356:	881b      	ldrh	r3, [r3, #0]
 8003358:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800335a:	2300      	movs	r3, #0
 800335c:	627b      	str	r3, [r7, #36]	; 0x24
 800335e:	2300      	movs	r3, #0
 8003360:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003362:	2300      	movs	r3, #0
 8003364:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	61fb      	str	r3, [r7, #28]
 800336a:	2300      	movs	r3, #0
 800336c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b02      	cmp	r3, #2
 8003372:	d07f      	beq.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8003374:	2b10      	cmp	r3, #16
 8003376:	d002      	beq.n	800337e <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8003378:	2b01      	cmp	r3, #1
 800337a:	d048      	beq.n	800340e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800337c:	e08b      	b.n	8003496 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 800337e:	4b4a      	ldr	r3, [pc, #296]	; (80034a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003384:	4b48      	ldr	r3, [pc, #288]	; (80034a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d07f      	beq.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	0c9b      	lsrs	r3, r3, #18
 8003394:	f003 030f 	and.w	r3, r3, #15
 8003398:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800339c:	4413      	add	r3, r2
 800339e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80033a2:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d018      	beq.n	80033e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033ae:	4b3e      	ldr	r3, [pc, #248]	; (80034a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	0c5b      	lsrs	r3, r3, #17
 80033b4:	f003 0301 	and.w	r3, r3, #1
 80033b8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80033bc:	4413      	add	r3, r2
 80033be:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80033c2:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00d      	beq.n	80033ea <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80033ce:	4a37      	ldr	r2, [pc, #220]	; (80034ac <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80033d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80033d6:	6a3b      	ldr	r3, [r7, #32]
 80033d8:	fb02 f303 	mul.w	r3, r2, r3
 80033dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033de:	e004      	b.n	80033ea <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80033e0:	6a3b      	ldr	r3, [r7, #32]
 80033e2:	4a33      	ldr	r2, [pc, #204]	; (80034b0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80033e4:	fb02 f303 	mul.w	r3, r2, r3
 80033e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80033ea:	4b2f      	ldr	r3, [pc, #188]	; (80034a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033f6:	d102      	bne.n	80033fe <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 80033f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033fa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80033fc:	e048      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 80033fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	4a2c      	ldr	r2, [pc, #176]	; (80034b4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003404:	fba2 2303 	umull	r2, r3, r2, r3
 8003408:	085b      	lsrs	r3, r3, #1
 800340a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800340c:	e040      	b.n	8003490 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 800340e:	4b26      	ldr	r3, [pc, #152]	; (80034a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003410:	6a1b      	ldr	r3, [r3, #32]
 8003412:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800341a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800341e:	d108      	bne.n	8003432 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	2b00      	cmp	r3, #0
 8003428:	d003      	beq.n	8003432 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 800342a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800342e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003430:	e01f      	b.n	8003472 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003438:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800343c:	d109      	bne.n	8003452 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800343e:	4b1a      	ldr	r3, [pc, #104]	; (80034a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d003      	beq.n	8003452 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 800344a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800344e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003450:	e00f      	b.n	8003472 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003458:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800345c:	d11a      	bne.n	8003494 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800345e:	4b12      	ldr	r3, [pc, #72]	; (80034a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d014      	beq.n	8003494 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 800346a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800346e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003470:	e010      	b.n	8003494 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003472:	e00f      	b.n	8003494 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003474:	f7ff fe7c 	bl	8003170 <HAL_RCC_GetPCLK2Freq>
 8003478:	4602      	mov	r2, r0
 800347a:	4b0b      	ldr	r3, [pc, #44]	; (80034a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	0b9b      	lsrs	r3, r3, #14
 8003480:	f003 0303 	and.w	r3, r3, #3
 8003484:	3301      	adds	r3, #1
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	fbb2 f3f3 	udiv	r3, r2, r3
 800348c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800348e:	e002      	b.n	8003496 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003490:	bf00      	nop
 8003492:	e000      	b.n	8003496 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003494:	bf00      	nop
    }
  }
  return (frequency);
 8003496:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003498:	4618      	mov	r0, r3
 800349a:	3734      	adds	r7, #52	; 0x34
 800349c:	46bd      	mov	sp, r7
 800349e:	bd90      	pop	{r4, r7, pc}
 80034a0:	08007018 	.word	0x08007018
 80034a4:	08007028 	.word	0x08007028
 80034a8:	40021000 	.word	0x40021000
 80034ac:	007a1200 	.word	0x007a1200
 80034b0:	003d0900 	.word	0x003d0900
 80034b4:	aaaaaaab 	.word	0xaaaaaaab

080034b8 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80034c0:	2300      	movs	r3, #0
 80034c2:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e084      	b.n	80035d8 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	7c5b      	ldrb	r3, [r3, #17]
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d105      	bne.n	80034e4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f7fe fcea 	bl	8001eb8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2202      	movs	r2, #2
 80034e8:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 faf4 	bl	8003ad8 <HAL_RTC_WaitForSynchro>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d004      	beq.n	8003500 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2204      	movs	r2, #4
 80034fa:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e06b      	b.n	80035d8 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 fbad 	bl	8003c60 <RTC_EnterInitMode>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d004      	beq.n	8003516 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2204      	movs	r2, #4
 8003510:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e060      	b.n	80035d8 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	685a      	ldr	r2, [r3, #4]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f022 0207 	bic.w	r2, r2, #7
 8003524:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d005      	beq.n	800353a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800352e:	4b2c      	ldr	r3, [pc, #176]	; (80035e0 <HAL_RTC_Init+0x128>)
 8003530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003532:	4a2b      	ldr	r2, [pc, #172]	; (80035e0 <HAL_RTC_Init+0x128>)
 8003534:	f023 0301 	bic.w	r3, r3, #1
 8003538:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800353a:	4b29      	ldr	r3, [pc, #164]	; (80035e0 <HAL_RTC_Init+0x128>)
 800353c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	4926      	ldr	r1, [pc, #152]	; (80035e0 <HAL_RTC_Init+0x128>)
 8003548:	4313      	orrs	r3, r2
 800354a:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003554:	d003      	beq.n	800355e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	60fb      	str	r3, [r7, #12]
 800355c:	e00e      	b.n	800357c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800355e:	2001      	movs	r0, #1
 8003560:	f7ff feee 	bl	8003340 <HAL_RCCEx_GetPeriphCLKFreq>
 8003564:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d104      	bne.n	8003576 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2204      	movs	r2, #4
 8003570:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e030      	b.n	80035d8 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	3b01      	subs	r3, #1
 800357a:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f023 010f 	bic.w	r1, r3, #15
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	0c1a      	lsrs	r2, r3, #16
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	0c1b      	lsrs	r3, r3, #16
 800359a:	041b      	lsls	r3, r3, #16
 800359c:	68fa      	ldr	r2, [r7, #12]
 800359e:	b291      	uxth	r1, r2
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	6812      	ldr	r2, [r2, #0]
 80035a4:	430b      	orrs	r3, r1
 80035a6:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f000 fb81 	bl	8003cb0 <RTC_ExitInitMode>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d004      	beq.n	80035be <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2204      	movs	r2, #4
 80035b8:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e00c      	b.n	80035d8 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80035d6:	2300      	movs	r3, #0
  }
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40006c00 	.word	0x40006c00

080035e4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80035e4:	b590      	push	{r4, r7, lr}
 80035e6:	b087      	sub	sp, #28
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	60f8      	str	r0, [r7, #12]
 80035ec:	60b9      	str	r1, [r7, #8]
 80035ee:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	617b      	str	r3, [r7, #20]
 80035f4:	2300      	movs	r3, #0
 80035f6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d002      	beq.n	8003604 <HAL_RTC_SetTime+0x20>
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d101      	bne.n	8003608 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e080      	b.n	800370a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	7c1b      	ldrb	r3, [r3, #16]
 800360c:	2b01      	cmp	r3, #1
 800360e:	d101      	bne.n	8003614 <HAL_RTC_SetTime+0x30>
 8003610:	2302      	movs	r3, #2
 8003612:	e07a      	b.n	800370a <HAL_RTC_SetTime+0x126>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2201      	movs	r2, #1
 8003618:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2202      	movs	r2, #2
 800361e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d113      	bne.n	800364e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	461a      	mov	r2, r3
 800362c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003630:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	785b      	ldrb	r3, [r3, #1]
 8003638:	4619      	mov	r1, r3
 800363a:	460b      	mov	r3, r1
 800363c:	011b      	lsls	r3, r3, #4
 800363e:	1a5b      	subs	r3, r3, r1
 8003640:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003642:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003644:	68ba      	ldr	r2, [r7, #8]
 8003646:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003648:	4413      	add	r3, r2
 800364a:	617b      	str	r3, [r7, #20]
 800364c:	e01e      	b.n	800368c <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	4618      	mov	r0, r3
 8003654:	f000 fb71 	bl	8003d3a <RTC_Bcd2ToByte>
 8003658:	4603      	mov	r3, r0
 800365a:	461a      	mov	r2, r3
 800365c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003660:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	785b      	ldrb	r3, [r3, #1]
 8003668:	4618      	mov	r0, r3
 800366a:	f000 fb66 	bl	8003d3a <RTC_Bcd2ToByte>
 800366e:	4603      	mov	r3, r0
 8003670:	461a      	mov	r2, r3
 8003672:	4613      	mov	r3, r2
 8003674:	011b      	lsls	r3, r3, #4
 8003676:	1a9b      	subs	r3, r3, r2
 8003678:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800367a:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	789b      	ldrb	r3, [r3, #2]
 8003680:	4618      	mov	r0, r3
 8003682:	f000 fb5a 	bl	8003d3a <RTC_Bcd2ToByte>
 8003686:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003688:	4423      	add	r3, r4
 800368a:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800368c:	6979      	ldr	r1, [r7, #20]
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f000 fa7f 	bl	8003b92 <RTC_WriteTimeCounter>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d007      	beq.n	80036aa <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2204      	movs	r2, #4
 800369e:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2200      	movs	r2, #0
 80036a4:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e02f      	b.n	800370a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f022 0205 	bic.w	r2, r2, #5
 80036b8:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f000 fa90 	bl	8003be0 <RTC_ReadAlarmCounter>
 80036c0:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c8:	d018      	beq.n	80036fc <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d214      	bcs.n	80036fc <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80036d8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80036dc:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80036de:	6939      	ldr	r1, [r7, #16]
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f000 fa96 	bl	8003c12 <RTC_WriteAlarmCounter>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d007      	beq.n	80036fc <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2204      	movs	r2, #4
 80036f0:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e006      	b.n	800370a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2201      	movs	r2, #1
 8003700:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2200      	movs	r2, #0
 8003706:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003708:	2300      	movs	r3, #0
  }
}
 800370a:	4618      	mov	r0, r3
 800370c:	371c      	adds	r7, #28
 800370e:	46bd      	mov	sp, r7
 8003710:	bd90      	pop	{r4, r7, pc}
	...

08003714 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b088      	sub	sp, #32
 8003718:	af00      	add	r7, sp, #0
 800371a:	60f8      	str	r0, [r7, #12]
 800371c:	60b9      	str	r1, [r7, #8]
 800371e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	61bb      	str	r3, [r7, #24]
 8003724:	2300      	movs	r3, #0
 8003726:	61fb      	str	r3, [r7, #28]
 8003728:	2300      	movs	r3, #0
 800372a:	617b      	str	r3, [r7, #20]
 800372c:	2300      	movs	r3, #0
 800372e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d002      	beq.n	800373c <HAL_RTC_GetTime+0x28>
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d101      	bne.n	8003740 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e0b5      	b.n	80038ac <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f003 0304 	and.w	r3, r3, #4
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e0ac      	b.n	80038ac <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003752:	68f8      	ldr	r0, [r7, #12]
 8003754:	f000 f9ed 	bl	8003b32 <RTC_ReadTimeCounter>
 8003758:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	4a55      	ldr	r2, [pc, #340]	; (80038b4 <HAL_RTC_GetTime+0x1a0>)
 800375e:	fba2 2303 	umull	r2, r3, r2, r3
 8003762:	0adb      	lsrs	r3, r3, #11
 8003764:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	4b52      	ldr	r3, [pc, #328]	; (80038b4 <HAL_RTC_GetTime+0x1a0>)
 800376a:	fba3 1302 	umull	r1, r3, r3, r2
 800376e:	0adb      	lsrs	r3, r3, #11
 8003770:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003774:	fb01 f303 	mul.w	r3, r1, r3
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	4a4f      	ldr	r2, [pc, #316]	; (80038b8 <HAL_RTC_GetTime+0x1a4>)
 800377c:	fba2 2303 	umull	r2, r3, r2, r3
 8003780:	095b      	lsrs	r3, r3, #5
 8003782:	b2da      	uxtb	r2, r3
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	4a4a      	ldr	r2, [pc, #296]	; (80038b4 <HAL_RTC_GetTime+0x1a0>)
 800378c:	fba2 1203 	umull	r1, r2, r2, r3
 8003790:	0ad2      	lsrs	r2, r2, #11
 8003792:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003796:	fb01 f202 	mul.w	r2, r1, r2
 800379a:	1a9a      	subs	r2, r3, r2
 800379c:	4b46      	ldr	r3, [pc, #280]	; (80038b8 <HAL_RTC_GetTime+0x1a4>)
 800379e:	fba3 1302 	umull	r1, r3, r3, r2
 80037a2:	0959      	lsrs	r1, r3, #5
 80037a4:	460b      	mov	r3, r1
 80037a6:	011b      	lsls	r3, r3, #4
 80037a8:	1a5b      	subs	r3, r3, r1
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	1ad1      	subs	r1, r2, r3
 80037ae:	b2ca      	uxtb	r2, r1
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	2b17      	cmp	r3, #23
 80037b8:	d955      	bls.n	8003866 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	4a3f      	ldr	r2, [pc, #252]	; (80038bc <HAL_RTC_GetTime+0x1a8>)
 80037be:	fba2 2303 	umull	r2, r3, r2, r3
 80037c2:	091b      	lsrs	r3, r3, #4
 80037c4:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80037c6:	6939      	ldr	r1, [r7, #16]
 80037c8:	4b3c      	ldr	r3, [pc, #240]	; (80038bc <HAL_RTC_GetTime+0x1a8>)
 80037ca:	fba3 2301 	umull	r2, r3, r3, r1
 80037ce:	091a      	lsrs	r2, r3, #4
 80037d0:	4613      	mov	r3, r2
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	4413      	add	r3, r2
 80037d6:	00db      	lsls	r3, r3, #3
 80037d8:	1aca      	subs	r2, r1, r3
 80037da:	b2d2      	uxtb	r2, r2
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80037e0:	68f8      	ldr	r0, [r7, #12]
 80037e2:	f000 f9fd 	bl	8003be0 <RTC_ReadAlarmCounter>
 80037e6:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ee:	d008      	beq.n	8003802 <HAL_RTC_GetTime+0xee>
 80037f0:	69fa      	ldr	r2, [r7, #28]
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d904      	bls.n	8003802 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80037f8:	69fa      	ldr	r2, [r7, #28]
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	61fb      	str	r3, [r7, #28]
 8003800:	e002      	b.n	8003808 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8003802:	f04f 33ff 	mov.w	r3, #4294967295
 8003806:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	4a2d      	ldr	r2, [pc, #180]	; (80038c0 <HAL_RTC_GetTime+0x1ac>)
 800380c:	fb02 f303 	mul.w	r3, r2, r3
 8003810:	69ba      	ldr	r2, [r7, #24]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003816:	69b9      	ldr	r1, [r7, #24]
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f000 f9ba 	bl	8003b92 <RTC_WriteTimeCounter>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e041      	b.n	80038ac <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800382e:	d00c      	beq.n	800384a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003830:	69fa      	ldr	r2, [r7, #28]
 8003832:	69bb      	ldr	r3, [r7, #24]
 8003834:	4413      	add	r3, r2
 8003836:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003838:	69f9      	ldr	r1, [r7, #28]
 800383a:	68f8      	ldr	r0, [r7, #12]
 800383c:	f000 f9e9 	bl	8003c12 <RTC_WriteAlarmCounter>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00a      	beq.n	800385c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e030      	b.n	80038ac <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800384a:	69f9      	ldr	r1, [r7, #28]
 800384c:	68f8      	ldr	r0, [r7, #12]
 800384e:	f000 f9e0 	bl	8003c12 <RTC_WriteAlarmCounter>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e027      	b.n	80038ac <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 800385c:	6979      	ldr	r1, [r7, #20]
 800385e:	68f8      	ldr	r0, [r7, #12]
 8003860:	f000 fa88 	bl	8003d74 <RTC_DateUpdate>
 8003864:	e003      	b.n	800386e <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	b2da      	uxtb	r2, r3
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d01a      	beq.n	80038aa <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	4618      	mov	r0, r3
 800387a:	f000 fa41 	bl	8003d00 <RTC_ByteToBcd2>
 800387e:	4603      	mov	r3, r0
 8003880:	461a      	mov	r2, r3
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	785b      	ldrb	r3, [r3, #1]
 800388a:	4618      	mov	r0, r3
 800388c:	f000 fa38 	bl	8003d00 <RTC_ByteToBcd2>
 8003890:	4603      	mov	r3, r0
 8003892:	461a      	mov	r2, r3
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	789b      	ldrb	r3, [r3, #2]
 800389c:	4618      	mov	r0, r3
 800389e:	f000 fa2f 	bl	8003d00 <RTC_ByteToBcd2>
 80038a2:	4603      	mov	r3, r0
 80038a4:	461a      	mov	r2, r3
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3720      	adds	r7, #32
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	91a2b3c5 	.word	0x91a2b3c5
 80038b8:	88888889 	.word	0x88888889
 80038bc:	aaaaaaab 	.word	0xaaaaaaab
 80038c0:	00015180 	.word	0x00015180

080038c4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b088      	sub	sp, #32
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80038d0:	2300      	movs	r3, #0
 80038d2:	61fb      	str	r3, [r7, #28]
 80038d4:	2300      	movs	r3, #0
 80038d6:	61bb      	str	r3, [r7, #24]
 80038d8:	2300      	movs	r3, #0
 80038da:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d002      	beq.n	80038e8 <HAL_RTC_SetDate+0x24>
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d101      	bne.n	80038ec <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e097      	b.n	8003a1c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	7c1b      	ldrb	r3, [r3, #16]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d101      	bne.n	80038f8 <HAL_RTC_SetDate+0x34>
 80038f4:	2302      	movs	r3, #2
 80038f6:	e091      	b.n	8003a1c <HAL_RTC_SetDate+0x158>
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2201      	movs	r2, #1
 80038fc:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2202      	movs	r2, #2
 8003902:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d10c      	bne.n	8003924 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	78da      	ldrb	r2, [r3, #3]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	785a      	ldrb	r2, [r3, #1]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	789a      	ldrb	r2, [r3, #2]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	739a      	strb	r2, [r3, #14]
 8003922:	e01a      	b.n	800395a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	78db      	ldrb	r3, [r3, #3]
 8003928:	4618      	mov	r0, r3
 800392a:	f000 fa06 	bl	8003d3a <RTC_Bcd2ToByte>
 800392e:	4603      	mov	r3, r0
 8003930:	461a      	mov	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	785b      	ldrb	r3, [r3, #1]
 800393a:	4618      	mov	r0, r3
 800393c:	f000 f9fd 	bl	8003d3a <RTC_Bcd2ToByte>
 8003940:	4603      	mov	r3, r0
 8003942:	461a      	mov	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	789b      	ldrb	r3, [r3, #2]
 800394c:	4618      	mov	r0, r3
 800394e:	f000 f9f4 	bl	8003d3a <RTC_Bcd2ToByte>
 8003952:	4603      	mov	r3, r0
 8003954:	461a      	mov	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	7bdb      	ldrb	r3, [r3, #15]
 800395e:	4618      	mov	r0, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	7b59      	ldrb	r1, [r3, #13]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	7b9b      	ldrb	r3, [r3, #14]
 8003968:	461a      	mov	r2, r3
 800396a:	f000 fadf 	bl	8003f2c <RTC_WeekDayNum>
 800396e:	4603      	mov	r3, r0
 8003970:	461a      	mov	r2, r3
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	7b1a      	ldrb	r2, [r3, #12]
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800397e:	68f8      	ldr	r0, [r7, #12]
 8003980:	f000 f8d7 	bl	8003b32 <RTC_ReadTimeCounter>
 8003984:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	4a26      	ldr	r2, [pc, #152]	; (8003a24 <HAL_RTC_SetDate+0x160>)
 800398a:	fba2 2303 	umull	r2, r3, r2, r3
 800398e:	0adb      	lsrs	r3, r3, #11
 8003990:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	2b18      	cmp	r3, #24
 8003996:	d93a      	bls.n	8003a0e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	4a23      	ldr	r2, [pc, #140]	; (8003a28 <HAL_RTC_SetDate+0x164>)
 800399c:	fba2 2303 	umull	r2, r3, r2, r3
 80039a0:	091b      	lsrs	r3, r3, #4
 80039a2:	4a22      	ldr	r2, [pc, #136]	; (8003a2c <HAL_RTC_SetDate+0x168>)
 80039a4:	fb02 f303 	mul.w	r3, r2, r3
 80039a8:	69fa      	ldr	r2, [r7, #28]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80039ae:	69f9      	ldr	r1, [r7, #28]
 80039b0:	68f8      	ldr	r0, [r7, #12]
 80039b2:	f000 f8ee 	bl	8003b92 <RTC_WriteTimeCounter>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d007      	beq.n	80039cc <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2204      	movs	r2, #4
 80039c0:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e027      	b.n	8003a1c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80039cc:	68f8      	ldr	r0, [r7, #12]
 80039ce:	f000 f907 	bl	8003be0 <RTC_ReadAlarmCounter>
 80039d2:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039da:	d018      	beq.n	8003a0e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d214      	bcs.n	8003a0e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80039ea:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80039ee:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80039f0:	69b9      	ldr	r1, [r7, #24]
 80039f2:	68f8      	ldr	r0, [r7, #12]
 80039f4:	f000 f90d 	bl	8003c12 <RTC_WriteAlarmCounter>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d007      	beq.n	8003a0e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2204      	movs	r2, #4
 8003a02:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e006      	b.n	8003a1c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2201      	movs	r2, #1
 8003a12:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3720      	adds	r7, #32
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	91a2b3c5 	.word	0x91a2b3c5
 8003a28:	aaaaaaab 	.word	0xaaaaaaab
 8003a2c:	00015180 	.word	0x00015180

08003a30 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8003a3c:	f107 0314 	add.w	r3, r7, #20
 8003a40:	2100      	movs	r1, #0
 8003a42:	460a      	mov	r2, r1
 8003a44:	801a      	strh	r2, [r3, #0]
 8003a46:	460a      	mov	r2, r1
 8003a48:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d002      	beq.n	8003a56 <HAL_RTC_GetDate+0x26>
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e03a      	b.n	8003ad0 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8003a5a:	f107 0314 	add.w	r3, r7, #20
 8003a5e:	2200      	movs	r2, #0
 8003a60:	4619      	mov	r1, r3
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	f7ff fe56 	bl	8003714 <HAL_RTC_GetTime>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d001      	beq.n	8003a72 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e02e      	b.n	8003ad0 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	7b1a      	ldrb	r2, [r3, #12]
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	7bda      	ldrb	r2, [r3, #15]
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	7b5a      	ldrb	r2, [r3, #13]
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	7b9a      	ldrb	r2, [r3, #14]
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d01a      	beq.n	8003ace <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	78db      	ldrb	r3, [r3, #3]
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f000 f92f 	bl	8003d00 <RTC_ByteToBcd2>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	785b      	ldrb	r3, [r3, #1]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f000 f926 	bl	8003d00 <RTC_ByteToBcd2>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	789b      	ldrb	r3, [r3, #2]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f000 f91d 	bl	8003d00 <RTC_ByteToBcd2>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	461a      	mov	r2, r3
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3718      	adds	r7, #24
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d101      	bne.n	8003aee <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e01d      	b.n	8003b2a <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	685a      	ldr	r2, [r3, #4]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 0208 	bic.w	r2, r2, #8
 8003afc:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003afe:	f7fe fca7 	bl	8002450 <HAL_GetTick>
 8003b02:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003b04:	e009      	b.n	8003b1a <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003b06:	f7fe fca3 	bl	8002450 <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b14:	d901      	bls.n	8003b1a <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e007      	b.n	8003b2a <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f003 0308 	and.w	r3, r3, #8
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0ee      	beq.n	8003b06 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3710      	adds	r7, #16
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}

08003b32 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b087      	sub	sp, #28
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	827b      	strh	r3, [r7, #18]
 8003b3e:	2300      	movs	r3, #0
 8003b40:	823b      	strh	r3, [r7, #16]
 8003b42:	2300      	movs	r3, #0
 8003b44:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8003b46:	2300      	movs	r3, #0
 8003b48:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	69db      	ldr	r3, [r3, #28]
 8003b58:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8003b62:	8a7a      	ldrh	r2, [r7, #18]
 8003b64:	8a3b      	ldrh	r3, [r7, #16]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d008      	beq.n	8003b7c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8003b6a:	8a3b      	ldrh	r3, [r7, #16]
 8003b6c:	041a      	lsls	r2, r3, #16
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	69db      	ldr	r3, [r3, #28]
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	4313      	orrs	r3, r2
 8003b78:	617b      	str	r3, [r7, #20]
 8003b7a:	e004      	b.n	8003b86 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8003b7c:	8a7b      	ldrh	r3, [r7, #18]
 8003b7e:	041a      	lsls	r2, r3, #16
 8003b80:	89fb      	ldrh	r3, [r7, #14]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8003b86:	697b      	ldr	r3, [r7, #20]
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	371c      	adds	r7, #28
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bc80      	pop	{r7}
 8003b90:	4770      	bx	lr

08003b92 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b084      	sub	sp, #16
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
 8003b9a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f000 f85d 	bl	8003c60 <RTC_EnterInitMode>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d002      	beq.n	8003bb2 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	73fb      	strb	r3, [r7, #15]
 8003bb0:	e011      	b.n	8003bd6 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	0c12      	lsrs	r2, r2, #16
 8003bba:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	683a      	ldr	r2, [r7, #0]
 8003bc2:	b292      	uxth	r2, r2
 8003bc4:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f000 f872 	bl	8003cb0 <RTC_ExitInitMode>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d001      	beq.n	8003bd6 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003bd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3710      	adds	r7, #16
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b085      	sub	sp, #20
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8003be8:	2300      	movs	r3, #0
 8003bea:	81fb      	strh	r3, [r7, #14]
 8003bec:	2300      	movs	r3, #0
 8003bee:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
 8003bf6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfe:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8003c00:	89fb      	ldrh	r3, [r7, #14]
 8003c02:	041a      	lsls	r2, r3, #16
 8003c04:	89bb      	ldrh	r3, [r7, #12]
 8003c06:	4313      	orrs	r3, r2
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3714      	adds	r7, #20
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bc80      	pop	{r7}
 8003c10:	4770      	bx	lr

08003c12 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8003c12:	b580      	push	{r7, lr}
 8003c14:	b084      	sub	sp, #16
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	6078      	str	r0, [r7, #4]
 8003c1a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f000 f81d 	bl	8003c60 <RTC_EnterInitMode>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d002      	beq.n	8003c32 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	73fb      	strb	r3, [r7, #15]
 8003c30:	e011      	b.n	8003c56 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	0c12      	lsrs	r2, r2, #16
 8003c3a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	683a      	ldr	r2, [r7, #0]
 8003c42:	b292      	uxth	r2, r2
 8003c44:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 f832 	bl	8003cb0 <RTC_ExitInitMode>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d001      	beq.n	8003c56 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8003c6c:	f7fe fbf0 	bl	8002450 <HAL_GetTick>
 8003c70:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003c72:	e009      	b.n	8003c88 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003c74:	f7fe fbec 	bl	8002450 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c82:	d901      	bls.n	8003c88 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e00f      	b.n	8003ca8 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f003 0320 	and.w	r3, r3, #32
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d0ee      	beq.n	8003c74 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	685a      	ldr	r2, [r3, #4]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f042 0210 	orr.w	r2, r2, #16
 8003ca4:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3710      	adds	r7, #16
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 0210 	bic.w	r2, r2, #16
 8003cca:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003ccc:	f7fe fbc0 	bl	8002450 <HAL_GetTick>
 8003cd0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003cd2:	e009      	b.n	8003ce8 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003cd4:	f7fe fbbc 	bl	8002450 <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ce2:	d901      	bls.n	8003ce8 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e007      	b.n	8003cf8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f003 0320 	and.w	r3, r3, #32
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d0ee      	beq.n	8003cd4 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3710      	adds	r7, #16
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	4603      	mov	r3, r0
 8003d08:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8003d0e:	e005      	b.n	8003d1c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	3301      	adds	r3, #1
 8003d14:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003d16:	79fb      	ldrb	r3, [r7, #7]
 8003d18:	3b0a      	subs	r3, #10
 8003d1a:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8003d1c:	79fb      	ldrb	r3, [r7, #7]
 8003d1e:	2b09      	cmp	r3, #9
 8003d20:	d8f6      	bhi.n	8003d10 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	011b      	lsls	r3, r3, #4
 8003d28:	b2da      	uxtb	r2, r3
 8003d2a:	79fb      	ldrb	r3, [r7, #7]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	b2db      	uxtb	r3, r3
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3714      	adds	r7, #20
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bc80      	pop	{r7}
 8003d38:	4770      	bx	lr

08003d3a <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003d3a:	b480      	push	{r7}
 8003d3c:	b085      	sub	sp, #20
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	4603      	mov	r3, r0
 8003d42:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003d44:	2300      	movs	r3, #0
 8003d46:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8003d48:	79fb      	ldrb	r3, [r7, #7]
 8003d4a:	091b      	lsrs	r3, r3, #4
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	461a      	mov	r2, r3
 8003d50:	4613      	mov	r3, r2
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	4413      	add	r3, r2
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8003d5a:	79fb      	ldrb	r3, [r7, #7]
 8003d5c:	f003 030f 	and.w	r3, r3, #15
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	4413      	add	r3, r2
 8003d68:	b2db      	uxtb	r3, r3
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3714      	adds	r7, #20
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bc80      	pop	{r7}
 8003d72:	4770      	bx	lr

08003d74 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b086      	sub	sp, #24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	617b      	str	r3, [r7, #20]
 8003d82:	2300      	movs	r3, #0
 8003d84:	613b      	str	r3, [r7, #16]
 8003d86:	2300      	movs	r3, #0
 8003d88:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	7bdb      	ldrb	r3, [r3, #15]
 8003d92:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	7b5b      	ldrb	r3, [r3, #13]
 8003d98:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	7b9b      	ldrb	r3, [r3, #14]
 8003d9e:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8003da0:	2300      	movs	r3, #0
 8003da2:	60bb      	str	r3, [r7, #8]
 8003da4:	e06f      	b.n	8003e86 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d011      	beq.n	8003dd0 <RTC_DateUpdate+0x5c>
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	2b03      	cmp	r3, #3
 8003db0:	d00e      	beq.n	8003dd0 <RTC_DateUpdate+0x5c>
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	2b05      	cmp	r3, #5
 8003db6:	d00b      	beq.n	8003dd0 <RTC_DateUpdate+0x5c>
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	2b07      	cmp	r3, #7
 8003dbc:	d008      	beq.n	8003dd0 <RTC_DateUpdate+0x5c>
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	2b08      	cmp	r3, #8
 8003dc2:	d005      	beq.n	8003dd0 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	2b0a      	cmp	r3, #10
 8003dc8:	d002      	beq.n	8003dd0 <RTC_DateUpdate+0x5c>
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	2b0c      	cmp	r3, #12
 8003dce:	d117      	bne.n	8003e00 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2b1e      	cmp	r3, #30
 8003dd4:	d803      	bhi.n	8003dde <RTC_DateUpdate+0x6a>
      {
        day++;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	3301      	adds	r3, #1
 8003dda:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8003ddc:	e050      	b.n	8003e80 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	2b0c      	cmp	r3, #12
 8003de2:	d005      	beq.n	8003df0 <RTC_DateUpdate+0x7c>
        {
          month++;
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	3301      	adds	r3, #1
 8003de8:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003dea:	2301      	movs	r3, #1
 8003dec:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8003dee:	e047      	b.n	8003e80 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8003df0:	2301      	movs	r3, #1
 8003df2:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003df4:	2301      	movs	r3, #1
 8003df6:	60fb      	str	r3, [r7, #12]
          year++;
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8003dfe:	e03f      	b.n	8003e80 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	d008      	beq.n	8003e18 <RTC_DateUpdate+0xa4>
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	2b06      	cmp	r3, #6
 8003e0a:	d005      	beq.n	8003e18 <RTC_DateUpdate+0xa4>
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	2b09      	cmp	r3, #9
 8003e10:	d002      	beq.n	8003e18 <RTC_DateUpdate+0xa4>
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	2b0b      	cmp	r3, #11
 8003e16:	d10c      	bne.n	8003e32 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2b1d      	cmp	r3, #29
 8003e1c:	d803      	bhi.n	8003e26 <RTC_DateUpdate+0xb2>
      {
        day++;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	3301      	adds	r3, #1
 8003e22:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8003e24:	e02c      	b.n	8003e80 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	3301      	adds	r3, #1
 8003e2a:	613b      	str	r3, [r7, #16]
        day = 1U;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8003e30:	e026      	b.n	8003e80 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d123      	bne.n	8003e80 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2b1b      	cmp	r3, #27
 8003e3c:	d803      	bhi.n	8003e46 <RTC_DateUpdate+0xd2>
      {
        day++;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	3301      	adds	r3, #1
 8003e42:	60fb      	str	r3, [r7, #12]
 8003e44:	e01c      	b.n	8003e80 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2b1c      	cmp	r3, #28
 8003e4a:	d111      	bne.n	8003e70 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	4618      	mov	r0, r3
 8003e52:	f000 f839 	bl	8003ec8 <RTC_IsLeapYear>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d003      	beq.n	8003e64 <RTC_DateUpdate+0xf0>
        {
          day++;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	3301      	adds	r3, #1
 8003e60:	60fb      	str	r3, [r7, #12]
 8003e62:	e00d      	b.n	8003e80 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	3301      	adds	r3, #1
 8003e68:	613b      	str	r3, [r7, #16]
          day = 1U;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	60fb      	str	r3, [r7, #12]
 8003e6e:	e007      	b.n	8003e80 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2b1d      	cmp	r3, #29
 8003e74:	d104      	bne.n	8003e80 <RTC_DateUpdate+0x10c>
      {
        month++;
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	3301      	adds	r3, #1
 8003e7a:	613b      	str	r3, [r7, #16]
        day = 1U;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	3301      	adds	r3, #1
 8003e84:	60bb      	str	r3, [r7, #8]
 8003e86:	68ba      	ldr	r2, [r7, #8]
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d38b      	bcc.n	8003da6 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	b2da      	uxtb	r2, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	b2da      	uxtb	r2, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	b2d2      	uxtb	r2, r2
 8003eae:	4619      	mov	r1, r3
 8003eb0:	6978      	ldr	r0, [r7, #20]
 8003eb2:	f000 f83b 	bl	8003f2c <RTC_WeekDayNum>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	461a      	mov	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	731a      	strb	r2, [r3, #12]
}
 8003ebe:	bf00      	nop
 8003ec0:	3718      	adds	r7, #24
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
	...

08003ec8 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	4603      	mov	r3, r0
 8003ed0:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8003ed2:	88fb      	ldrh	r3, [r7, #6]
 8003ed4:	f003 0303 	and.w	r3, r3, #3
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	e01d      	b.n	8003f1e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8003ee2:	88fb      	ldrh	r3, [r7, #6]
 8003ee4:	4a10      	ldr	r2, [pc, #64]	; (8003f28 <RTC_IsLeapYear+0x60>)
 8003ee6:	fba2 1203 	umull	r1, r2, r2, r3
 8003eea:	0952      	lsrs	r2, r2, #5
 8003eec:	2164      	movs	r1, #100	; 0x64
 8003eee:	fb01 f202 	mul.w	r2, r1, r2
 8003ef2:	1a9b      	subs	r3, r3, r2
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d001      	beq.n	8003efe <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e00f      	b.n	8003f1e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8003efe:	88fb      	ldrh	r3, [r7, #6]
 8003f00:	4a09      	ldr	r2, [pc, #36]	; (8003f28 <RTC_IsLeapYear+0x60>)
 8003f02:	fba2 1203 	umull	r1, r2, r2, r3
 8003f06:	09d2      	lsrs	r2, r2, #7
 8003f08:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8003f0c:	fb01 f202 	mul.w	r2, r1, r2
 8003f10:	1a9b      	subs	r3, r3, r2
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d101      	bne.n	8003f1c <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e000      	b.n	8003f1e <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8003f1c:	2300      	movs	r3, #0
  }
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bc80      	pop	{r7}
 8003f26:	4770      	bx	lr
 8003f28:	51eb851f 	.word	0x51eb851f

08003f2c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b085      	sub	sp, #20
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	460b      	mov	r3, r1
 8003f36:	70fb      	strb	r3, [r7, #3]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	60bb      	str	r3, [r7, #8]
 8003f40:	2300      	movs	r3, #0
 8003f42:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8003f4a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8003f4c:	78fb      	ldrb	r3, [r7, #3]
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d82d      	bhi.n	8003fae <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8003f52:	78fa      	ldrb	r2, [r7, #3]
 8003f54:	4613      	mov	r3, r2
 8003f56:	005b      	lsls	r3, r3, #1
 8003f58:	4413      	add	r3, r2
 8003f5a:	00db      	lsls	r3, r3, #3
 8003f5c:	1a9b      	subs	r3, r3, r2
 8003f5e:	4a2c      	ldr	r2, [pc, #176]	; (8004010 <RTC_WeekDayNum+0xe4>)
 8003f60:	fba2 2303 	umull	r2, r3, r2, r3
 8003f64:	085a      	lsrs	r2, r3, #1
 8003f66:	78bb      	ldrb	r3, [r7, #2]
 8003f68:	441a      	add	r2, r3
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	441a      	add	r2, r3
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	3b01      	subs	r3, #1
 8003f72:	089b      	lsrs	r3, r3, #2
 8003f74:	441a      	add	r2, r3
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	4926      	ldr	r1, [pc, #152]	; (8004014 <RTC_WeekDayNum+0xe8>)
 8003f7c:	fba1 1303 	umull	r1, r3, r1, r3
 8003f80:	095b      	lsrs	r3, r3, #5
 8003f82:	1ad2      	subs	r2, r2, r3
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	3b01      	subs	r3, #1
 8003f88:	4922      	ldr	r1, [pc, #136]	; (8004014 <RTC_WeekDayNum+0xe8>)
 8003f8a:	fba1 1303 	umull	r1, r3, r1, r3
 8003f8e:	09db      	lsrs	r3, r3, #7
 8003f90:	4413      	add	r3, r2
 8003f92:	1d1a      	adds	r2, r3, #4
 8003f94:	4b20      	ldr	r3, [pc, #128]	; (8004018 <RTC_WeekDayNum+0xec>)
 8003f96:	fba3 1302 	umull	r1, r3, r3, r2
 8003f9a:	1ad1      	subs	r1, r2, r3
 8003f9c:	0849      	lsrs	r1, r1, #1
 8003f9e:	440b      	add	r3, r1
 8003fa0:	0899      	lsrs	r1, r3, #2
 8003fa2:	460b      	mov	r3, r1
 8003fa4:	00db      	lsls	r3, r3, #3
 8003fa6:	1a5b      	subs	r3, r3, r1
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	60fb      	str	r3, [r7, #12]
 8003fac:	e029      	b.n	8004002 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8003fae:	78fa      	ldrb	r2, [r7, #3]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	005b      	lsls	r3, r3, #1
 8003fb4:	4413      	add	r3, r2
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	1a9b      	subs	r3, r3, r2
 8003fba:	4a15      	ldr	r2, [pc, #84]	; (8004010 <RTC_WeekDayNum+0xe4>)
 8003fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc0:	085a      	lsrs	r2, r3, #1
 8003fc2:	78bb      	ldrb	r3, [r7, #2]
 8003fc4:	441a      	add	r2, r3
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	441a      	add	r2, r3
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	089b      	lsrs	r3, r3, #2
 8003fce:	441a      	add	r2, r3
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	4910      	ldr	r1, [pc, #64]	; (8004014 <RTC_WeekDayNum+0xe8>)
 8003fd4:	fba1 1303 	umull	r1, r3, r1, r3
 8003fd8:	095b      	lsrs	r3, r3, #5
 8003fda:	1ad2      	subs	r2, r2, r3
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	490d      	ldr	r1, [pc, #52]	; (8004014 <RTC_WeekDayNum+0xe8>)
 8003fe0:	fba1 1303 	umull	r1, r3, r1, r3
 8003fe4:	09db      	lsrs	r3, r3, #7
 8003fe6:	4413      	add	r3, r2
 8003fe8:	1c9a      	adds	r2, r3, #2
 8003fea:	4b0b      	ldr	r3, [pc, #44]	; (8004018 <RTC_WeekDayNum+0xec>)
 8003fec:	fba3 1302 	umull	r1, r3, r3, r2
 8003ff0:	1ad1      	subs	r1, r2, r3
 8003ff2:	0849      	lsrs	r1, r1, #1
 8003ff4:	440b      	add	r3, r1
 8003ff6:	0899      	lsrs	r1, r3, #2
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	00db      	lsls	r3, r3, #3
 8003ffc:	1a5b      	subs	r3, r3, r1
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	b2db      	uxtb	r3, r3
}
 8004006:	4618      	mov	r0, r3
 8004008:	3714      	adds	r7, #20
 800400a:	46bd      	mov	sp, r7
 800400c:	bc80      	pop	{r7}
 800400e:	4770      	bx	lr
 8004010:	38e38e39 	.word	0x38e38e39
 8004014:	51eb851f 	.word	0x51eb851f
 8004018:	24924925 	.word	0x24924925

0800401c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e076      	b.n	800411c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004032:	2b00      	cmp	r3, #0
 8004034:	d108      	bne.n	8004048 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800403e:	d009      	beq.n	8004054 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	61da      	str	r2, [r3, #28]
 8004046:	e005      	b.n	8004054 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d106      	bne.n	8004074 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7fd ff7c 	bl	8001f6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2202      	movs	r2, #2
 8004078:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800408a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800409c:	431a      	orrs	r2, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040a6:	431a      	orrs	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	f003 0302 	and.w	r3, r3, #2
 80040b0:	431a      	orrs	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	f003 0301 	and.w	r3, r3, #1
 80040ba:	431a      	orrs	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040c4:	431a      	orrs	r2, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040ce:	431a      	orrs	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a1b      	ldr	r3, [r3, #32]
 80040d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040d8:	ea42 0103 	orr.w	r1, r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	430a      	orrs	r2, r1
 80040ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	0c1a      	lsrs	r2, r3, #16
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f002 0204 	and.w	r2, r2, #4
 80040fa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	69da      	ldr	r2, [r3, #28]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800410a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2201      	movs	r2, #1
 8004116:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800411a:	2300      	movs	r3, #0
}
 800411c:	4618      	mov	r0, r3
 800411e:	3708      	adds	r7, #8
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}

08004124 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b088      	sub	sp, #32
 8004128:	af00      	add	r7, sp, #0
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	603b      	str	r3, [r7, #0]
 8004130:	4613      	mov	r3, r2
 8004132:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004134:	2300      	movs	r3, #0
 8004136:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800413e:	2b01      	cmp	r3, #1
 8004140:	d101      	bne.n	8004146 <HAL_SPI_Transmit+0x22>
 8004142:	2302      	movs	r3, #2
 8004144:	e126      	b.n	8004394 <HAL_SPI_Transmit+0x270>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800414e:	f7fe f97f 	bl	8002450 <HAL_GetTick>
 8004152:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004154:	88fb      	ldrh	r3, [r7, #6]
 8004156:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b01      	cmp	r3, #1
 8004162:	d002      	beq.n	800416a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004164:	2302      	movs	r3, #2
 8004166:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004168:	e10b      	b.n	8004382 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d002      	beq.n	8004176 <HAL_SPI_Transmit+0x52>
 8004170:	88fb      	ldrh	r3, [r7, #6]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d102      	bne.n	800417c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	77fb      	strb	r3, [r7, #31]
    goto error;
 800417a:	e102      	b.n	8004382 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2203      	movs	r2, #3
 8004180:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2200      	movs	r2, #0
 8004188:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	68ba      	ldr	r2, [r7, #8]
 800418e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	88fa      	ldrh	r2, [r7, #6]
 8004194:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	88fa      	ldrh	r2, [r7, #6]
 800419a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2200      	movs	r2, #0
 80041a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2200      	movs	r2, #0
 80041a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2200      	movs	r2, #0
 80041b2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2200      	movs	r2, #0
 80041b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041c2:	d10f      	bne.n	80041e4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041d2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ee:	2b40      	cmp	r3, #64	; 0x40
 80041f0:	d007      	beq.n	8004202 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004200:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800420a:	d14b      	bne.n	80042a4 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d002      	beq.n	800421a <HAL_SPI_Transmit+0xf6>
 8004214:	8afb      	ldrh	r3, [r7, #22]
 8004216:	2b01      	cmp	r3, #1
 8004218:	d13e      	bne.n	8004298 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800421e:	881a      	ldrh	r2, [r3, #0]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800422a:	1c9a      	adds	r2, r3, #2
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004234:	b29b      	uxth	r3, r3
 8004236:	3b01      	subs	r3, #1
 8004238:	b29a      	uxth	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800423e:	e02b      	b.n	8004298 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b02      	cmp	r3, #2
 800424c:	d112      	bne.n	8004274 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004252:	881a      	ldrh	r2, [r3, #0]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800425e:	1c9a      	adds	r2, r3, #2
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004268:	b29b      	uxth	r3, r3
 800426a:	3b01      	subs	r3, #1
 800426c:	b29a      	uxth	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	86da      	strh	r2, [r3, #54]	; 0x36
 8004272:	e011      	b.n	8004298 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004274:	f7fe f8ec 	bl	8002450 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	683a      	ldr	r2, [r7, #0]
 8004280:	429a      	cmp	r2, r3
 8004282:	d803      	bhi.n	800428c <HAL_SPI_Transmit+0x168>
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800428a:	d102      	bne.n	8004292 <HAL_SPI_Transmit+0x16e>
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d102      	bne.n	8004298 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004296:	e074      	b.n	8004382 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800429c:	b29b      	uxth	r3, r3
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1ce      	bne.n	8004240 <HAL_SPI_Transmit+0x11c>
 80042a2:	e04c      	b.n	800433e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d002      	beq.n	80042b2 <HAL_SPI_Transmit+0x18e>
 80042ac:	8afb      	ldrh	r3, [r7, #22]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d140      	bne.n	8004334 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	330c      	adds	r3, #12
 80042bc:	7812      	ldrb	r2, [r2, #0]
 80042be:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042c4:	1c5a      	adds	r2, r3, #1
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	3b01      	subs	r3, #1
 80042d2:	b29a      	uxth	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80042d8:	e02c      	b.n	8004334 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f003 0302 	and.w	r3, r3, #2
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d113      	bne.n	8004310 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	330c      	adds	r3, #12
 80042f2:	7812      	ldrb	r2, [r2, #0]
 80042f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042fa:	1c5a      	adds	r2, r3, #1
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004304:	b29b      	uxth	r3, r3
 8004306:	3b01      	subs	r3, #1
 8004308:	b29a      	uxth	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	86da      	strh	r2, [r3, #54]	; 0x36
 800430e:	e011      	b.n	8004334 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004310:	f7fe f89e 	bl	8002450 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	683a      	ldr	r2, [r7, #0]
 800431c:	429a      	cmp	r2, r3
 800431e:	d803      	bhi.n	8004328 <HAL_SPI_Transmit+0x204>
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004326:	d102      	bne.n	800432e <HAL_SPI_Transmit+0x20a>
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d102      	bne.n	8004334 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004332:	e026      	b.n	8004382 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004338:	b29b      	uxth	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d1cd      	bne.n	80042da <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800433e:	69ba      	ldr	r2, [r7, #24]
 8004340:	6839      	ldr	r1, [r7, #0]
 8004342:	68f8      	ldr	r0, [r7, #12]
 8004344:	f000 f8b2 	bl	80044ac <SPI_EndRxTxTransaction>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d002      	beq.n	8004354 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2220      	movs	r2, #32
 8004352:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10a      	bne.n	8004372 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800435c:	2300      	movs	r3, #0
 800435e:	613b      	str	r3, [r7, #16]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	613b      	str	r3, [r7, #16]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	613b      	str	r3, [r7, #16]
 8004370:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004376:	2b00      	cmp	r3, #0
 8004378:	d002      	beq.n	8004380 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	77fb      	strb	r3, [r7, #31]
 800437e:	e000      	b.n	8004382 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004380:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004392:	7ffb      	ldrb	r3, [r7, #31]
}
 8004394:	4618      	mov	r0, r3
 8004396:	3720      	adds	r7, #32
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b088      	sub	sp, #32
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	603b      	str	r3, [r7, #0]
 80043a8:	4613      	mov	r3, r2
 80043aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80043ac:	f7fe f850 	bl	8002450 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b4:	1a9b      	subs	r3, r3, r2
 80043b6:	683a      	ldr	r2, [r7, #0]
 80043b8:	4413      	add	r3, r2
 80043ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80043bc:	f7fe f848 	bl	8002450 <HAL_GetTick>
 80043c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80043c2:	4b39      	ldr	r3, [pc, #228]	; (80044a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	015b      	lsls	r3, r3, #5
 80043c8:	0d1b      	lsrs	r3, r3, #20
 80043ca:	69fa      	ldr	r2, [r7, #28]
 80043cc:	fb02 f303 	mul.w	r3, r2, r3
 80043d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043d2:	e054      	b.n	800447e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043da:	d050      	beq.n	800447e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043dc:	f7fe f838 	bl	8002450 <HAL_GetTick>
 80043e0:	4602      	mov	r2, r0
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	69fa      	ldr	r2, [r7, #28]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d902      	bls.n	80043f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d13d      	bne.n	800446e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004400:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800440a:	d111      	bne.n	8004430 <SPI_WaitFlagStateUntilTimeout+0x94>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004414:	d004      	beq.n	8004420 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800441e:	d107      	bne.n	8004430 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800442e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004434:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004438:	d10f      	bne.n	800445a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004448:	601a      	str	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004458:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e017      	b.n	800449e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d101      	bne.n	8004478 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004474:	2300      	movs	r3, #0
 8004476:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	3b01      	subs	r3, #1
 800447c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	689a      	ldr	r2, [r3, #8]
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	4013      	ands	r3, r2
 8004488:	68ba      	ldr	r2, [r7, #8]
 800448a:	429a      	cmp	r2, r3
 800448c:	bf0c      	ite	eq
 800448e:	2301      	moveq	r3, #1
 8004490:	2300      	movne	r3, #0
 8004492:	b2db      	uxtb	r3, r3
 8004494:	461a      	mov	r2, r3
 8004496:	79fb      	ldrb	r3, [r7, #7]
 8004498:	429a      	cmp	r2, r3
 800449a:	d19b      	bne.n	80043d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800449c:	2300      	movs	r3, #0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3720      	adds	r7, #32
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	20000000 	.word	0x20000000

080044ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b086      	sub	sp, #24
 80044b0:	af02      	add	r7, sp, #8
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	9300      	str	r3, [sp, #0]
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	2200      	movs	r2, #0
 80044c0:	2180      	movs	r1, #128	; 0x80
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f7ff ff6a 	bl	800439c <SPI_WaitFlagStateUntilTimeout>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d007      	beq.n	80044de <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d2:	f043 0220 	orr.w	r2, r3, #32
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e000      	b.n	80044e0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80044de:	2300      	movs	r3, #0
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3710      	adds	r7, #16
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d001      	beq.n	8004500 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e032      	b.n	8004566 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2202      	movs	r2, #2
 8004504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a18      	ldr	r2, [pc, #96]	; (8004570 <HAL_TIM_Base_Start+0x88>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d00e      	beq.n	8004530 <HAL_TIM_Base_Start+0x48>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800451a:	d009      	beq.n	8004530 <HAL_TIM_Base_Start+0x48>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a14      	ldr	r2, [pc, #80]	; (8004574 <HAL_TIM_Base_Start+0x8c>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d004      	beq.n	8004530 <HAL_TIM_Base_Start+0x48>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a13      	ldr	r2, [pc, #76]	; (8004578 <HAL_TIM_Base_Start+0x90>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d111      	bne.n	8004554 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f003 0307 	and.w	r3, r3, #7
 800453a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2b06      	cmp	r3, #6
 8004540:	d010      	beq.n	8004564 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f042 0201 	orr.w	r2, r2, #1
 8004550:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004552:	e007      	b.n	8004564 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f042 0201 	orr.w	r2, r2, #1
 8004562:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	bc80      	pop	{r7}
 800456e:	4770      	bx	lr
 8004570:	40012c00 	.word	0x40012c00
 8004574:	40000400 	.word	0x40000400
 8004578:	40000800 	.word	0x40000800

0800457c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d101      	bne.n	800458e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e041      	b.n	8004612 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d106      	bne.n	80045a8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f7fd fe1c 	bl	80021e0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2202      	movs	r2, #2
 80045ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	3304      	adds	r3, #4
 80045b8:	4619      	mov	r1, r3
 80045ba:	4610      	mov	r0, r2
 80045bc:	f000 f886 	bl	80046cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3708      	adds	r7, #8
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
	...

0800461c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800462e:	2b01      	cmp	r3, #1
 8004630:	d101      	bne.n	8004636 <HAL_TIM_OC_ConfigChannel+0x1a>
 8004632:	2302      	movs	r3, #2
 8004634:	e046      	b.n	80046c4 <HAL_TIM_OC_ConfigChannel+0xa8>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2201      	movs	r2, #1
 800463a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2b0c      	cmp	r3, #12
 8004642:	d839      	bhi.n	80046b8 <HAL_TIM_OC_ConfigChannel+0x9c>
 8004644:	a201      	add	r2, pc, #4	; (adr r2, 800464c <HAL_TIM_OC_ConfigChannel+0x30>)
 8004646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800464a:	bf00      	nop
 800464c:	08004681 	.word	0x08004681
 8004650:	080046b9 	.word	0x080046b9
 8004654:	080046b9 	.word	0x080046b9
 8004658:	080046b9 	.word	0x080046b9
 800465c:	0800468f 	.word	0x0800468f
 8004660:	080046b9 	.word	0x080046b9
 8004664:	080046b9 	.word	0x080046b9
 8004668:	080046b9 	.word	0x080046b9
 800466c:	0800469d 	.word	0x0800469d
 8004670:	080046b9 	.word	0x080046b9
 8004674:	080046b9 	.word	0x080046b9
 8004678:	080046b9 	.word	0x080046b9
 800467c:	080046ab 	.word	0x080046ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	68b9      	ldr	r1, [r7, #8]
 8004686:	4618      	mov	r0, r3
 8004688:	f000 f882 	bl	8004790 <TIM_OC1_SetConfig>
      break;
 800468c:	e015      	b.n	80046ba <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68b9      	ldr	r1, [r7, #8]
 8004694:	4618      	mov	r0, r3
 8004696:	f000 f8e1 	bl	800485c <TIM_OC2_SetConfig>
      break;
 800469a:	e00e      	b.n	80046ba <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68b9      	ldr	r1, [r7, #8]
 80046a2:	4618      	mov	r0, r3
 80046a4:	f000 f944 	bl	8004930 <TIM_OC3_SetConfig>
      break;
 80046a8:	e007      	b.n	80046ba <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68b9      	ldr	r1, [r7, #8]
 80046b0:	4618      	mov	r0, r3
 80046b2:	f000 f9a7 	bl	8004a04 <TIM_OC4_SetConfig>
      break;
 80046b6:	e000      	b.n	80046ba <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 80046b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046c2:	2300      	movs	r3, #0
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3710      	adds	r7, #16
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a29      	ldr	r2, [pc, #164]	; (8004784 <TIM_Base_SetConfig+0xb8>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d00b      	beq.n	80046fc <TIM_Base_SetConfig+0x30>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ea:	d007      	beq.n	80046fc <TIM_Base_SetConfig+0x30>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a26      	ldr	r2, [pc, #152]	; (8004788 <TIM_Base_SetConfig+0xbc>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d003      	beq.n	80046fc <TIM_Base_SetConfig+0x30>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a25      	ldr	r2, [pc, #148]	; (800478c <TIM_Base_SetConfig+0xc0>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d108      	bne.n	800470e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004702:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	68fa      	ldr	r2, [r7, #12]
 800470a:	4313      	orrs	r3, r2
 800470c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a1c      	ldr	r2, [pc, #112]	; (8004784 <TIM_Base_SetConfig+0xb8>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d00b      	beq.n	800472e <TIM_Base_SetConfig+0x62>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800471c:	d007      	beq.n	800472e <TIM_Base_SetConfig+0x62>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a19      	ldr	r2, [pc, #100]	; (8004788 <TIM_Base_SetConfig+0xbc>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d003      	beq.n	800472e <TIM_Base_SetConfig+0x62>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a18      	ldr	r2, [pc, #96]	; (800478c <TIM_Base_SetConfig+0xc0>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d108      	bne.n	8004740 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004734:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	68fa      	ldr	r2, [r7, #12]
 800473c:	4313      	orrs	r3, r2
 800473e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	695b      	ldr	r3, [r3, #20]
 800474a:	4313      	orrs	r3, r2
 800474c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	689a      	ldr	r2, [r3, #8]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	4a07      	ldr	r2, [pc, #28]	; (8004784 <TIM_Base_SetConfig+0xb8>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d103      	bne.n	8004774 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	691a      	ldr	r2, [r3, #16]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	615a      	str	r2, [r3, #20]
}
 800477a:	bf00      	nop
 800477c:	3714      	adds	r7, #20
 800477e:	46bd      	mov	sp, r7
 8004780:	bc80      	pop	{r7}
 8004782:	4770      	bx	lr
 8004784:	40012c00 	.word	0x40012c00
 8004788:	40000400 	.word	0x40000400
 800478c:	40000800 	.word	0x40000800

08004790 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004790:	b480      	push	{r7}
 8004792:	b087      	sub	sp, #28
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	f023 0201 	bic.w	r2, r3, #1
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a1b      	ldr	r3, [r3, #32]
 80047aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	699b      	ldr	r3, [r3, #24]
 80047b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f023 0303 	bic.w	r3, r3, #3
 80047c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68fa      	ldr	r2, [r7, #12]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	f023 0302 	bic.w	r3, r3, #2
 80047d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a1c      	ldr	r2, [pc, #112]	; (8004858 <TIM_OC1_SetConfig+0xc8>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d10c      	bne.n	8004806 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	f023 0308 	bic.w	r3, r3, #8
 80047f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	697a      	ldr	r2, [r7, #20]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	f023 0304 	bic.w	r3, r3, #4
 8004804:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a13      	ldr	r2, [pc, #76]	; (8004858 <TIM_OC1_SetConfig+0xc8>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d111      	bne.n	8004832 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004814:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800481c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	693a      	ldr	r2, [r7, #16]
 8004824:	4313      	orrs	r3, r2
 8004826:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	699b      	ldr	r3, [r3, #24]
 800482c:	693a      	ldr	r2, [r7, #16]
 800482e:	4313      	orrs	r3, r2
 8004830:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	685a      	ldr	r2, [r3, #4]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	697a      	ldr	r2, [r7, #20]
 800484a:	621a      	str	r2, [r3, #32]
}
 800484c:	bf00      	nop
 800484e:	371c      	adds	r7, #28
 8004850:	46bd      	mov	sp, r7
 8004852:	bc80      	pop	{r7}
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop
 8004858:	40012c00 	.word	0x40012c00

0800485c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800485c:	b480      	push	{r7}
 800485e:	b087      	sub	sp, #28
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	f023 0210 	bic.w	r2, r3, #16
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a1b      	ldr	r3, [r3, #32]
 8004876:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800488a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004892:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	021b      	lsls	r3, r3, #8
 800489a:	68fa      	ldr	r2, [r7, #12]
 800489c:	4313      	orrs	r3, r2
 800489e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	f023 0320 	bic.w	r3, r3, #32
 80048a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	011b      	lsls	r3, r3, #4
 80048ae:	697a      	ldr	r2, [r7, #20]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a1d      	ldr	r2, [pc, #116]	; (800492c <TIM_OC2_SetConfig+0xd0>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d10d      	bne.n	80048d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	011b      	lsls	r3, r3, #4
 80048ca:	697a      	ldr	r2, [r7, #20]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a14      	ldr	r2, [pc, #80]	; (800492c <TIM_OC2_SetConfig+0xd0>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d113      	bne.n	8004908 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80048e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	695b      	ldr	r3, [r3, #20]
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	4313      	orrs	r3, r2
 8004906:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	693a      	ldr	r2, [r7, #16]
 800490c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	685a      	ldr	r2, [r3, #4]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	621a      	str	r2, [r3, #32]
}
 8004922:	bf00      	nop
 8004924:	371c      	adds	r7, #28
 8004926:	46bd      	mov	sp, r7
 8004928:	bc80      	pop	{r7}
 800492a:	4770      	bx	lr
 800492c:	40012c00 	.word	0x40012c00

08004930 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004930:	b480      	push	{r7}
 8004932:	b087      	sub	sp, #28
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a1b      	ldr	r3, [r3, #32]
 800494a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800495e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f023 0303 	bic.w	r3, r3, #3
 8004966:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	4313      	orrs	r3, r2
 8004970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004978:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	021b      	lsls	r3, r3, #8
 8004980:	697a      	ldr	r2, [r7, #20]
 8004982:	4313      	orrs	r3, r2
 8004984:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a1d      	ldr	r2, [pc, #116]	; (8004a00 <TIM_OC3_SetConfig+0xd0>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d10d      	bne.n	80049aa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004994:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	021b      	lsls	r3, r3, #8
 800499c:	697a      	ldr	r2, [r7, #20]
 800499e:	4313      	orrs	r3, r2
 80049a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a14      	ldr	r2, [pc, #80]	; (8004a00 <TIM_OC3_SetConfig+0xd0>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d113      	bne.n	80049da <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	011b      	lsls	r3, r3, #4
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	699b      	ldr	r3, [r3, #24]
 80049d2:	011b      	lsls	r3, r3, #4
 80049d4:	693a      	ldr	r2, [r7, #16]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	685a      	ldr	r2, [r3, #4]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	697a      	ldr	r2, [r7, #20]
 80049f2:	621a      	str	r2, [r3, #32]
}
 80049f4:	bf00      	nop
 80049f6:	371c      	adds	r7, #28
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bc80      	pop	{r7}
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	40012c00 	.word	0x40012c00

08004a04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b087      	sub	sp, #28
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a1b      	ldr	r3, [r3, #32]
 8004a12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	69db      	ldr	r3, [r3, #28]
 8004a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	021b      	lsls	r3, r3, #8
 8004a42:	68fa      	ldr	r2, [r7, #12]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	031b      	lsls	r3, r3, #12
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a0f      	ldr	r2, [pc, #60]	; (8004a9c <TIM_OC4_SetConfig+0x98>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d109      	bne.n	8004a78 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	695b      	ldr	r3, [r3, #20]
 8004a70:	019b      	lsls	r3, r3, #6
 8004a72:	697a      	ldr	r2, [r7, #20]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	685a      	ldr	r2, [r3, #4]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	693a      	ldr	r2, [r7, #16]
 8004a90:	621a      	str	r2, [r3, #32]
}
 8004a92:	bf00      	nop
 8004a94:	371c      	adds	r7, #28
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bc80      	pop	{r7}
 8004a9a:	4770      	bx	lr
 8004a9c:	40012c00 	.word	0x40012c00

08004aa0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b085      	sub	sp, #20
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d101      	bne.n	8004ab8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	e046      	b.n	8004b46 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2202      	movs	r2, #2
 8004ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ade:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68fa      	ldr	r2, [r7, #12]
 8004af0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a16      	ldr	r2, [pc, #88]	; (8004b50 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d00e      	beq.n	8004b1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b04:	d009      	beq.n	8004b1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a12      	ldr	r2, [pc, #72]	; (8004b54 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d004      	beq.n	8004b1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a10      	ldr	r2, [pc, #64]	; (8004b58 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d10c      	bne.n	8004b34 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	68ba      	ldr	r2, [r7, #8]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68ba      	ldr	r2, [r7, #8]
 8004b32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3714      	adds	r7, #20
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bc80      	pop	{r7}
 8004b4e:	4770      	bx	lr
 8004b50:	40012c00 	.word	0x40012c00
 8004b54:	40000400 	.word	0x40000400
 8004b58:	40000800 	.word	0x40000800

08004b5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d101      	bne.n	8004b6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e03f      	b.n	8004bee <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d106      	bne.n	8004b88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f7fd fba8 	bl	80022d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2224      	movs	r2, #36	; 0x24
 8004b8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68da      	ldr	r2, [r3, #12]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 f905 	bl	8004db0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	691a      	ldr	r2, [r3, #16]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	695a      	ldr	r2, [r3, #20]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004bc4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	68da      	ldr	r2, [r3, #12]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bd4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2220      	movs	r2, #32
 8004be0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2220      	movs	r2, #32
 8004be8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3708      	adds	r7, #8
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bf6:	b580      	push	{r7, lr}
 8004bf8:	b08a      	sub	sp, #40	; 0x28
 8004bfa:	af02      	add	r7, sp, #8
 8004bfc:	60f8      	str	r0, [r7, #12]
 8004bfe:	60b9      	str	r1, [r7, #8]
 8004c00:	603b      	str	r3, [r7, #0]
 8004c02:	4613      	mov	r3, r2
 8004c04:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c06:	2300      	movs	r3, #0
 8004c08:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	2b20      	cmp	r3, #32
 8004c14:	d17c      	bne.n	8004d10 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d002      	beq.n	8004c22 <HAL_UART_Transmit+0x2c>
 8004c1c:	88fb      	ldrh	r3, [r7, #6]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d101      	bne.n	8004c26 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e075      	b.n	8004d12 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d101      	bne.n	8004c34 <HAL_UART_Transmit+0x3e>
 8004c30:	2302      	movs	r3, #2
 8004c32:	e06e      	b.n	8004d12 <HAL_UART_Transmit+0x11c>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2221      	movs	r2, #33	; 0x21
 8004c46:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004c4a:	f7fd fc01 	bl	8002450 <HAL_GetTick>
 8004c4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	88fa      	ldrh	r2, [r7, #6]
 8004c54:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	88fa      	ldrh	r2, [r7, #6]
 8004c5a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c64:	d108      	bne.n	8004c78 <HAL_UART_Transmit+0x82>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d104      	bne.n	8004c78 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	61bb      	str	r3, [r7, #24]
 8004c76:	e003      	b.n	8004c80 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2200      	movs	r2, #0
 8004c84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004c88:	e02a      	b.n	8004ce0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	9300      	str	r3, [sp, #0]
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	2200      	movs	r2, #0
 8004c92:	2180      	movs	r1, #128	; 0x80
 8004c94:	68f8      	ldr	r0, [r7, #12]
 8004c96:	f000 f840 	bl	8004d1a <UART_WaitOnFlagUntilTimeout>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d001      	beq.n	8004ca4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	e036      	b.n	8004d12 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d10b      	bne.n	8004cc2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	881b      	ldrh	r3, [r3, #0]
 8004cae:	461a      	mov	r2, r3
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cb8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	3302      	adds	r3, #2
 8004cbe:	61bb      	str	r3, [r7, #24]
 8004cc0:	e007      	b.n	8004cd2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	781a      	ldrb	r2, [r3, #0]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	3301      	adds	r3, #1
 8004cd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	3b01      	subs	r3, #1
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1cf      	bne.n	8004c8a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	9300      	str	r3, [sp, #0]
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	2140      	movs	r1, #64	; 0x40
 8004cf4:	68f8      	ldr	r0, [r7, #12]
 8004cf6:	f000 f810 	bl	8004d1a <UART_WaitOnFlagUntilTimeout>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d001      	beq.n	8004d04 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e006      	b.n	8004d12 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2220      	movs	r2, #32
 8004d08:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	e000      	b.n	8004d12 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004d10:	2302      	movs	r3, #2
  }
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3720      	adds	r7, #32
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}

08004d1a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004d1a:	b580      	push	{r7, lr}
 8004d1c:	b084      	sub	sp, #16
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	60f8      	str	r0, [r7, #12]
 8004d22:	60b9      	str	r1, [r7, #8]
 8004d24:	603b      	str	r3, [r7, #0]
 8004d26:	4613      	mov	r3, r2
 8004d28:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d2a:	e02c      	b.n	8004d86 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d2c:	69bb      	ldr	r3, [r7, #24]
 8004d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d32:	d028      	beq.n	8004d86 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d34:	69bb      	ldr	r3, [r7, #24]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d007      	beq.n	8004d4a <UART_WaitOnFlagUntilTimeout+0x30>
 8004d3a:	f7fd fb89 	bl	8002450 <HAL_GetTick>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	1ad3      	subs	r3, r2, r3
 8004d44:	69ba      	ldr	r2, [r7, #24]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d21d      	bcs.n	8004d86 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68da      	ldr	r2, [r3, #12]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d58:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	695a      	ldr	r2, [r3, #20]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f022 0201 	bic.w	r2, r2, #1
 8004d68:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2220      	movs	r2, #32
 8004d6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2220      	movs	r2, #32
 8004d76:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e00f      	b.n	8004da6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	4013      	ands	r3, r2
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	bf0c      	ite	eq
 8004d96:	2301      	moveq	r3, #1
 8004d98:	2300      	movne	r3, #0
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	79fb      	ldrb	r3, [r7, #7]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d0c3      	beq.n	8004d2c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
	...

08004db0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	68da      	ldr	r2, [r3, #12]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	689a      	ldr	r2, [r3, #8]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004dea:	f023 030c 	bic.w	r3, r3, #12
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	6812      	ldr	r2, [r2, #0]
 8004df2:	68b9      	ldr	r1, [r7, #8]
 8004df4:	430b      	orrs	r3, r1
 8004df6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	695b      	ldr	r3, [r3, #20]
 8004dfe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	699a      	ldr	r2, [r3, #24]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	430a      	orrs	r2, r1
 8004e0c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a2c      	ldr	r2, [pc, #176]	; (8004ec4 <UART_SetConfig+0x114>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d103      	bne.n	8004e20 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004e18:	f7fe f9aa 	bl	8003170 <HAL_RCC_GetPCLK2Freq>
 8004e1c:	60f8      	str	r0, [r7, #12]
 8004e1e:	e002      	b.n	8004e26 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004e20:	f7fe f992 	bl	8003148 <HAL_RCC_GetPCLK1Freq>
 8004e24:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	4413      	add	r3, r2
 8004e2e:	009a      	lsls	r2, r3, #2
 8004e30:	441a      	add	r2, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e3c:	4a22      	ldr	r2, [pc, #136]	; (8004ec8 <UART_SetConfig+0x118>)
 8004e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e42:	095b      	lsrs	r3, r3, #5
 8004e44:	0119      	lsls	r1, r3, #4
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	4613      	mov	r3, r2
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	4413      	add	r3, r2
 8004e4e:	009a      	lsls	r2, r3, #2
 8004e50:	441a      	add	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e5c:	4b1a      	ldr	r3, [pc, #104]	; (8004ec8 <UART_SetConfig+0x118>)
 8004e5e:	fba3 0302 	umull	r0, r3, r3, r2
 8004e62:	095b      	lsrs	r3, r3, #5
 8004e64:	2064      	movs	r0, #100	; 0x64
 8004e66:	fb00 f303 	mul.w	r3, r0, r3
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	011b      	lsls	r3, r3, #4
 8004e6e:	3332      	adds	r3, #50	; 0x32
 8004e70:	4a15      	ldr	r2, [pc, #84]	; (8004ec8 <UART_SetConfig+0x118>)
 8004e72:	fba2 2303 	umull	r2, r3, r2, r3
 8004e76:	095b      	lsrs	r3, r3, #5
 8004e78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e7c:	4419      	add	r1, r3
 8004e7e:	68fa      	ldr	r2, [r7, #12]
 8004e80:	4613      	mov	r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	4413      	add	r3, r2
 8004e86:	009a      	lsls	r2, r3, #2
 8004e88:	441a      	add	r2, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e94:	4b0c      	ldr	r3, [pc, #48]	; (8004ec8 <UART_SetConfig+0x118>)
 8004e96:	fba3 0302 	umull	r0, r3, r3, r2
 8004e9a:	095b      	lsrs	r3, r3, #5
 8004e9c:	2064      	movs	r0, #100	; 0x64
 8004e9e:	fb00 f303 	mul.w	r3, r0, r3
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	011b      	lsls	r3, r3, #4
 8004ea6:	3332      	adds	r3, #50	; 0x32
 8004ea8:	4a07      	ldr	r2, [pc, #28]	; (8004ec8 <UART_SetConfig+0x118>)
 8004eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8004eae:	095b      	lsrs	r3, r3, #5
 8004eb0:	f003 020f 	and.w	r2, r3, #15
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	440a      	add	r2, r1
 8004eba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004ebc:	bf00      	nop
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	40013800 	.word	0x40013800
 8004ec8:	51eb851f 	.word	0x51eb851f

08004ecc <__errno>:
 8004ecc:	4b01      	ldr	r3, [pc, #4]	; (8004ed4 <__errno+0x8>)
 8004ece:	6818      	ldr	r0, [r3, #0]
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	2000000c 	.word	0x2000000c

08004ed8 <__libc_init_array>:
 8004ed8:	b570      	push	{r4, r5, r6, lr}
 8004eda:	2500      	movs	r5, #0
 8004edc:	4e0c      	ldr	r6, [pc, #48]	; (8004f10 <__libc_init_array+0x38>)
 8004ede:	4c0d      	ldr	r4, [pc, #52]	; (8004f14 <__libc_init_array+0x3c>)
 8004ee0:	1ba4      	subs	r4, r4, r6
 8004ee2:	10a4      	asrs	r4, r4, #2
 8004ee4:	42a5      	cmp	r5, r4
 8004ee6:	d109      	bne.n	8004efc <__libc_init_array+0x24>
 8004ee8:	f002 f85c 	bl	8006fa4 <_init>
 8004eec:	2500      	movs	r5, #0
 8004eee:	4e0a      	ldr	r6, [pc, #40]	; (8004f18 <__libc_init_array+0x40>)
 8004ef0:	4c0a      	ldr	r4, [pc, #40]	; (8004f1c <__libc_init_array+0x44>)
 8004ef2:	1ba4      	subs	r4, r4, r6
 8004ef4:	10a4      	asrs	r4, r4, #2
 8004ef6:	42a5      	cmp	r5, r4
 8004ef8:	d105      	bne.n	8004f06 <__libc_init_array+0x2e>
 8004efa:	bd70      	pop	{r4, r5, r6, pc}
 8004efc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f00:	4798      	blx	r3
 8004f02:	3501      	adds	r5, #1
 8004f04:	e7ee      	b.n	8004ee4 <__libc_init_array+0xc>
 8004f06:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f0a:	4798      	blx	r3
 8004f0c:	3501      	adds	r5, #1
 8004f0e:	e7f2      	b.n	8004ef6 <__libc_init_array+0x1e>
 8004f10:	08007480 	.word	0x08007480
 8004f14:	08007480 	.word	0x08007480
 8004f18:	08007480 	.word	0x08007480
 8004f1c:	08007484 	.word	0x08007484

08004f20 <memcpy>:
 8004f20:	b510      	push	{r4, lr}
 8004f22:	1e43      	subs	r3, r0, #1
 8004f24:	440a      	add	r2, r1
 8004f26:	4291      	cmp	r1, r2
 8004f28:	d100      	bne.n	8004f2c <memcpy+0xc>
 8004f2a:	bd10      	pop	{r4, pc}
 8004f2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f34:	e7f7      	b.n	8004f26 <memcpy+0x6>

08004f36 <memset>:
 8004f36:	4603      	mov	r3, r0
 8004f38:	4402      	add	r2, r0
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d100      	bne.n	8004f40 <memset+0xa>
 8004f3e:	4770      	bx	lr
 8004f40:	f803 1b01 	strb.w	r1, [r3], #1
 8004f44:	e7f9      	b.n	8004f3a <memset+0x4>

08004f46 <__cvt>:
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f4c:	461e      	mov	r6, r3
 8004f4e:	bfbb      	ittet	lt
 8004f50:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004f54:	461e      	movlt	r6, r3
 8004f56:	2300      	movge	r3, #0
 8004f58:	232d      	movlt	r3, #45	; 0x2d
 8004f5a:	b088      	sub	sp, #32
 8004f5c:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004f5e:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8004f62:	f027 0720 	bic.w	r7, r7, #32
 8004f66:	2f46      	cmp	r7, #70	; 0x46
 8004f68:	4614      	mov	r4, r2
 8004f6a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004f6c:	700b      	strb	r3, [r1, #0]
 8004f6e:	d004      	beq.n	8004f7a <__cvt+0x34>
 8004f70:	2f45      	cmp	r7, #69	; 0x45
 8004f72:	d100      	bne.n	8004f76 <__cvt+0x30>
 8004f74:	3501      	adds	r5, #1
 8004f76:	2302      	movs	r3, #2
 8004f78:	e000      	b.n	8004f7c <__cvt+0x36>
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	aa07      	add	r2, sp, #28
 8004f7e:	9204      	str	r2, [sp, #16]
 8004f80:	aa06      	add	r2, sp, #24
 8004f82:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004f86:	e9cd 3500 	strd	r3, r5, [sp]
 8004f8a:	4622      	mov	r2, r4
 8004f8c:	4633      	mov	r3, r6
 8004f8e:	f000 fcd7 	bl	8005940 <_dtoa_r>
 8004f92:	2f47      	cmp	r7, #71	; 0x47
 8004f94:	4680      	mov	r8, r0
 8004f96:	d102      	bne.n	8004f9e <__cvt+0x58>
 8004f98:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004f9a:	07db      	lsls	r3, r3, #31
 8004f9c:	d526      	bpl.n	8004fec <__cvt+0xa6>
 8004f9e:	2f46      	cmp	r7, #70	; 0x46
 8004fa0:	eb08 0905 	add.w	r9, r8, r5
 8004fa4:	d111      	bne.n	8004fca <__cvt+0x84>
 8004fa6:	f898 3000 	ldrb.w	r3, [r8]
 8004faa:	2b30      	cmp	r3, #48	; 0x30
 8004fac:	d10a      	bne.n	8004fc4 <__cvt+0x7e>
 8004fae:	2200      	movs	r2, #0
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	4620      	mov	r0, r4
 8004fb4:	4631      	mov	r1, r6
 8004fb6:	f7fb fcf7 	bl	80009a8 <__aeabi_dcmpeq>
 8004fba:	b918      	cbnz	r0, 8004fc4 <__cvt+0x7e>
 8004fbc:	f1c5 0501 	rsb	r5, r5, #1
 8004fc0:	f8ca 5000 	str.w	r5, [sl]
 8004fc4:	f8da 3000 	ldr.w	r3, [sl]
 8004fc8:	4499      	add	r9, r3
 8004fca:	2200      	movs	r2, #0
 8004fcc:	2300      	movs	r3, #0
 8004fce:	4620      	mov	r0, r4
 8004fd0:	4631      	mov	r1, r6
 8004fd2:	f7fb fce9 	bl	80009a8 <__aeabi_dcmpeq>
 8004fd6:	b938      	cbnz	r0, 8004fe8 <__cvt+0xa2>
 8004fd8:	2230      	movs	r2, #48	; 0x30
 8004fda:	9b07      	ldr	r3, [sp, #28]
 8004fdc:	454b      	cmp	r3, r9
 8004fde:	d205      	bcs.n	8004fec <__cvt+0xa6>
 8004fe0:	1c59      	adds	r1, r3, #1
 8004fe2:	9107      	str	r1, [sp, #28]
 8004fe4:	701a      	strb	r2, [r3, #0]
 8004fe6:	e7f8      	b.n	8004fda <__cvt+0x94>
 8004fe8:	f8cd 901c 	str.w	r9, [sp, #28]
 8004fec:	4640      	mov	r0, r8
 8004fee:	9b07      	ldr	r3, [sp, #28]
 8004ff0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004ff2:	eba3 0308 	sub.w	r3, r3, r8
 8004ff6:	6013      	str	r3, [r2, #0]
 8004ff8:	b008      	add	sp, #32
 8004ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004ffe <__exponent>:
 8004ffe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005000:	2900      	cmp	r1, #0
 8005002:	bfb4      	ite	lt
 8005004:	232d      	movlt	r3, #45	; 0x2d
 8005006:	232b      	movge	r3, #43	; 0x2b
 8005008:	4604      	mov	r4, r0
 800500a:	bfb8      	it	lt
 800500c:	4249      	neglt	r1, r1
 800500e:	2909      	cmp	r1, #9
 8005010:	f804 2b02 	strb.w	r2, [r4], #2
 8005014:	7043      	strb	r3, [r0, #1]
 8005016:	dd21      	ble.n	800505c <__exponent+0x5e>
 8005018:	f10d 0307 	add.w	r3, sp, #7
 800501c:	461f      	mov	r7, r3
 800501e:	260a      	movs	r6, #10
 8005020:	fb91 f5f6 	sdiv	r5, r1, r6
 8005024:	fb06 1115 	mls	r1, r6, r5, r1
 8005028:	2d09      	cmp	r5, #9
 800502a:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800502e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005032:	f103 32ff 	add.w	r2, r3, #4294967295
 8005036:	4629      	mov	r1, r5
 8005038:	dc09      	bgt.n	800504e <__exponent+0x50>
 800503a:	3130      	adds	r1, #48	; 0x30
 800503c:	3b02      	subs	r3, #2
 800503e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005042:	42bb      	cmp	r3, r7
 8005044:	4622      	mov	r2, r4
 8005046:	d304      	bcc.n	8005052 <__exponent+0x54>
 8005048:	1a10      	subs	r0, r2, r0
 800504a:	b003      	add	sp, #12
 800504c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800504e:	4613      	mov	r3, r2
 8005050:	e7e6      	b.n	8005020 <__exponent+0x22>
 8005052:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005056:	f804 2b01 	strb.w	r2, [r4], #1
 800505a:	e7f2      	b.n	8005042 <__exponent+0x44>
 800505c:	2330      	movs	r3, #48	; 0x30
 800505e:	4419      	add	r1, r3
 8005060:	7083      	strb	r3, [r0, #2]
 8005062:	1d02      	adds	r2, r0, #4
 8005064:	70c1      	strb	r1, [r0, #3]
 8005066:	e7ef      	b.n	8005048 <__exponent+0x4a>

08005068 <_printf_float>:
 8005068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800506c:	b091      	sub	sp, #68	; 0x44
 800506e:	460c      	mov	r4, r1
 8005070:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8005072:	4693      	mov	fp, r2
 8005074:	461e      	mov	r6, r3
 8005076:	4605      	mov	r5, r0
 8005078:	f001 fa16 	bl	80064a8 <_localeconv_r>
 800507c:	6803      	ldr	r3, [r0, #0]
 800507e:	4618      	mov	r0, r3
 8005080:	9309      	str	r3, [sp, #36]	; 0x24
 8005082:	f7fb f865 	bl	8000150 <strlen>
 8005086:	2300      	movs	r3, #0
 8005088:	930e      	str	r3, [sp, #56]	; 0x38
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	900a      	str	r0, [sp, #40]	; 0x28
 800508e:	3307      	adds	r3, #7
 8005090:	f023 0307 	bic.w	r3, r3, #7
 8005094:	f103 0208 	add.w	r2, r3, #8
 8005098:	f894 8018 	ldrb.w	r8, [r4, #24]
 800509c:	f8d4 a000 	ldr.w	sl, [r4]
 80050a0:	603a      	str	r2, [r7, #0]
 80050a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80050aa:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 80050ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80050b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80050b4:	f04f 32ff 	mov.w	r2, #4294967295
 80050b8:	4ba6      	ldr	r3, [pc, #664]	; (8005354 <_printf_float+0x2ec>)
 80050ba:	4638      	mov	r0, r7
 80050bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050be:	f7fb fca5 	bl	8000a0c <__aeabi_dcmpun>
 80050c2:	bb68      	cbnz	r0, 8005120 <_printf_float+0xb8>
 80050c4:	f04f 32ff 	mov.w	r2, #4294967295
 80050c8:	4ba2      	ldr	r3, [pc, #648]	; (8005354 <_printf_float+0x2ec>)
 80050ca:	4638      	mov	r0, r7
 80050cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050ce:	f7fb fc7f 	bl	80009d0 <__aeabi_dcmple>
 80050d2:	bb28      	cbnz	r0, 8005120 <_printf_float+0xb8>
 80050d4:	2200      	movs	r2, #0
 80050d6:	2300      	movs	r3, #0
 80050d8:	4638      	mov	r0, r7
 80050da:	4649      	mov	r1, r9
 80050dc:	f7fb fc6e 	bl	80009bc <__aeabi_dcmplt>
 80050e0:	b110      	cbz	r0, 80050e8 <_printf_float+0x80>
 80050e2:	232d      	movs	r3, #45	; 0x2d
 80050e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050e8:	4f9b      	ldr	r7, [pc, #620]	; (8005358 <_printf_float+0x2f0>)
 80050ea:	4b9c      	ldr	r3, [pc, #624]	; (800535c <_printf_float+0x2f4>)
 80050ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80050f0:	bf98      	it	ls
 80050f2:	461f      	movls	r7, r3
 80050f4:	2303      	movs	r3, #3
 80050f6:	f04f 0900 	mov.w	r9, #0
 80050fa:	6123      	str	r3, [r4, #16]
 80050fc:	f02a 0304 	bic.w	r3, sl, #4
 8005100:	6023      	str	r3, [r4, #0]
 8005102:	9600      	str	r6, [sp, #0]
 8005104:	465b      	mov	r3, fp
 8005106:	aa0f      	add	r2, sp, #60	; 0x3c
 8005108:	4621      	mov	r1, r4
 800510a:	4628      	mov	r0, r5
 800510c:	f000 f9e2 	bl	80054d4 <_printf_common>
 8005110:	3001      	adds	r0, #1
 8005112:	f040 8090 	bne.w	8005236 <_printf_float+0x1ce>
 8005116:	f04f 30ff 	mov.w	r0, #4294967295
 800511a:	b011      	add	sp, #68	; 0x44
 800511c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005120:	463a      	mov	r2, r7
 8005122:	464b      	mov	r3, r9
 8005124:	4638      	mov	r0, r7
 8005126:	4649      	mov	r1, r9
 8005128:	f7fb fc70 	bl	8000a0c <__aeabi_dcmpun>
 800512c:	b110      	cbz	r0, 8005134 <_printf_float+0xcc>
 800512e:	4f8c      	ldr	r7, [pc, #560]	; (8005360 <_printf_float+0x2f8>)
 8005130:	4b8c      	ldr	r3, [pc, #560]	; (8005364 <_printf_float+0x2fc>)
 8005132:	e7db      	b.n	80050ec <_printf_float+0x84>
 8005134:	6863      	ldr	r3, [r4, #4]
 8005136:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800513a:	1c59      	adds	r1, r3, #1
 800513c:	a80d      	add	r0, sp, #52	; 0x34
 800513e:	a90e      	add	r1, sp, #56	; 0x38
 8005140:	d140      	bne.n	80051c4 <_printf_float+0x15c>
 8005142:	2306      	movs	r3, #6
 8005144:	6063      	str	r3, [r4, #4]
 8005146:	f04f 0c00 	mov.w	ip, #0
 800514a:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800514e:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8005152:	6863      	ldr	r3, [r4, #4]
 8005154:	6022      	str	r2, [r4, #0]
 8005156:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800515a:	9300      	str	r3, [sp, #0]
 800515c:	463a      	mov	r2, r7
 800515e:	464b      	mov	r3, r9
 8005160:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8005164:	4628      	mov	r0, r5
 8005166:	f7ff feee 	bl	8004f46 <__cvt>
 800516a:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800516e:	2b47      	cmp	r3, #71	; 0x47
 8005170:	4607      	mov	r7, r0
 8005172:	d109      	bne.n	8005188 <_printf_float+0x120>
 8005174:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005176:	1cd8      	adds	r0, r3, #3
 8005178:	db02      	blt.n	8005180 <_printf_float+0x118>
 800517a:	6862      	ldr	r2, [r4, #4]
 800517c:	4293      	cmp	r3, r2
 800517e:	dd47      	ble.n	8005210 <_printf_float+0x1a8>
 8005180:	f1a8 0802 	sub.w	r8, r8, #2
 8005184:	fa5f f888 	uxtb.w	r8, r8
 8005188:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800518c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800518e:	d824      	bhi.n	80051da <_printf_float+0x172>
 8005190:	3901      	subs	r1, #1
 8005192:	4642      	mov	r2, r8
 8005194:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005198:	910d      	str	r1, [sp, #52]	; 0x34
 800519a:	f7ff ff30 	bl	8004ffe <__exponent>
 800519e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80051a0:	4681      	mov	r9, r0
 80051a2:	1813      	adds	r3, r2, r0
 80051a4:	2a01      	cmp	r2, #1
 80051a6:	6123      	str	r3, [r4, #16]
 80051a8:	dc02      	bgt.n	80051b0 <_printf_float+0x148>
 80051aa:	6822      	ldr	r2, [r4, #0]
 80051ac:	07d1      	lsls	r1, r2, #31
 80051ae:	d501      	bpl.n	80051b4 <_printf_float+0x14c>
 80051b0:	3301      	adds	r3, #1
 80051b2:	6123      	str	r3, [r4, #16]
 80051b4:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d0a2      	beq.n	8005102 <_printf_float+0x9a>
 80051bc:	232d      	movs	r3, #45	; 0x2d
 80051be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051c2:	e79e      	b.n	8005102 <_printf_float+0x9a>
 80051c4:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80051c8:	f000 816e 	beq.w	80054a8 <_printf_float+0x440>
 80051cc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80051d0:	d1b9      	bne.n	8005146 <_printf_float+0xde>
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1b7      	bne.n	8005146 <_printf_float+0xde>
 80051d6:	2301      	movs	r3, #1
 80051d8:	e7b4      	b.n	8005144 <_printf_float+0xdc>
 80051da:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80051de:	d119      	bne.n	8005214 <_printf_float+0x1ac>
 80051e0:	2900      	cmp	r1, #0
 80051e2:	6863      	ldr	r3, [r4, #4]
 80051e4:	dd0c      	ble.n	8005200 <_printf_float+0x198>
 80051e6:	6121      	str	r1, [r4, #16]
 80051e8:	b913      	cbnz	r3, 80051f0 <_printf_float+0x188>
 80051ea:	6822      	ldr	r2, [r4, #0]
 80051ec:	07d2      	lsls	r2, r2, #31
 80051ee:	d502      	bpl.n	80051f6 <_printf_float+0x18e>
 80051f0:	3301      	adds	r3, #1
 80051f2:	440b      	add	r3, r1
 80051f4:	6123      	str	r3, [r4, #16]
 80051f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80051f8:	f04f 0900 	mov.w	r9, #0
 80051fc:	65a3      	str	r3, [r4, #88]	; 0x58
 80051fe:	e7d9      	b.n	80051b4 <_printf_float+0x14c>
 8005200:	b913      	cbnz	r3, 8005208 <_printf_float+0x1a0>
 8005202:	6822      	ldr	r2, [r4, #0]
 8005204:	07d0      	lsls	r0, r2, #31
 8005206:	d501      	bpl.n	800520c <_printf_float+0x1a4>
 8005208:	3302      	adds	r3, #2
 800520a:	e7f3      	b.n	80051f4 <_printf_float+0x18c>
 800520c:	2301      	movs	r3, #1
 800520e:	e7f1      	b.n	80051f4 <_printf_float+0x18c>
 8005210:	f04f 0867 	mov.w	r8, #103	; 0x67
 8005214:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005218:	4293      	cmp	r3, r2
 800521a:	db05      	blt.n	8005228 <_printf_float+0x1c0>
 800521c:	6822      	ldr	r2, [r4, #0]
 800521e:	6123      	str	r3, [r4, #16]
 8005220:	07d1      	lsls	r1, r2, #31
 8005222:	d5e8      	bpl.n	80051f6 <_printf_float+0x18e>
 8005224:	3301      	adds	r3, #1
 8005226:	e7e5      	b.n	80051f4 <_printf_float+0x18c>
 8005228:	2b00      	cmp	r3, #0
 800522a:	bfcc      	ite	gt
 800522c:	2301      	movgt	r3, #1
 800522e:	f1c3 0302 	rsble	r3, r3, #2
 8005232:	4413      	add	r3, r2
 8005234:	e7de      	b.n	80051f4 <_printf_float+0x18c>
 8005236:	6823      	ldr	r3, [r4, #0]
 8005238:	055a      	lsls	r2, r3, #21
 800523a:	d407      	bmi.n	800524c <_printf_float+0x1e4>
 800523c:	6923      	ldr	r3, [r4, #16]
 800523e:	463a      	mov	r2, r7
 8005240:	4659      	mov	r1, fp
 8005242:	4628      	mov	r0, r5
 8005244:	47b0      	blx	r6
 8005246:	3001      	adds	r0, #1
 8005248:	d129      	bne.n	800529e <_printf_float+0x236>
 800524a:	e764      	b.n	8005116 <_printf_float+0xae>
 800524c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8005250:	f240 80d7 	bls.w	8005402 <_printf_float+0x39a>
 8005254:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005258:	2200      	movs	r2, #0
 800525a:	2300      	movs	r3, #0
 800525c:	f7fb fba4 	bl	80009a8 <__aeabi_dcmpeq>
 8005260:	b388      	cbz	r0, 80052c6 <_printf_float+0x25e>
 8005262:	2301      	movs	r3, #1
 8005264:	4a40      	ldr	r2, [pc, #256]	; (8005368 <_printf_float+0x300>)
 8005266:	4659      	mov	r1, fp
 8005268:	4628      	mov	r0, r5
 800526a:	47b0      	blx	r6
 800526c:	3001      	adds	r0, #1
 800526e:	f43f af52 	beq.w	8005116 <_printf_float+0xae>
 8005272:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005276:	429a      	cmp	r2, r3
 8005278:	db02      	blt.n	8005280 <_printf_float+0x218>
 800527a:	6823      	ldr	r3, [r4, #0]
 800527c:	07d8      	lsls	r0, r3, #31
 800527e:	d50e      	bpl.n	800529e <_printf_float+0x236>
 8005280:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005284:	4659      	mov	r1, fp
 8005286:	4628      	mov	r0, r5
 8005288:	47b0      	blx	r6
 800528a:	3001      	adds	r0, #1
 800528c:	f43f af43 	beq.w	8005116 <_printf_float+0xae>
 8005290:	2700      	movs	r7, #0
 8005292:	f104 081a 	add.w	r8, r4, #26
 8005296:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005298:	3b01      	subs	r3, #1
 800529a:	42bb      	cmp	r3, r7
 800529c:	dc09      	bgt.n	80052b2 <_printf_float+0x24a>
 800529e:	6823      	ldr	r3, [r4, #0]
 80052a0:	079f      	lsls	r7, r3, #30
 80052a2:	f100 80fd 	bmi.w	80054a0 <_printf_float+0x438>
 80052a6:	68e0      	ldr	r0, [r4, #12]
 80052a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80052aa:	4298      	cmp	r0, r3
 80052ac:	bfb8      	it	lt
 80052ae:	4618      	movlt	r0, r3
 80052b0:	e733      	b.n	800511a <_printf_float+0xb2>
 80052b2:	2301      	movs	r3, #1
 80052b4:	4642      	mov	r2, r8
 80052b6:	4659      	mov	r1, fp
 80052b8:	4628      	mov	r0, r5
 80052ba:	47b0      	blx	r6
 80052bc:	3001      	adds	r0, #1
 80052be:	f43f af2a 	beq.w	8005116 <_printf_float+0xae>
 80052c2:	3701      	adds	r7, #1
 80052c4:	e7e7      	b.n	8005296 <_printf_float+0x22e>
 80052c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	dc2b      	bgt.n	8005324 <_printf_float+0x2bc>
 80052cc:	2301      	movs	r3, #1
 80052ce:	4a26      	ldr	r2, [pc, #152]	; (8005368 <_printf_float+0x300>)
 80052d0:	4659      	mov	r1, fp
 80052d2:	4628      	mov	r0, r5
 80052d4:	47b0      	blx	r6
 80052d6:	3001      	adds	r0, #1
 80052d8:	f43f af1d 	beq.w	8005116 <_printf_float+0xae>
 80052dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052de:	b923      	cbnz	r3, 80052ea <_printf_float+0x282>
 80052e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052e2:	b913      	cbnz	r3, 80052ea <_printf_float+0x282>
 80052e4:	6823      	ldr	r3, [r4, #0]
 80052e6:	07d9      	lsls	r1, r3, #31
 80052e8:	d5d9      	bpl.n	800529e <_printf_float+0x236>
 80052ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052ee:	4659      	mov	r1, fp
 80052f0:	4628      	mov	r0, r5
 80052f2:	47b0      	blx	r6
 80052f4:	3001      	adds	r0, #1
 80052f6:	f43f af0e 	beq.w	8005116 <_printf_float+0xae>
 80052fa:	f04f 0800 	mov.w	r8, #0
 80052fe:	f104 091a 	add.w	r9, r4, #26
 8005302:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005304:	425b      	negs	r3, r3
 8005306:	4543      	cmp	r3, r8
 8005308:	dc01      	bgt.n	800530e <_printf_float+0x2a6>
 800530a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800530c:	e797      	b.n	800523e <_printf_float+0x1d6>
 800530e:	2301      	movs	r3, #1
 8005310:	464a      	mov	r2, r9
 8005312:	4659      	mov	r1, fp
 8005314:	4628      	mov	r0, r5
 8005316:	47b0      	blx	r6
 8005318:	3001      	adds	r0, #1
 800531a:	f43f aefc 	beq.w	8005116 <_printf_float+0xae>
 800531e:	f108 0801 	add.w	r8, r8, #1
 8005322:	e7ee      	b.n	8005302 <_printf_float+0x29a>
 8005324:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005326:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005328:	429a      	cmp	r2, r3
 800532a:	bfa8      	it	ge
 800532c:	461a      	movge	r2, r3
 800532e:	2a00      	cmp	r2, #0
 8005330:	4690      	mov	r8, r2
 8005332:	dd07      	ble.n	8005344 <_printf_float+0x2dc>
 8005334:	4613      	mov	r3, r2
 8005336:	4659      	mov	r1, fp
 8005338:	463a      	mov	r2, r7
 800533a:	4628      	mov	r0, r5
 800533c:	47b0      	blx	r6
 800533e:	3001      	adds	r0, #1
 8005340:	f43f aee9 	beq.w	8005116 <_printf_float+0xae>
 8005344:	f104 031a 	add.w	r3, r4, #26
 8005348:	f04f 0a00 	mov.w	sl, #0
 800534c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8005350:	930b      	str	r3, [sp, #44]	; 0x2c
 8005352:	e015      	b.n	8005380 <_printf_float+0x318>
 8005354:	7fefffff 	.word	0x7fefffff
 8005358:	08007228 	.word	0x08007228
 800535c:	08007224 	.word	0x08007224
 8005360:	08007230 	.word	0x08007230
 8005364:	0800722c 	.word	0x0800722c
 8005368:	08007234 	.word	0x08007234
 800536c:	2301      	movs	r3, #1
 800536e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005370:	4659      	mov	r1, fp
 8005372:	4628      	mov	r0, r5
 8005374:	47b0      	blx	r6
 8005376:	3001      	adds	r0, #1
 8005378:	f43f aecd 	beq.w	8005116 <_printf_float+0xae>
 800537c:	f10a 0a01 	add.w	sl, sl, #1
 8005380:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8005384:	eba9 0308 	sub.w	r3, r9, r8
 8005388:	4553      	cmp	r3, sl
 800538a:	dcef      	bgt.n	800536c <_printf_float+0x304>
 800538c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005390:	429a      	cmp	r2, r3
 8005392:	444f      	add	r7, r9
 8005394:	db14      	blt.n	80053c0 <_printf_float+0x358>
 8005396:	6823      	ldr	r3, [r4, #0]
 8005398:	07da      	lsls	r2, r3, #31
 800539a:	d411      	bmi.n	80053c0 <_printf_float+0x358>
 800539c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800539e:	990d      	ldr	r1, [sp, #52]	; 0x34
 80053a0:	eba3 0209 	sub.w	r2, r3, r9
 80053a4:	eba3 0901 	sub.w	r9, r3, r1
 80053a8:	4591      	cmp	r9, r2
 80053aa:	bfa8      	it	ge
 80053ac:	4691      	movge	r9, r2
 80053ae:	f1b9 0f00 	cmp.w	r9, #0
 80053b2:	dc0d      	bgt.n	80053d0 <_printf_float+0x368>
 80053b4:	2700      	movs	r7, #0
 80053b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80053ba:	f104 081a 	add.w	r8, r4, #26
 80053be:	e018      	b.n	80053f2 <_printf_float+0x38a>
 80053c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80053c4:	4659      	mov	r1, fp
 80053c6:	4628      	mov	r0, r5
 80053c8:	47b0      	blx	r6
 80053ca:	3001      	adds	r0, #1
 80053cc:	d1e6      	bne.n	800539c <_printf_float+0x334>
 80053ce:	e6a2      	b.n	8005116 <_printf_float+0xae>
 80053d0:	464b      	mov	r3, r9
 80053d2:	463a      	mov	r2, r7
 80053d4:	4659      	mov	r1, fp
 80053d6:	4628      	mov	r0, r5
 80053d8:	47b0      	blx	r6
 80053da:	3001      	adds	r0, #1
 80053dc:	d1ea      	bne.n	80053b4 <_printf_float+0x34c>
 80053de:	e69a      	b.n	8005116 <_printf_float+0xae>
 80053e0:	2301      	movs	r3, #1
 80053e2:	4642      	mov	r2, r8
 80053e4:	4659      	mov	r1, fp
 80053e6:	4628      	mov	r0, r5
 80053e8:	47b0      	blx	r6
 80053ea:	3001      	adds	r0, #1
 80053ec:	f43f ae93 	beq.w	8005116 <_printf_float+0xae>
 80053f0:	3701      	adds	r7, #1
 80053f2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80053f6:	1a9b      	subs	r3, r3, r2
 80053f8:	eba3 0309 	sub.w	r3, r3, r9
 80053fc:	42bb      	cmp	r3, r7
 80053fe:	dcef      	bgt.n	80053e0 <_printf_float+0x378>
 8005400:	e74d      	b.n	800529e <_printf_float+0x236>
 8005402:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005404:	2a01      	cmp	r2, #1
 8005406:	dc01      	bgt.n	800540c <_printf_float+0x3a4>
 8005408:	07db      	lsls	r3, r3, #31
 800540a:	d538      	bpl.n	800547e <_printf_float+0x416>
 800540c:	2301      	movs	r3, #1
 800540e:	463a      	mov	r2, r7
 8005410:	4659      	mov	r1, fp
 8005412:	4628      	mov	r0, r5
 8005414:	47b0      	blx	r6
 8005416:	3001      	adds	r0, #1
 8005418:	f43f ae7d 	beq.w	8005116 <_printf_float+0xae>
 800541c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005420:	4659      	mov	r1, fp
 8005422:	4628      	mov	r0, r5
 8005424:	47b0      	blx	r6
 8005426:	3001      	adds	r0, #1
 8005428:	f107 0701 	add.w	r7, r7, #1
 800542c:	f43f ae73 	beq.w	8005116 <_printf_float+0xae>
 8005430:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005434:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005436:	2200      	movs	r2, #0
 8005438:	f103 38ff 	add.w	r8, r3, #4294967295
 800543c:	2300      	movs	r3, #0
 800543e:	f7fb fab3 	bl	80009a8 <__aeabi_dcmpeq>
 8005442:	b9c0      	cbnz	r0, 8005476 <_printf_float+0x40e>
 8005444:	4643      	mov	r3, r8
 8005446:	463a      	mov	r2, r7
 8005448:	4659      	mov	r1, fp
 800544a:	4628      	mov	r0, r5
 800544c:	47b0      	blx	r6
 800544e:	3001      	adds	r0, #1
 8005450:	d10d      	bne.n	800546e <_printf_float+0x406>
 8005452:	e660      	b.n	8005116 <_printf_float+0xae>
 8005454:	2301      	movs	r3, #1
 8005456:	4642      	mov	r2, r8
 8005458:	4659      	mov	r1, fp
 800545a:	4628      	mov	r0, r5
 800545c:	47b0      	blx	r6
 800545e:	3001      	adds	r0, #1
 8005460:	f43f ae59 	beq.w	8005116 <_printf_float+0xae>
 8005464:	3701      	adds	r7, #1
 8005466:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005468:	3b01      	subs	r3, #1
 800546a:	42bb      	cmp	r3, r7
 800546c:	dcf2      	bgt.n	8005454 <_printf_float+0x3ec>
 800546e:	464b      	mov	r3, r9
 8005470:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005474:	e6e4      	b.n	8005240 <_printf_float+0x1d8>
 8005476:	2700      	movs	r7, #0
 8005478:	f104 081a 	add.w	r8, r4, #26
 800547c:	e7f3      	b.n	8005466 <_printf_float+0x3fe>
 800547e:	2301      	movs	r3, #1
 8005480:	e7e1      	b.n	8005446 <_printf_float+0x3de>
 8005482:	2301      	movs	r3, #1
 8005484:	4642      	mov	r2, r8
 8005486:	4659      	mov	r1, fp
 8005488:	4628      	mov	r0, r5
 800548a:	47b0      	blx	r6
 800548c:	3001      	adds	r0, #1
 800548e:	f43f ae42 	beq.w	8005116 <_printf_float+0xae>
 8005492:	3701      	adds	r7, #1
 8005494:	68e3      	ldr	r3, [r4, #12]
 8005496:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005498:	1a9b      	subs	r3, r3, r2
 800549a:	42bb      	cmp	r3, r7
 800549c:	dcf1      	bgt.n	8005482 <_printf_float+0x41a>
 800549e:	e702      	b.n	80052a6 <_printf_float+0x23e>
 80054a0:	2700      	movs	r7, #0
 80054a2:	f104 0819 	add.w	r8, r4, #25
 80054a6:	e7f5      	b.n	8005494 <_printf_float+0x42c>
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f43f ae94 	beq.w	80051d6 <_printf_float+0x16e>
 80054ae:	f04f 0c00 	mov.w	ip, #0
 80054b2:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80054b6:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80054ba:	6022      	str	r2, [r4, #0]
 80054bc:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80054c0:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80054c4:	9300      	str	r3, [sp, #0]
 80054c6:	463a      	mov	r2, r7
 80054c8:	464b      	mov	r3, r9
 80054ca:	4628      	mov	r0, r5
 80054cc:	f7ff fd3b 	bl	8004f46 <__cvt>
 80054d0:	4607      	mov	r7, r0
 80054d2:	e64f      	b.n	8005174 <_printf_float+0x10c>

080054d4 <_printf_common>:
 80054d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054d8:	4691      	mov	r9, r2
 80054da:	461f      	mov	r7, r3
 80054dc:	688a      	ldr	r2, [r1, #8]
 80054de:	690b      	ldr	r3, [r1, #16]
 80054e0:	4606      	mov	r6, r0
 80054e2:	4293      	cmp	r3, r2
 80054e4:	bfb8      	it	lt
 80054e6:	4613      	movlt	r3, r2
 80054e8:	f8c9 3000 	str.w	r3, [r9]
 80054ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80054f0:	460c      	mov	r4, r1
 80054f2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80054f6:	b112      	cbz	r2, 80054fe <_printf_common+0x2a>
 80054f8:	3301      	adds	r3, #1
 80054fa:	f8c9 3000 	str.w	r3, [r9]
 80054fe:	6823      	ldr	r3, [r4, #0]
 8005500:	0699      	lsls	r1, r3, #26
 8005502:	bf42      	ittt	mi
 8005504:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005508:	3302      	addmi	r3, #2
 800550a:	f8c9 3000 	strmi.w	r3, [r9]
 800550e:	6825      	ldr	r5, [r4, #0]
 8005510:	f015 0506 	ands.w	r5, r5, #6
 8005514:	d107      	bne.n	8005526 <_printf_common+0x52>
 8005516:	f104 0a19 	add.w	sl, r4, #25
 800551a:	68e3      	ldr	r3, [r4, #12]
 800551c:	f8d9 2000 	ldr.w	r2, [r9]
 8005520:	1a9b      	subs	r3, r3, r2
 8005522:	42ab      	cmp	r3, r5
 8005524:	dc29      	bgt.n	800557a <_printf_common+0xa6>
 8005526:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800552a:	6822      	ldr	r2, [r4, #0]
 800552c:	3300      	adds	r3, #0
 800552e:	bf18      	it	ne
 8005530:	2301      	movne	r3, #1
 8005532:	0692      	lsls	r2, r2, #26
 8005534:	d42e      	bmi.n	8005594 <_printf_common+0xc0>
 8005536:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800553a:	4639      	mov	r1, r7
 800553c:	4630      	mov	r0, r6
 800553e:	47c0      	blx	r8
 8005540:	3001      	adds	r0, #1
 8005542:	d021      	beq.n	8005588 <_printf_common+0xb4>
 8005544:	6823      	ldr	r3, [r4, #0]
 8005546:	68e5      	ldr	r5, [r4, #12]
 8005548:	f003 0306 	and.w	r3, r3, #6
 800554c:	2b04      	cmp	r3, #4
 800554e:	bf18      	it	ne
 8005550:	2500      	movne	r5, #0
 8005552:	f8d9 2000 	ldr.w	r2, [r9]
 8005556:	f04f 0900 	mov.w	r9, #0
 800555a:	bf08      	it	eq
 800555c:	1aad      	subeq	r5, r5, r2
 800555e:	68a3      	ldr	r3, [r4, #8]
 8005560:	6922      	ldr	r2, [r4, #16]
 8005562:	bf08      	it	eq
 8005564:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005568:	4293      	cmp	r3, r2
 800556a:	bfc4      	itt	gt
 800556c:	1a9b      	subgt	r3, r3, r2
 800556e:	18ed      	addgt	r5, r5, r3
 8005570:	341a      	adds	r4, #26
 8005572:	454d      	cmp	r5, r9
 8005574:	d11a      	bne.n	80055ac <_printf_common+0xd8>
 8005576:	2000      	movs	r0, #0
 8005578:	e008      	b.n	800558c <_printf_common+0xb8>
 800557a:	2301      	movs	r3, #1
 800557c:	4652      	mov	r2, sl
 800557e:	4639      	mov	r1, r7
 8005580:	4630      	mov	r0, r6
 8005582:	47c0      	blx	r8
 8005584:	3001      	adds	r0, #1
 8005586:	d103      	bne.n	8005590 <_printf_common+0xbc>
 8005588:	f04f 30ff 	mov.w	r0, #4294967295
 800558c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005590:	3501      	adds	r5, #1
 8005592:	e7c2      	b.n	800551a <_printf_common+0x46>
 8005594:	2030      	movs	r0, #48	; 0x30
 8005596:	18e1      	adds	r1, r4, r3
 8005598:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800559c:	1c5a      	adds	r2, r3, #1
 800559e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80055a2:	4422      	add	r2, r4
 80055a4:	3302      	adds	r3, #2
 80055a6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80055aa:	e7c4      	b.n	8005536 <_printf_common+0x62>
 80055ac:	2301      	movs	r3, #1
 80055ae:	4622      	mov	r2, r4
 80055b0:	4639      	mov	r1, r7
 80055b2:	4630      	mov	r0, r6
 80055b4:	47c0      	blx	r8
 80055b6:	3001      	adds	r0, #1
 80055b8:	d0e6      	beq.n	8005588 <_printf_common+0xb4>
 80055ba:	f109 0901 	add.w	r9, r9, #1
 80055be:	e7d8      	b.n	8005572 <_printf_common+0x9e>

080055c0 <_printf_i>:
 80055c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80055c4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80055c8:	460c      	mov	r4, r1
 80055ca:	7e09      	ldrb	r1, [r1, #24]
 80055cc:	b085      	sub	sp, #20
 80055ce:	296e      	cmp	r1, #110	; 0x6e
 80055d0:	4617      	mov	r7, r2
 80055d2:	4606      	mov	r6, r0
 80055d4:	4698      	mov	r8, r3
 80055d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80055d8:	f000 80b3 	beq.w	8005742 <_printf_i+0x182>
 80055dc:	d822      	bhi.n	8005624 <_printf_i+0x64>
 80055de:	2963      	cmp	r1, #99	; 0x63
 80055e0:	d036      	beq.n	8005650 <_printf_i+0x90>
 80055e2:	d80a      	bhi.n	80055fa <_printf_i+0x3a>
 80055e4:	2900      	cmp	r1, #0
 80055e6:	f000 80b9 	beq.w	800575c <_printf_i+0x19c>
 80055ea:	2958      	cmp	r1, #88	; 0x58
 80055ec:	f000 8083 	beq.w	80056f6 <_printf_i+0x136>
 80055f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055f4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80055f8:	e032      	b.n	8005660 <_printf_i+0xa0>
 80055fa:	2964      	cmp	r1, #100	; 0x64
 80055fc:	d001      	beq.n	8005602 <_printf_i+0x42>
 80055fe:	2969      	cmp	r1, #105	; 0x69
 8005600:	d1f6      	bne.n	80055f0 <_printf_i+0x30>
 8005602:	6820      	ldr	r0, [r4, #0]
 8005604:	6813      	ldr	r3, [r2, #0]
 8005606:	0605      	lsls	r5, r0, #24
 8005608:	f103 0104 	add.w	r1, r3, #4
 800560c:	d52a      	bpl.n	8005664 <_printf_i+0xa4>
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	6011      	str	r1, [r2, #0]
 8005612:	2b00      	cmp	r3, #0
 8005614:	da03      	bge.n	800561e <_printf_i+0x5e>
 8005616:	222d      	movs	r2, #45	; 0x2d
 8005618:	425b      	negs	r3, r3
 800561a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800561e:	486f      	ldr	r0, [pc, #444]	; (80057dc <_printf_i+0x21c>)
 8005620:	220a      	movs	r2, #10
 8005622:	e039      	b.n	8005698 <_printf_i+0xd8>
 8005624:	2973      	cmp	r1, #115	; 0x73
 8005626:	f000 809d 	beq.w	8005764 <_printf_i+0x1a4>
 800562a:	d808      	bhi.n	800563e <_printf_i+0x7e>
 800562c:	296f      	cmp	r1, #111	; 0x6f
 800562e:	d020      	beq.n	8005672 <_printf_i+0xb2>
 8005630:	2970      	cmp	r1, #112	; 0x70
 8005632:	d1dd      	bne.n	80055f0 <_printf_i+0x30>
 8005634:	6823      	ldr	r3, [r4, #0]
 8005636:	f043 0320 	orr.w	r3, r3, #32
 800563a:	6023      	str	r3, [r4, #0]
 800563c:	e003      	b.n	8005646 <_printf_i+0x86>
 800563e:	2975      	cmp	r1, #117	; 0x75
 8005640:	d017      	beq.n	8005672 <_printf_i+0xb2>
 8005642:	2978      	cmp	r1, #120	; 0x78
 8005644:	d1d4      	bne.n	80055f0 <_printf_i+0x30>
 8005646:	2378      	movs	r3, #120	; 0x78
 8005648:	4865      	ldr	r0, [pc, #404]	; (80057e0 <_printf_i+0x220>)
 800564a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800564e:	e055      	b.n	80056fc <_printf_i+0x13c>
 8005650:	6813      	ldr	r3, [r2, #0]
 8005652:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005656:	1d19      	adds	r1, r3, #4
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	6011      	str	r1, [r2, #0]
 800565c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005660:	2301      	movs	r3, #1
 8005662:	e08c      	b.n	800577e <_printf_i+0x1be>
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f010 0f40 	tst.w	r0, #64	; 0x40
 800566a:	6011      	str	r1, [r2, #0]
 800566c:	bf18      	it	ne
 800566e:	b21b      	sxthne	r3, r3
 8005670:	e7cf      	b.n	8005612 <_printf_i+0x52>
 8005672:	6813      	ldr	r3, [r2, #0]
 8005674:	6825      	ldr	r5, [r4, #0]
 8005676:	1d18      	adds	r0, r3, #4
 8005678:	6010      	str	r0, [r2, #0]
 800567a:	0628      	lsls	r0, r5, #24
 800567c:	d501      	bpl.n	8005682 <_printf_i+0xc2>
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	e002      	b.n	8005688 <_printf_i+0xc8>
 8005682:	0668      	lsls	r0, r5, #25
 8005684:	d5fb      	bpl.n	800567e <_printf_i+0xbe>
 8005686:	881b      	ldrh	r3, [r3, #0]
 8005688:	296f      	cmp	r1, #111	; 0x6f
 800568a:	bf14      	ite	ne
 800568c:	220a      	movne	r2, #10
 800568e:	2208      	moveq	r2, #8
 8005690:	4852      	ldr	r0, [pc, #328]	; (80057dc <_printf_i+0x21c>)
 8005692:	2100      	movs	r1, #0
 8005694:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005698:	6865      	ldr	r5, [r4, #4]
 800569a:	2d00      	cmp	r5, #0
 800569c:	60a5      	str	r5, [r4, #8]
 800569e:	f2c0 8095 	blt.w	80057cc <_printf_i+0x20c>
 80056a2:	6821      	ldr	r1, [r4, #0]
 80056a4:	f021 0104 	bic.w	r1, r1, #4
 80056a8:	6021      	str	r1, [r4, #0]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d13d      	bne.n	800572a <_printf_i+0x16a>
 80056ae:	2d00      	cmp	r5, #0
 80056b0:	f040 808e 	bne.w	80057d0 <_printf_i+0x210>
 80056b4:	4665      	mov	r5, ip
 80056b6:	2a08      	cmp	r2, #8
 80056b8:	d10b      	bne.n	80056d2 <_printf_i+0x112>
 80056ba:	6823      	ldr	r3, [r4, #0]
 80056bc:	07db      	lsls	r3, r3, #31
 80056be:	d508      	bpl.n	80056d2 <_printf_i+0x112>
 80056c0:	6923      	ldr	r3, [r4, #16]
 80056c2:	6862      	ldr	r2, [r4, #4]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	bfde      	ittt	le
 80056c8:	2330      	movle	r3, #48	; 0x30
 80056ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80056ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 80056d2:	ebac 0305 	sub.w	r3, ip, r5
 80056d6:	6123      	str	r3, [r4, #16]
 80056d8:	f8cd 8000 	str.w	r8, [sp]
 80056dc:	463b      	mov	r3, r7
 80056de:	aa03      	add	r2, sp, #12
 80056e0:	4621      	mov	r1, r4
 80056e2:	4630      	mov	r0, r6
 80056e4:	f7ff fef6 	bl	80054d4 <_printf_common>
 80056e8:	3001      	adds	r0, #1
 80056ea:	d14d      	bne.n	8005788 <_printf_i+0x1c8>
 80056ec:	f04f 30ff 	mov.w	r0, #4294967295
 80056f0:	b005      	add	sp, #20
 80056f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80056f6:	4839      	ldr	r0, [pc, #228]	; (80057dc <_printf_i+0x21c>)
 80056f8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80056fc:	6813      	ldr	r3, [r2, #0]
 80056fe:	6821      	ldr	r1, [r4, #0]
 8005700:	1d1d      	adds	r5, r3, #4
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6015      	str	r5, [r2, #0]
 8005706:	060a      	lsls	r2, r1, #24
 8005708:	d50b      	bpl.n	8005722 <_printf_i+0x162>
 800570a:	07ca      	lsls	r2, r1, #31
 800570c:	bf44      	itt	mi
 800570e:	f041 0120 	orrmi.w	r1, r1, #32
 8005712:	6021      	strmi	r1, [r4, #0]
 8005714:	b91b      	cbnz	r3, 800571e <_printf_i+0x15e>
 8005716:	6822      	ldr	r2, [r4, #0]
 8005718:	f022 0220 	bic.w	r2, r2, #32
 800571c:	6022      	str	r2, [r4, #0]
 800571e:	2210      	movs	r2, #16
 8005720:	e7b7      	b.n	8005692 <_printf_i+0xd2>
 8005722:	064d      	lsls	r5, r1, #25
 8005724:	bf48      	it	mi
 8005726:	b29b      	uxthmi	r3, r3
 8005728:	e7ef      	b.n	800570a <_printf_i+0x14a>
 800572a:	4665      	mov	r5, ip
 800572c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005730:	fb02 3311 	mls	r3, r2, r1, r3
 8005734:	5cc3      	ldrb	r3, [r0, r3]
 8005736:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800573a:	460b      	mov	r3, r1
 800573c:	2900      	cmp	r1, #0
 800573e:	d1f5      	bne.n	800572c <_printf_i+0x16c>
 8005740:	e7b9      	b.n	80056b6 <_printf_i+0xf6>
 8005742:	6813      	ldr	r3, [r2, #0]
 8005744:	6825      	ldr	r5, [r4, #0]
 8005746:	1d18      	adds	r0, r3, #4
 8005748:	6961      	ldr	r1, [r4, #20]
 800574a:	6010      	str	r0, [r2, #0]
 800574c:	0628      	lsls	r0, r5, #24
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	d501      	bpl.n	8005756 <_printf_i+0x196>
 8005752:	6019      	str	r1, [r3, #0]
 8005754:	e002      	b.n	800575c <_printf_i+0x19c>
 8005756:	066a      	lsls	r2, r5, #25
 8005758:	d5fb      	bpl.n	8005752 <_printf_i+0x192>
 800575a:	8019      	strh	r1, [r3, #0]
 800575c:	2300      	movs	r3, #0
 800575e:	4665      	mov	r5, ip
 8005760:	6123      	str	r3, [r4, #16]
 8005762:	e7b9      	b.n	80056d8 <_printf_i+0x118>
 8005764:	6813      	ldr	r3, [r2, #0]
 8005766:	1d19      	adds	r1, r3, #4
 8005768:	6011      	str	r1, [r2, #0]
 800576a:	681d      	ldr	r5, [r3, #0]
 800576c:	6862      	ldr	r2, [r4, #4]
 800576e:	2100      	movs	r1, #0
 8005770:	4628      	mov	r0, r5
 8005772:	f000 feaf 	bl	80064d4 <memchr>
 8005776:	b108      	cbz	r0, 800577c <_printf_i+0x1bc>
 8005778:	1b40      	subs	r0, r0, r5
 800577a:	6060      	str	r0, [r4, #4]
 800577c:	6863      	ldr	r3, [r4, #4]
 800577e:	6123      	str	r3, [r4, #16]
 8005780:	2300      	movs	r3, #0
 8005782:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005786:	e7a7      	b.n	80056d8 <_printf_i+0x118>
 8005788:	6923      	ldr	r3, [r4, #16]
 800578a:	462a      	mov	r2, r5
 800578c:	4639      	mov	r1, r7
 800578e:	4630      	mov	r0, r6
 8005790:	47c0      	blx	r8
 8005792:	3001      	adds	r0, #1
 8005794:	d0aa      	beq.n	80056ec <_printf_i+0x12c>
 8005796:	6823      	ldr	r3, [r4, #0]
 8005798:	079b      	lsls	r3, r3, #30
 800579a:	d413      	bmi.n	80057c4 <_printf_i+0x204>
 800579c:	68e0      	ldr	r0, [r4, #12]
 800579e:	9b03      	ldr	r3, [sp, #12]
 80057a0:	4298      	cmp	r0, r3
 80057a2:	bfb8      	it	lt
 80057a4:	4618      	movlt	r0, r3
 80057a6:	e7a3      	b.n	80056f0 <_printf_i+0x130>
 80057a8:	2301      	movs	r3, #1
 80057aa:	464a      	mov	r2, r9
 80057ac:	4639      	mov	r1, r7
 80057ae:	4630      	mov	r0, r6
 80057b0:	47c0      	blx	r8
 80057b2:	3001      	adds	r0, #1
 80057b4:	d09a      	beq.n	80056ec <_printf_i+0x12c>
 80057b6:	3501      	adds	r5, #1
 80057b8:	68e3      	ldr	r3, [r4, #12]
 80057ba:	9a03      	ldr	r2, [sp, #12]
 80057bc:	1a9b      	subs	r3, r3, r2
 80057be:	42ab      	cmp	r3, r5
 80057c0:	dcf2      	bgt.n	80057a8 <_printf_i+0x1e8>
 80057c2:	e7eb      	b.n	800579c <_printf_i+0x1dc>
 80057c4:	2500      	movs	r5, #0
 80057c6:	f104 0919 	add.w	r9, r4, #25
 80057ca:	e7f5      	b.n	80057b8 <_printf_i+0x1f8>
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1ac      	bne.n	800572a <_printf_i+0x16a>
 80057d0:	7803      	ldrb	r3, [r0, #0]
 80057d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057d6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80057da:	e76c      	b.n	80056b6 <_printf_i+0xf6>
 80057dc:	08007236 	.word	0x08007236
 80057e0:	08007247 	.word	0x08007247

080057e4 <siprintf>:
 80057e4:	b40e      	push	{r1, r2, r3}
 80057e6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80057ea:	b500      	push	{lr}
 80057ec:	b09c      	sub	sp, #112	; 0x70
 80057ee:	ab1d      	add	r3, sp, #116	; 0x74
 80057f0:	9002      	str	r0, [sp, #8]
 80057f2:	9006      	str	r0, [sp, #24]
 80057f4:	9107      	str	r1, [sp, #28]
 80057f6:	9104      	str	r1, [sp, #16]
 80057f8:	4808      	ldr	r0, [pc, #32]	; (800581c <siprintf+0x38>)
 80057fa:	4909      	ldr	r1, [pc, #36]	; (8005820 <siprintf+0x3c>)
 80057fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005800:	9105      	str	r1, [sp, #20]
 8005802:	6800      	ldr	r0, [r0, #0]
 8005804:	a902      	add	r1, sp, #8
 8005806:	9301      	str	r3, [sp, #4]
 8005808:	f001 fa5c 	bl	8006cc4 <_svfiprintf_r>
 800580c:	2200      	movs	r2, #0
 800580e:	9b02      	ldr	r3, [sp, #8]
 8005810:	701a      	strb	r2, [r3, #0]
 8005812:	b01c      	add	sp, #112	; 0x70
 8005814:	f85d eb04 	ldr.w	lr, [sp], #4
 8005818:	b003      	add	sp, #12
 800581a:	4770      	bx	lr
 800581c:	2000000c 	.word	0x2000000c
 8005820:	ffff0208 	.word	0xffff0208

08005824 <quorem>:
 8005824:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005828:	6903      	ldr	r3, [r0, #16]
 800582a:	690c      	ldr	r4, [r1, #16]
 800582c:	4680      	mov	r8, r0
 800582e:	42a3      	cmp	r3, r4
 8005830:	f2c0 8084 	blt.w	800593c <quorem+0x118>
 8005834:	3c01      	subs	r4, #1
 8005836:	f101 0714 	add.w	r7, r1, #20
 800583a:	f100 0614 	add.w	r6, r0, #20
 800583e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005842:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005846:	3501      	adds	r5, #1
 8005848:	fbb0 f5f5 	udiv	r5, r0, r5
 800584c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005850:	eb06 030c 	add.w	r3, r6, ip
 8005854:	eb07 090c 	add.w	r9, r7, ip
 8005858:	9301      	str	r3, [sp, #4]
 800585a:	b39d      	cbz	r5, 80058c4 <quorem+0xa0>
 800585c:	f04f 0a00 	mov.w	sl, #0
 8005860:	4638      	mov	r0, r7
 8005862:	46b6      	mov	lr, r6
 8005864:	46d3      	mov	fp, sl
 8005866:	f850 2b04 	ldr.w	r2, [r0], #4
 800586a:	b293      	uxth	r3, r2
 800586c:	fb05 a303 	mla	r3, r5, r3, sl
 8005870:	0c12      	lsrs	r2, r2, #16
 8005872:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005876:	fb05 a202 	mla	r2, r5, r2, sl
 800587a:	b29b      	uxth	r3, r3
 800587c:	ebab 0303 	sub.w	r3, fp, r3
 8005880:	f8de b000 	ldr.w	fp, [lr]
 8005884:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005888:	fa1f fb8b 	uxth.w	fp, fp
 800588c:	445b      	add	r3, fp
 800588e:	fa1f fb82 	uxth.w	fp, r2
 8005892:	f8de 2000 	ldr.w	r2, [lr]
 8005896:	4581      	cmp	r9, r0
 8005898:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800589c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80058a0:	b29b      	uxth	r3, r3
 80058a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058a6:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80058aa:	f84e 3b04 	str.w	r3, [lr], #4
 80058ae:	d2da      	bcs.n	8005866 <quorem+0x42>
 80058b0:	f856 300c 	ldr.w	r3, [r6, ip]
 80058b4:	b933      	cbnz	r3, 80058c4 <quorem+0xa0>
 80058b6:	9b01      	ldr	r3, [sp, #4]
 80058b8:	3b04      	subs	r3, #4
 80058ba:	429e      	cmp	r6, r3
 80058bc:	461a      	mov	r2, r3
 80058be:	d331      	bcc.n	8005924 <quorem+0x100>
 80058c0:	f8c8 4010 	str.w	r4, [r8, #16]
 80058c4:	4640      	mov	r0, r8
 80058c6:	f001 f827 	bl	8006918 <__mcmp>
 80058ca:	2800      	cmp	r0, #0
 80058cc:	db26      	blt.n	800591c <quorem+0xf8>
 80058ce:	4630      	mov	r0, r6
 80058d0:	f04f 0c00 	mov.w	ip, #0
 80058d4:	3501      	adds	r5, #1
 80058d6:	f857 1b04 	ldr.w	r1, [r7], #4
 80058da:	f8d0 e000 	ldr.w	lr, [r0]
 80058de:	b28b      	uxth	r3, r1
 80058e0:	ebac 0303 	sub.w	r3, ip, r3
 80058e4:	fa1f f28e 	uxth.w	r2, lr
 80058e8:	4413      	add	r3, r2
 80058ea:	0c0a      	lsrs	r2, r1, #16
 80058ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80058f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058fa:	45b9      	cmp	r9, r7
 80058fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005900:	f840 3b04 	str.w	r3, [r0], #4
 8005904:	d2e7      	bcs.n	80058d6 <quorem+0xb2>
 8005906:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800590a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800590e:	b92a      	cbnz	r2, 800591c <quorem+0xf8>
 8005910:	3b04      	subs	r3, #4
 8005912:	429e      	cmp	r6, r3
 8005914:	461a      	mov	r2, r3
 8005916:	d30b      	bcc.n	8005930 <quorem+0x10c>
 8005918:	f8c8 4010 	str.w	r4, [r8, #16]
 800591c:	4628      	mov	r0, r5
 800591e:	b003      	add	sp, #12
 8005920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005924:	6812      	ldr	r2, [r2, #0]
 8005926:	3b04      	subs	r3, #4
 8005928:	2a00      	cmp	r2, #0
 800592a:	d1c9      	bne.n	80058c0 <quorem+0x9c>
 800592c:	3c01      	subs	r4, #1
 800592e:	e7c4      	b.n	80058ba <quorem+0x96>
 8005930:	6812      	ldr	r2, [r2, #0]
 8005932:	3b04      	subs	r3, #4
 8005934:	2a00      	cmp	r2, #0
 8005936:	d1ef      	bne.n	8005918 <quorem+0xf4>
 8005938:	3c01      	subs	r4, #1
 800593a:	e7ea      	b.n	8005912 <quorem+0xee>
 800593c:	2000      	movs	r0, #0
 800593e:	e7ee      	b.n	800591e <quorem+0xfa>

08005940 <_dtoa_r>:
 8005940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005944:	4616      	mov	r6, r2
 8005946:	461f      	mov	r7, r3
 8005948:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800594a:	b095      	sub	sp, #84	; 0x54
 800594c:	4604      	mov	r4, r0
 800594e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8005952:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005956:	b93d      	cbnz	r5, 8005968 <_dtoa_r+0x28>
 8005958:	2010      	movs	r0, #16
 800595a:	f000 fdb3 	bl	80064c4 <malloc>
 800595e:	6260      	str	r0, [r4, #36]	; 0x24
 8005960:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005964:	6005      	str	r5, [r0, #0]
 8005966:	60c5      	str	r5, [r0, #12]
 8005968:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800596a:	6819      	ldr	r1, [r3, #0]
 800596c:	b151      	cbz	r1, 8005984 <_dtoa_r+0x44>
 800596e:	685a      	ldr	r2, [r3, #4]
 8005970:	2301      	movs	r3, #1
 8005972:	4093      	lsls	r3, r2
 8005974:	604a      	str	r2, [r1, #4]
 8005976:	608b      	str	r3, [r1, #8]
 8005978:	4620      	mov	r0, r4
 800597a:	f000 fded 	bl	8006558 <_Bfree>
 800597e:	2200      	movs	r2, #0
 8005980:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005982:	601a      	str	r2, [r3, #0]
 8005984:	1e3b      	subs	r3, r7, #0
 8005986:	bfaf      	iteee	ge
 8005988:	2300      	movge	r3, #0
 800598a:	2201      	movlt	r2, #1
 800598c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005990:	9303      	strlt	r3, [sp, #12]
 8005992:	bfac      	ite	ge
 8005994:	f8c8 3000 	strge.w	r3, [r8]
 8005998:	f8c8 2000 	strlt.w	r2, [r8]
 800599c:	4bae      	ldr	r3, [pc, #696]	; (8005c58 <_dtoa_r+0x318>)
 800599e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80059a2:	ea33 0308 	bics.w	r3, r3, r8
 80059a6:	d11b      	bne.n	80059e0 <_dtoa_r+0xa0>
 80059a8:	f242 730f 	movw	r3, #9999	; 0x270f
 80059ac:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80059ae:	6013      	str	r3, [r2, #0]
 80059b0:	9b02      	ldr	r3, [sp, #8]
 80059b2:	b923      	cbnz	r3, 80059be <_dtoa_r+0x7e>
 80059b4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80059b8:	2800      	cmp	r0, #0
 80059ba:	f000 8545 	beq.w	8006448 <_dtoa_r+0xb08>
 80059be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059c0:	b953      	cbnz	r3, 80059d8 <_dtoa_r+0x98>
 80059c2:	4ba6      	ldr	r3, [pc, #664]	; (8005c5c <_dtoa_r+0x31c>)
 80059c4:	e021      	b.n	8005a0a <_dtoa_r+0xca>
 80059c6:	4ba6      	ldr	r3, [pc, #664]	; (8005c60 <_dtoa_r+0x320>)
 80059c8:	9306      	str	r3, [sp, #24]
 80059ca:	3308      	adds	r3, #8
 80059cc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80059ce:	6013      	str	r3, [r2, #0]
 80059d0:	9806      	ldr	r0, [sp, #24]
 80059d2:	b015      	add	sp, #84	; 0x54
 80059d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059d8:	4ba0      	ldr	r3, [pc, #640]	; (8005c5c <_dtoa_r+0x31c>)
 80059da:	9306      	str	r3, [sp, #24]
 80059dc:	3303      	adds	r3, #3
 80059de:	e7f5      	b.n	80059cc <_dtoa_r+0x8c>
 80059e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80059e4:	2200      	movs	r2, #0
 80059e6:	2300      	movs	r3, #0
 80059e8:	4630      	mov	r0, r6
 80059ea:	4639      	mov	r1, r7
 80059ec:	f7fa ffdc 	bl	80009a8 <__aeabi_dcmpeq>
 80059f0:	4682      	mov	sl, r0
 80059f2:	b160      	cbz	r0, 8005a0e <_dtoa_r+0xce>
 80059f4:	2301      	movs	r3, #1
 80059f6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80059f8:	6013      	str	r3, [r2, #0]
 80059fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f000 8520 	beq.w	8006442 <_dtoa_r+0xb02>
 8005a02:	4b98      	ldr	r3, [pc, #608]	; (8005c64 <_dtoa_r+0x324>)
 8005a04:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005a06:	6013      	str	r3, [r2, #0]
 8005a08:	3b01      	subs	r3, #1
 8005a0a:	9306      	str	r3, [sp, #24]
 8005a0c:	e7e0      	b.n	80059d0 <_dtoa_r+0x90>
 8005a0e:	ab12      	add	r3, sp, #72	; 0x48
 8005a10:	9301      	str	r3, [sp, #4]
 8005a12:	ab13      	add	r3, sp, #76	; 0x4c
 8005a14:	9300      	str	r3, [sp, #0]
 8005a16:	4632      	mov	r2, r6
 8005a18:	463b      	mov	r3, r7
 8005a1a:	4620      	mov	r0, r4
 8005a1c:	f000 fff4 	bl	8006a08 <__d2b>
 8005a20:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005a24:	4683      	mov	fp, r0
 8005a26:	2d00      	cmp	r5, #0
 8005a28:	d07d      	beq.n	8005b26 <_dtoa_r+0x1e6>
 8005a2a:	46b0      	mov	r8, r6
 8005a2c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005a30:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8005a34:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8005a38:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005a3c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005a40:	2200      	movs	r2, #0
 8005a42:	4b89      	ldr	r3, [pc, #548]	; (8005c68 <_dtoa_r+0x328>)
 8005a44:	4640      	mov	r0, r8
 8005a46:	4649      	mov	r1, r9
 8005a48:	f7fa fb8e 	bl	8000168 <__aeabi_dsub>
 8005a4c:	a37c      	add	r3, pc, #496	; (adr r3, 8005c40 <_dtoa_r+0x300>)
 8005a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a52:	f7fa fd41 	bl	80004d8 <__aeabi_dmul>
 8005a56:	a37c      	add	r3, pc, #496	; (adr r3, 8005c48 <_dtoa_r+0x308>)
 8005a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a5c:	f7fa fb86 	bl	800016c <__adddf3>
 8005a60:	4606      	mov	r6, r0
 8005a62:	4628      	mov	r0, r5
 8005a64:	460f      	mov	r7, r1
 8005a66:	f7fa fccd 	bl	8000404 <__aeabi_i2d>
 8005a6a:	a379      	add	r3, pc, #484	; (adr r3, 8005c50 <_dtoa_r+0x310>)
 8005a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a70:	f7fa fd32 	bl	80004d8 <__aeabi_dmul>
 8005a74:	4602      	mov	r2, r0
 8005a76:	460b      	mov	r3, r1
 8005a78:	4630      	mov	r0, r6
 8005a7a:	4639      	mov	r1, r7
 8005a7c:	f7fa fb76 	bl	800016c <__adddf3>
 8005a80:	4606      	mov	r6, r0
 8005a82:	460f      	mov	r7, r1
 8005a84:	f7fa ffd8 	bl	8000a38 <__aeabi_d2iz>
 8005a88:	2200      	movs	r2, #0
 8005a8a:	4682      	mov	sl, r0
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	4630      	mov	r0, r6
 8005a90:	4639      	mov	r1, r7
 8005a92:	f7fa ff93 	bl	80009bc <__aeabi_dcmplt>
 8005a96:	b148      	cbz	r0, 8005aac <_dtoa_r+0x16c>
 8005a98:	4650      	mov	r0, sl
 8005a9a:	f7fa fcb3 	bl	8000404 <__aeabi_i2d>
 8005a9e:	4632      	mov	r2, r6
 8005aa0:	463b      	mov	r3, r7
 8005aa2:	f7fa ff81 	bl	80009a8 <__aeabi_dcmpeq>
 8005aa6:	b908      	cbnz	r0, 8005aac <_dtoa_r+0x16c>
 8005aa8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005aac:	f1ba 0f16 	cmp.w	sl, #22
 8005ab0:	d85a      	bhi.n	8005b68 <_dtoa_r+0x228>
 8005ab2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ab6:	496d      	ldr	r1, [pc, #436]	; (8005c6c <_dtoa_r+0x32c>)
 8005ab8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005abc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ac0:	f7fa ff9a 	bl	80009f8 <__aeabi_dcmpgt>
 8005ac4:	2800      	cmp	r0, #0
 8005ac6:	d051      	beq.n	8005b6c <_dtoa_r+0x22c>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ace:	930d      	str	r3, [sp, #52]	; 0x34
 8005ad0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005ad2:	1b5d      	subs	r5, r3, r5
 8005ad4:	1e6b      	subs	r3, r5, #1
 8005ad6:	9307      	str	r3, [sp, #28]
 8005ad8:	bf43      	ittte	mi
 8005ada:	2300      	movmi	r3, #0
 8005adc:	f1c5 0901 	rsbmi	r9, r5, #1
 8005ae0:	9307      	strmi	r3, [sp, #28]
 8005ae2:	f04f 0900 	movpl.w	r9, #0
 8005ae6:	f1ba 0f00 	cmp.w	sl, #0
 8005aea:	db41      	blt.n	8005b70 <_dtoa_r+0x230>
 8005aec:	9b07      	ldr	r3, [sp, #28]
 8005aee:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005af2:	4453      	add	r3, sl
 8005af4:	9307      	str	r3, [sp, #28]
 8005af6:	2300      	movs	r3, #0
 8005af8:	9308      	str	r3, [sp, #32]
 8005afa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005afc:	2b09      	cmp	r3, #9
 8005afe:	f200 808f 	bhi.w	8005c20 <_dtoa_r+0x2e0>
 8005b02:	2b05      	cmp	r3, #5
 8005b04:	bfc4      	itt	gt
 8005b06:	3b04      	subgt	r3, #4
 8005b08:	931e      	strgt	r3, [sp, #120]	; 0x78
 8005b0a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005b0c:	bfc8      	it	gt
 8005b0e:	2500      	movgt	r5, #0
 8005b10:	f1a3 0302 	sub.w	r3, r3, #2
 8005b14:	bfd8      	it	le
 8005b16:	2501      	movle	r5, #1
 8005b18:	2b03      	cmp	r3, #3
 8005b1a:	f200 808d 	bhi.w	8005c38 <_dtoa_r+0x2f8>
 8005b1e:	e8df f003 	tbb	[pc, r3]
 8005b22:	7d7b      	.short	0x7d7b
 8005b24:	6f2f      	.short	0x6f2f
 8005b26:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005b2a:	441d      	add	r5, r3
 8005b2c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005b30:	2820      	cmp	r0, #32
 8005b32:	dd13      	ble.n	8005b5c <_dtoa_r+0x21c>
 8005b34:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005b38:	9b02      	ldr	r3, [sp, #8]
 8005b3a:	fa08 f800 	lsl.w	r8, r8, r0
 8005b3e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005b42:	fa23 f000 	lsr.w	r0, r3, r0
 8005b46:	ea48 0000 	orr.w	r0, r8, r0
 8005b4a:	f7fa fc4b 	bl	80003e4 <__aeabi_ui2d>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	4680      	mov	r8, r0
 8005b52:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8005b56:	3d01      	subs	r5, #1
 8005b58:	9310      	str	r3, [sp, #64]	; 0x40
 8005b5a:	e771      	b.n	8005a40 <_dtoa_r+0x100>
 8005b5c:	9b02      	ldr	r3, [sp, #8]
 8005b5e:	f1c0 0020 	rsb	r0, r0, #32
 8005b62:	fa03 f000 	lsl.w	r0, r3, r0
 8005b66:	e7f0      	b.n	8005b4a <_dtoa_r+0x20a>
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e7b0      	b.n	8005ace <_dtoa_r+0x18e>
 8005b6c:	900d      	str	r0, [sp, #52]	; 0x34
 8005b6e:	e7af      	b.n	8005ad0 <_dtoa_r+0x190>
 8005b70:	f1ca 0300 	rsb	r3, sl, #0
 8005b74:	9308      	str	r3, [sp, #32]
 8005b76:	2300      	movs	r3, #0
 8005b78:	eba9 090a 	sub.w	r9, r9, sl
 8005b7c:	930c      	str	r3, [sp, #48]	; 0x30
 8005b7e:	e7bc      	b.n	8005afa <_dtoa_r+0x1ba>
 8005b80:	2301      	movs	r3, #1
 8005b82:	9309      	str	r3, [sp, #36]	; 0x24
 8005b84:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	dd74      	ble.n	8005c74 <_dtoa_r+0x334>
 8005b8a:	4698      	mov	r8, r3
 8005b8c:	9304      	str	r3, [sp, #16]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005b92:	6072      	str	r2, [r6, #4]
 8005b94:	2204      	movs	r2, #4
 8005b96:	f102 0014 	add.w	r0, r2, #20
 8005b9a:	4298      	cmp	r0, r3
 8005b9c:	6871      	ldr	r1, [r6, #4]
 8005b9e:	d96e      	bls.n	8005c7e <_dtoa_r+0x33e>
 8005ba0:	4620      	mov	r0, r4
 8005ba2:	f000 fca5 	bl	80064f0 <_Balloc>
 8005ba6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ba8:	6030      	str	r0, [r6, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f1b8 0f0e 	cmp.w	r8, #14
 8005bb0:	9306      	str	r3, [sp, #24]
 8005bb2:	f200 80ed 	bhi.w	8005d90 <_dtoa_r+0x450>
 8005bb6:	2d00      	cmp	r5, #0
 8005bb8:	f000 80ea 	beq.w	8005d90 <_dtoa_r+0x450>
 8005bbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005bc0:	f1ba 0f00 	cmp.w	sl, #0
 8005bc4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8005bc8:	dd77      	ble.n	8005cba <_dtoa_r+0x37a>
 8005bca:	4a28      	ldr	r2, [pc, #160]	; (8005c6c <_dtoa_r+0x32c>)
 8005bcc:	f00a 030f 	and.w	r3, sl, #15
 8005bd0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005bd4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005bd8:	06f0      	lsls	r0, r6, #27
 8005bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bde:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005be2:	d568      	bpl.n	8005cb6 <_dtoa_r+0x376>
 8005be4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005be8:	4b21      	ldr	r3, [pc, #132]	; (8005c70 <_dtoa_r+0x330>)
 8005bea:	2503      	movs	r5, #3
 8005bec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005bf0:	f7fa fd9c 	bl	800072c <__aeabi_ddiv>
 8005bf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bf8:	f006 060f 	and.w	r6, r6, #15
 8005bfc:	4f1c      	ldr	r7, [pc, #112]	; (8005c70 <_dtoa_r+0x330>)
 8005bfe:	e04f      	b.n	8005ca0 <_dtoa_r+0x360>
 8005c00:	2301      	movs	r3, #1
 8005c02:	9309      	str	r3, [sp, #36]	; 0x24
 8005c04:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005c06:	4453      	add	r3, sl
 8005c08:	f103 0801 	add.w	r8, r3, #1
 8005c0c:	9304      	str	r3, [sp, #16]
 8005c0e:	4643      	mov	r3, r8
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	bfb8      	it	lt
 8005c14:	2301      	movlt	r3, #1
 8005c16:	e7ba      	b.n	8005b8e <_dtoa_r+0x24e>
 8005c18:	2300      	movs	r3, #0
 8005c1a:	e7b2      	b.n	8005b82 <_dtoa_r+0x242>
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	e7f0      	b.n	8005c02 <_dtoa_r+0x2c2>
 8005c20:	2501      	movs	r5, #1
 8005c22:	2300      	movs	r3, #0
 8005c24:	9509      	str	r5, [sp, #36]	; 0x24
 8005c26:	931e      	str	r3, [sp, #120]	; 0x78
 8005c28:	f04f 33ff 	mov.w	r3, #4294967295
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	9304      	str	r3, [sp, #16]
 8005c30:	4698      	mov	r8, r3
 8005c32:	2312      	movs	r3, #18
 8005c34:	921f      	str	r2, [sp, #124]	; 0x7c
 8005c36:	e7aa      	b.n	8005b8e <_dtoa_r+0x24e>
 8005c38:	2301      	movs	r3, #1
 8005c3a:	9309      	str	r3, [sp, #36]	; 0x24
 8005c3c:	e7f4      	b.n	8005c28 <_dtoa_r+0x2e8>
 8005c3e:	bf00      	nop
 8005c40:	636f4361 	.word	0x636f4361
 8005c44:	3fd287a7 	.word	0x3fd287a7
 8005c48:	8b60c8b3 	.word	0x8b60c8b3
 8005c4c:	3fc68a28 	.word	0x3fc68a28
 8005c50:	509f79fb 	.word	0x509f79fb
 8005c54:	3fd34413 	.word	0x3fd34413
 8005c58:	7ff00000 	.word	0x7ff00000
 8005c5c:	08007261 	.word	0x08007261
 8005c60:	08007258 	.word	0x08007258
 8005c64:	08007235 	.word	0x08007235
 8005c68:	3ff80000 	.word	0x3ff80000
 8005c6c:	08007290 	.word	0x08007290
 8005c70:	08007268 	.word	0x08007268
 8005c74:	2301      	movs	r3, #1
 8005c76:	9304      	str	r3, [sp, #16]
 8005c78:	4698      	mov	r8, r3
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	e7da      	b.n	8005c34 <_dtoa_r+0x2f4>
 8005c7e:	3101      	adds	r1, #1
 8005c80:	6071      	str	r1, [r6, #4]
 8005c82:	0052      	lsls	r2, r2, #1
 8005c84:	e787      	b.n	8005b96 <_dtoa_r+0x256>
 8005c86:	07f1      	lsls	r1, r6, #31
 8005c88:	d508      	bpl.n	8005c9c <_dtoa_r+0x35c>
 8005c8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005c8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c92:	f7fa fc21 	bl	80004d8 <__aeabi_dmul>
 8005c96:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005c9a:	3501      	adds	r5, #1
 8005c9c:	1076      	asrs	r6, r6, #1
 8005c9e:	3708      	adds	r7, #8
 8005ca0:	2e00      	cmp	r6, #0
 8005ca2:	d1f0      	bne.n	8005c86 <_dtoa_r+0x346>
 8005ca4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005ca8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cac:	f7fa fd3e 	bl	800072c <__aeabi_ddiv>
 8005cb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cb4:	e01b      	b.n	8005cee <_dtoa_r+0x3ae>
 8005cb6:	2502      	movs	r5, #2
 8005cb8:	e7a0      	b.n	8005bfc <_dtoa_r+0x2bc>
 8005cba:	f000 80a4 	beq.w	8005e06 <_dtoa_r+0x4c6>
 8005cbe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005cc2:	f1ca 0600 	rsb	r6, sl, #0
 8005cc6:	4ba0      	ldr	r3, [pc, #640]	; (8005f48 <_dtoa_r+0x608>)
 8005cc8:	f006 020f 	and.w	r2, r6, #15
 8005ccc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd4:	f7fa fc00 	bl	80004d8 <__aeabi_dmul>
 8005cd8:	2502      	movs	r5, #2
 8005cda:	2300      	movs	r3, #0
 8005cdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ce0:	4f9a      	ldr	r7, [pc, #616]	; (8005f4c <_dtoa_r+0x60c>)
 8005ce2:	1136      	asrs	r6, r6, #4
 8005ce4:	2e00      	cmp	r6, #0
 8005ce6:	f040 8083 	bne.w	8005df0 <_dtoa_r+0x4b0>
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d1e0      	bne.n	8005cb0 <_dtoa_r+0x370>
 8005cee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f000 808a 	beq.w	8005e0a <_dtoa_r+0x4ca>
 8005cf6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005cfa:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005cfe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d02:	2200      	movs	r2, #0
 8005d04:	4b92      	ldr	r3, [pc, #584]	; (8005f50 <_dtoa_r+0x610>)
 8005d06:	f7fa fe59 	bl	80009bc <__aeabi_dcmplt>
 8005d0a:	2800      	cmp	r0, #0
 8005d0c:	d07d      	beq.n	8005e0a <_dtoa_r+0x4ca>
 8005d0e:	f1b8 0f00 	cmp.w	r8, #0
 8005d12:	d07a      	beq.n	8005e0a <_dtoa_r+0x4ca>
 8005d14:	9b04      	ldr	r3, [sp, #16]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	dd36      	ble.n	8005d88 <_dtoa_r+0x448>
 8005d1a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d1e:	2200      	movs	r2, #0
 8005d20:	4b8c      	ldr	r3, [pc, #560]	; (8005f54 <_dtoa_r+0x614>)
 8005d22:	f7fa fbd9 	bl	80004d8 <__aeabi_dmul>
 8005d26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d2a:	9e04      	ldr	r6, [sp, #16]
 8005d2c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8005d30:	3501      	adds	r5, #1
 8005d32:	4628      	mov	r0, r5
 8005d34:	f7fa fb66 	bl	8000404 <__aeabi_i2d>
 8005d38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d3c:	f7fa fbcc 	bl	80004d8 <__aeabi_dmul>
 8005d40:	2200      	movs	r2, #0
 8005d42:	4b85      	ldr	r3, [pc, #532]	; (8005f58 <_dtoa_r+0x618>)
 8005d44:	f7fa fa12 	bl	800016c <__adddf3>
 8005d48:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8005d4c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005d50:	950b      	str	r5, [sp, #44]	; 0x2c
 8005d52:	2e00      	cmp	r6, #0
 8005d54:	d15c      	bne.n	8005e10 <_dtoa_r+0x4d0>
 8005d56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	4b7f      	ldr	r3, [pc, #508]	; (8005f5c <_dtoa_r+0x61c>)
 8005d5e:	f7fa fa03 	bl	8000168 <__aeabi_dsub>
 8005d62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d64:	462b      	mov	r3, r5
 8005d66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d6a:	f7fa fe45 	bl	80009f8 <__aeabi_dcmpgt>
 8005d6e:	2800      	cmp	r0, #0
 8005d70:	f040 8281 	bne.w	8006276 <_dtoa_r+0x936>
 8005d74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d7a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005d7e:	f7fa fe1d 	bl	80009bc <__aeabi_dcmplt>
 8005d82:	2800      	cmp	r0, #0
 8005d84:	f040 8275 	bne.w	8006272 <_dtoa_r+0x932>
 8005d88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005d8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005d90:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	f2c0 814b 	blt.w	800602e <_dtoa_r+0x6ee>
 8005d98:	f1ba 0f0e 	cmp.w	sl, #14
 8005d9c:	f300 8147 	bgt.w	800602e <_dtoa_r+0x6ee>
 8005da0:	4b69      	ldr	r3, [pc, #420]	; (8005f48 <_dtoa_r+0x608>)
 8005da2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005daa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005dae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	f280 80d7 	bge.w	8005f64 <_dtoa_r+0x624>
 8005db6:	f1b8 0f00 	cmp.w	r8, #0
 8005dba:	f300 80d3 	bgt.w	8005f64 <_dtoa_r+0x624>
 8005dbe:	f040 8257 	bne.w	8006270 <_dtoa_r+0x930>
 8005dc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	4b64      	ldr	r3, [pc, #400]	; (8005f5c <_dtoa_r+0x61c>)
 8005dca:	f7fa fb85 	bl	80004d8 <__aeabi_dmul>
 8005dce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005dd2:	f7fa fe07 	bl	80009e4 <__aeabi_dcmpge>
 8005dd6:	4646      	mov	r6, r8
 8005dd8:	4647      	mov	r7, r8
 8005dda:	2800      	cmp	r0, #0
 8005ddc:	f040 822d 	bne.w	800623a <_dtoa_r+0x8fa>
 8005de0:	9b06      	ldr	r3, [sp, #24]
 8005de2:	9a06      	ldr	r2, [sp, #24]
 8005de4:	1c5d      	adds	r5, r3, #1
 8005de6:	2331      	movs	r3, #49	; 0x31
 8005de8:	f10a 0a01 	add.w	sl, sl, #1
 8005dec:	7013      	strb	r3, [r2, #0]
 8005dee:	e228      	b.n	8006242 <_dtoa_r+0x902>
 8005df0:	07f2      	lsls	r2, r6, #31
 8005df2:	d505      	bpl.n	8005e00 <_dtoa_r+0x4c0>
 8005df4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005df8:	f7fa fb6e 	bl	80004d8 <__aeabi_dmul>
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	3501      	adds	r5, #1
 8005e00:	1076      	asrs	r6, r6, #1
 8005e02:	3708      	adds	r7, #8
 8005e04:	e76e      	b.n	8005ce4 <_dtoa_r+0x3a4>
 8005e06:	2502      	movs	r5, #2
 8005e08:	e771      	b.n	8005cee <_dtoa_r+0x3ae>
 8005e0a:	4657      	mov	r7, sl
 8005e0c:	4646      	mov	r6, r8
 8005e0e:	e790      	b.n	8005d32 <_dtoa_r+0x3f2>
 8005e10:	4b4d      	ldr	r3, [pc, #308]	; (8005f48 <_dtoa_r+0x608>)
 8005e12:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005e16:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005e1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d048      	beq.n	8005eb2 <_dtoa_r+0x572>
 8005e20:	4602      	mov	r2, r0
 8005e22:	460b      	mov	r3, r1
 8005e24:	2000      	movs	r0, #0
 8005e26:	494e      	ldr	r1, [pc, #312]	; (8005f60 <_dtoa_r+0x620>)
 8005e28:	f7fa fc80 	bl	800072c <__aeabi_ddiv>
 8005e2c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005e30:	f7fa f99a 	bl	8000168 <__aeabi_dsub>
 8005e34:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005e38:	9d06      	ldr	r5, [sp, #24]
 8005e3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e3e:	f7fa fdfb 	bl	8000a38 <__aeabi_d2iz>
 8005e42:	9011      	str	r0, [sp, #68]	; 0x44
 8005e44:	f7fa fade 	bl	8000404 <__aeabi_i2d>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	460b      	mov	r3, r1
 8005e4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e50:	f7fa f98a 	bl	8000168 <__aeabi_dsub>
 8005e54:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e5a:	3330      	adds	r3, #48	; 0x30
 8005e5c:	f805 3b01 	strb.w	r3, [r5], #1
 8005e60:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005e64:	f7fa fdaa 	bl	80009bc <__aeabi_dcmplt>
 8005e68:	2800      	cmp	r0, #0
 8005e6a:	d163      	bne.n	8005f34 <_dtoa_r+0x5f4>
 8005e6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e70:	2000      	movs	r0, #0
 8005e72:	4937      	ldr	r1, [pc, #220]	; (8005f50 <_dtoa_r+0x610>)
 8005e74:	f7fa f978 	bl	8000168 <__aeabi_dsub>
 8005e78:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005e7c:	f7fa fd9e 	bl	80009bc <__aeabi_dcmplt>
 8005e80:	2800      	cmp	r0, #0
 8005e82:	f040 80b5 	bne.w	8005ff0 <_dtoa_r+0x6b0>
 8005e86:	9b06      	ldr	r3, [sp, #24]
 8005e88:	1aeb      	subs	r3, r5, r3
 8005e8a:	429e      	cmp	r6, r3
 8005e8c:	f77f af7c 	ble.w	8005d88 <_dtoa_r+0x448>
 8005e90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005e94:	2200      	movs	r2, #0
 8005e96:	4b2f      	ldr	r3, [pc, #188]	; (8005f54 <_dtoa_r+0x614>)
 8005e98:	f7fa fb1e 	bl	80004d8 <__aeabi_dmul>
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005ea2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ea6:	4b2b      	ldr	r3, [pc, #172]	; (8005f54 <_dtoa_r+0x614>)
 8005ea8:	f7fa fb16 	bl	80004d8 <__aeabi_dmul>
 8005eac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005eb0:	e7c3      	b.n	8005e3a <_dtoa_r+0x4fa>
 8005eb2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005eb6:	f7fa fb0f 	bl	80004d8 <__aeabi_dmul>
 8005eba:	9b06      	ldr	r3, [sp, #24]
 8005ebc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005ec0:	199d      	adds	r5, r3, r6
 8005ec2:	461e      	mov	r6, r3
 8005ec4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ec8:	f7fa fdb6 	bl	8000a38 <__aeabi_d2iz>
 8005ecc:	9011      	str	r0, [sp, #68]	; 0x44
 8005ece:	f7fa fa99 	bl	8000404 <__aeabi_i2d>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005eda:	f7fa f945 	bl	8000168 <__aeabi_dsub>
 8005ede:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ee0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ee4:	3330      	adds	r3, #48	; 0x30
 8005ee6:	f806 3b01 	strb.w	r3, [r6], #1
 8005eea:	42ae      	cmp	r6, r5
 8005eec:	f04f 0200 	mov.w	r2, #0
 8005ef0:	d124      	bne.n	8005f3c <_dtoa_r+0x5fc>
 8005ef2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005ef6:	4b1a      	ldr	r3, [pc, #104]	; (8005f60 <_dtoa_r+0x620>)
 8005ef8:	f7fa f938 	bl	800016c <__adddf3>
 8005efc:	4602      	mov	r2, r0
 8005efe:	460b      	mov	r3, r1
 8005f00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f04:	f7fa fd78 	bl	80009f8 <__aeabi_dcmpgt>
 8005f08:	2800      	cmp	r0, #0
 8005f0a:	d171      	bne.n	8005ff0 <_dtoa_r+0x6b0>
 8005f0c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005f10:	2000      	movs	r0, #0
 8005f12:	4913      	ldr	r1, [pc, #76]	; (8005f60 <_dtoa_r+0x620>)
 8005f14:	f7fa f928 	bl	8000168 <__aeabi_dsub>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	460b      	mov	r3, r1
 8005f1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f20:	f7fa fd4c 	bl	80009bc <__aeabi_dcmplt>
 8005f24:	2800      	cmp	r0, #0
 8005f26:	f43f af2f 	beq.w	8005d88 <_dtoa_r+0x448>
 8005f2a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005f2e:	1e6a      	subs	r2, r5, #1
 8005f30:	2b30      	cmp	r3, #48	; 0x30
 8005f32:	d001      	beq.n	8005f38 <_dtoa_r+0x5f8>
 8005f34:	46ba      	mov	sl, r7
 8005f36:	e04a      	b.n	8005fce <_dtoa_r+0x68e>
 8005f38:	4615      	mov	r5, r2
 8005f3a:	e7f6      	b.n	8005f2a <_dtoa_r+0x5ea>
 8005f3c:	4b05      	ldr	r3, [pc, #20]	; (8005f54 <_dtoa_r+0x614>)
 8005f3e:	f7fa facb 	bl	80004d8 <__aeabi_dmul>
 8005f42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f46:	e7bd      	b.n	8005ec4 <_dtoa_r+0x584>
 8005f48:	08007290 	.word	0x08007290
 8005f4c:	08007268 	.word	0x08007268
 8005f50:	3ff00000 	.word	0x3ff00000
 8005f54:	40240000 	.word	0x40240000
 8005f58:	401c0000 	.word	0x401c0000
 8005f5c:	40140000 	.word	0x40140000
 8005f60:	3fe00000 	.word	0x3fe00000
 8005f64:	9d06      	ldr	r5, [sp, #24]
 8005f66:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005f6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f6e:	4630      	mov	r0, r6
 8005f70:	4639      	mov	r1, r7
 8005f72:	f7fa fbdb 	bl	800072c <__aeabi_ddiv>
 8005f76:	f7fa fd5f 	bl	8000a38 <__aeabi_d2iz>
 8005f7a:	4681      	mov	r9, r0
 8005f7c:	f7fa fa42 	bl	8000404 <__aeabi_i2d>
 8005f80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f84:	f7fa faa8 	bl	80004d8 <__aeabi_dmul>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	4630      	mov	r0, r6
 8005f8e:	4639      	mov	r1, r7
 8005f90:	f7fa f8ea 	bl	8000168 <__aeabi_dsub>
 8005f94:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8005f98:	f805 6b01 	strb.w	r6, [r5], #1
 8005f9c:	9e06      	ldr	r6, [sp, #24]
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	1bae      	subs	r6, r5, r6
 8005fa2:	45b0      	cmp	r8, r6
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	d135      	bne.n	8006014 <_dtoa_r+0x6d4>
 8005fa8:	f7fa f8e0 	bl	800016c <__adddf3>
 8005fac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fb0:	4606      	mov	r6, r0
 8005fb2:	460f      	mov	r7, r1
 8005fb4:	f7fa fd20 	bl	80009f8 <__aeabi_dcmpgt>
 8005fb8:	b9c8      	cbnz	r0, 8005fee <_dtoa_r+0x6ae>
 8005fba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fbe:	4630      	mov	r0, r6
 8005fc0:	4639      	mov	r1, r7
 8005fc2:	f7fa fcf1 	bl	80009a8 <__aeabi_dcmpeq>
 8005fc6:	b110      	cbz	r0, 8005fce <_dtoa_r+0x68e>
 8005fc8:	f019 0f01 	tst.w	r9, #1
 8005fcc:	d10f      	bne.n	8005fee <_dtoa_r+0x6ae>
 8005fce:	4659      	mov	r1, fp
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	f000 fac1 	bl	8006558 <_Bfree>
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005fda:	702b      	strb	r3, [r5, #0]
 8005fdc:	f10a 0301 	add.w	r3, sl, #1
 8005fe0:	6013      	str	r3, [r2, #0]
 8005fe2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f43f acf3 	beq.w	80059d0 <_dtoa_r+0x90>
 8005fea:	601d      	str	r5, [r3, #0]
 8005fec:	e4f0      	b.n	80059d0 <_dtoa_r+0x90>
 8005fee:	4657      	mov	r7, sl
 8005ff0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005ff4:	1e6b      	subs	r3, r5, #1
 8005ff6:	2a39      	cmp	r2, #57	; 0x39
 8005ff8:	d106      	bne.n	8006008 <_dtoa_r+0x6c8>
 8005ffa:	9a06      	ldr	r2, [sp, #24]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d107      	bne.n	8006010 <_dtoa_r+0x6d0>
 8006000:	2330      	movs	r3, #48	; 0x30
 8006002:	7013      	strb	r3, [r2, #0]
 8006004:	4613      	mov	r3, r2
 8006006:	3701      	adds	r7, #1
 8006008:	781a      	ldrb	r2, [r3, #0]
 800600a:	3201      	adds	r2, #1
 800600c:	701a      	strb	r2, [r3, #0]
 800600e:	e791      	b.n	8005f34 <_dtoa_r+0x5f4>
 8006010:	461d      	mov	r5, r3
 8006012:	e7ed      	b.n	8005ff0 <_dtoa_r+0x6b0>
 8006014:	2200      	movs	r2, #0
 8006016:	4b99      	ldr	r3, [pc, #612]	; (800627c <_dtoa_r+0x93c>)
 8006018:	f7fa fa5e 	bl	80004d8 <__aeabi_dmul>
 800601c:	2200      	movs	r2, #0
 800601e:	2300      	movs	r3, #0
 8006020:	4606      	mov	r6, r0
 8006022:	460f      	mov	r7, r1
 8006024:	f7fa fcc0 	bl	80009a8 <__aeabi_dcmpeq>
 8006028:	2800      	cmp	r0, #0
 800602a:	d09e      	beq.n	8005f6a <_dtoa_r+0x62a>
 800602c:	e7cf      	b.n	8005fce <_dtoa_r+0x68e>
 800602e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006030:	2a00      	cmp	r2, #0
 8006032:	f000 8088 	beq.w	8006146 <_dtoa_r+0x806>
 8006036:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006038:	2a01      	cmp	r2, #1
 800603a:	dc6d      	bgt.n	8006118 <_dtoa_r+0x7d8>
 800603c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800603e:	2a00      	cmp	r2, #0
 8006040:	d066      	beq.n	8006110 <_dtoa_r+0x7d0>
 8006042:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006046:	464d      	mov	r5, r9
 8006048:	9e08      	ldr	r6, [sp, #32]
 800604a:	9a07      	ldr	r2, [sp, #28]
 800604c:	2101      	movs	r1, #1
 800604e:	441a      	add	r2, r3
 8006050:	4620      	mov	r0, r4
 8006052:	4499      	add	r9, r3
 8006054:	9207      	str	r2, [sp, #28]
 8006056:	f000 fb1f 	bl	8006698 <__i2b>
 800605a:	4607      	mov	r7, r0
 800605c:	2d00      	cmp	r5, #0
 800605e:	dd0b      	ble.n	8006078 <_dtoa_r+0x738>
 8006060:	9b07      	ldr	r3, [sp, #28]
 8006062:	2b00      	cmp	r3, #0
 8006064:	dd08      	ble.n	8006078 <_dtoa_r+0x738>
 8006066:	42ab      	cmp	r3, r5
 8006068:	bfa8      	it	ge
 800606a:	462b      	movge	r3, r5
 800606c:	9a07      	ldr	r2, [sp, #28]
 800606e:	eba9 0903 	sub.w	r9, r9, r3
 8006072:	1aed      	subs	r5, r5, r3
 8006074:	1ad3      	subs	r3, r2, r3
 8006076:	9307      	str	r3, [sp, #28]
 8006078:	9b08      	ldr	r3, [sp, #32]
 800607a:	b1eb      	cbz	r3, 80060b8 <_dtoa_r+0x778>
 800607c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800607e:	2b00      	cmp	r3, #0
 8006080:	d065      	beq.n	800614e <_dtoa_r+0x80e>
 8006082:	b18e      	cbz	r6, 80060a8 <_dtoa_r+0x768>
 8006084:	4639      	mov	r1, r7
 8006086:	4632      	mov	r2, r6
 8006088:	4620      	mov	r0, r4
 800608a:	f000 fba3 	bl	80067d4 <__pow5mult>
 800608e:	465a      	mov	r2, fp
 8006090:	4601      	mov	r1, r0
 8006092:	4607      	mov	r7, r0
 8006094:	4620      	mov	r0, r4
 8006096:	f000 fb08 	bl	80066aa <__multiply>
 800609a:	4659      	mov	r1, fp
 800609c:	900a      	str	r0, [sp, #40]	; 0x28
 800609e:	4620      	mov	r0, r4
 80060a0:	f000 fa5a 	bl	8006558 <_Bfree>
 80060a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060a6:	469b      	mov	fp, r3
 80060a8:	9b08      	ldr	r3, [sp, #32]
 80060aa:	1b9a      	subs	r2, r3, r6
 80060ac:	d004      	beq.n	80060b8 <_dtoa_r+0x778>
 80060ae:	4659      	mov	r1, fp
 80060b0:	4620      	mov	r0, r4
 80060b2:	f000 fb8f 	bl	80067d4 <__pow5mult>
 80060b6:	4683      	mov	fp, r0
 80060b8:	2101      	movs	r1, #1
 80060ba:	4620      	mov	r0, r4
 80060bc:	f000 faec 	bl	8006698 <__i2b>
 80060c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060c2:	4606      	mov	r6, r0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	f000 81c6 	beq.w	8006456 <_dtoa_r+0xb16>
 80060ca:	461a      	mov	r2, r3
 80060cc:	4601      	mov	r1, r0
 80060ce:	4620      	mov	r0, r4
 80060d0:	f000 fb80 	bl	80067d4 <__pow5mult>
 80060d4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80060d6:	4606      	mov	r6, r0
 80060d8:	2b01      	cmp	r3, #1
 80060da:	dc3e      	bgt.n	800615a <_dtoa_r+0x81a>
 80060dc:	9b02      	ldr	r3, [sp, #8]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d137      	bne.n	8006152 <_dtoa_r+0x812>
 80060e2:	9b03      	ldr	r3, [sp, #12]
 80060e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d134      	bne.n	8006156 <_dtoa_r+0x816>
 80060ec:	9b03      	ldr	r3, [sp, #12]
 80060ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80060f2:	0d1b      	lsrs	r3, r3, #20
 80060f4:	051b      	lsls	r3, r3, #20
 80060f6:	b12b      	cbz	r3, 8006104 <_dtoa_r+0x7c4>
 80060f8:	9b07      	ldr	r3, [sp, #28]
 80060fa:	f109 0901 	add.w	r9, r9, #1
 80060fe:	3301      	adds	r3, #1
 8006100:	9307      	str	r3, [sp, #28]
 8006102:	2301      	movs	r3, #1
 8006104:	9308      	str	r3, [sp, #32]
 8006106:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006108:	2b00      	cmp	r3, #0
 800610a:	d128      	bne.n	800615e <_dtoa_r+0x81e>
 800610c:	2001      	movs	r0, #1
 800610e:	e02e      	b.n	800616e <_dtoa_r+0x82e>
 8006110:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006112:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006116:	e796      	b.n	8006046 <_dtoa_r+0x706>
 8006118:	9b08      	ldr	r3, [sp, #32]
 800611a:	f108 36ff 	add.w	r6, r8, #4294967295
 800611e:	42b3      	cmp	r3, r6
 8006120:	bfb7      	itett	lt
 8006122:	9b08      	ldrlt	r3, [sp, #32]
 8006124:	1b9e      	subge	r6, r3, r6
 8006126:	1af2      	sublt	r2, r6, r3
 8006128:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800612a:	bfbf      	itttt	lt
 800612c:	9608      	strlt	r6, [sp, #32]
 800612e:	189b      	addlt	r3, r3, r2
 8006130:	930c      	strlt	r3, [sp, #48]	; 0x30
 8006132:	2600      	movlt	r6, #0
 8006134:	f1b8 0f00 	cmp.w	r8, #0
 8006138:	bfb9      	ittee	lt
 800613a:	eba9 0508 	sublt.w	r5, r9, r8
 800613e:	2300      	movlt	r3, #0
 8006140:	464d      	movge	r5, r9
 8006142:	4643      	movge	r3, r8
 8006144:	e781      	b.n	800604a <_dtoa_r+0x70a>
 8006146:	9e08      	ldr	r6, [sp, #32]
 8006148:	464d      	mov	r5, r9
 800614a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800614c:	e786      	b.n	800605c <_dtoa_r+0x71c>
 800614e:	9a08      	ldr	r2, [sp, #32]
 8006150:	e7ad      	b.n	80060ae <_dtoa_r+0x76e>
 8006152:	2300      	movs	r3, #0
 8006154:	e7d6      	b.n	8006104 <_dtoa_r+0x7c4>
 8006156:	9b02      	ldr	r3, [sp, #8]
 8006158:	e7d4      	b.n	8006104 <_dtoa_r+0x7c4>
 800615a:	2300      	movs	r3, #0
 800615c:	9308      	str	r3, [sp, #32]
 800615e:	6933      	ldr	r3, [r6, #16]
 8006160:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006164:	6918      	ldr	r0, [r3, #16]
 8006166:	f000 fa49 	bl	80065fc <__hi0bits>
 800616a:	f1c0 0020 	rsb	r0, r0, #32
 800616e:	9b07      	ldr	r3, [sp, #28]
 8006170:	4418      	add	r0, r3
 8006172:	f010 001f 	ands.w	r0, r0, #31
 8006176:	d047      	beq.n	8006208 <_dtoa_r+0x8c8>
 8006178:	f1c0 0320 	rsb	r3, r0, #32
 800617c:	2b04      	cmp	r3, #4
 800617e:	dd3b      	ble.n	80061f8 <_dtoa_r+0x8b8>
 8006180:	9b07      	ldr	r3, [sp, #28]
 8006182:	f1c0 001c 	rsb	r0, r0, #28
 8006186:	4481      	add	r9, r0
 8006188:	4405      	add	r5, r0
 800618a:	4403      	add	r3, r0
 800618c:	9307      	str	r3, [sp, #28]
 800618e:	f1b9 0f00 	cmp.w	r9, #0
 8006192:	dd05      	ble.n	80061a0 <_dtoa_r+0x860>
 8006194:	4659      	mov	r1, fp
 8006196:	464a      	mov	r2, r9
 8006198:	4620      	mov	r0, r4
 800619a:	f000 fb69 	bl	8006870 <__lshift>
 800619e:	4683      	mov	fp, r0
 80061a0:	9b07      	ldr	r3, [sp, #28]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	dd05      	ble.n	80061b2 <_dtoa_r+0x872>
 80061a6:	4631      	mov	r1, r6
 80061a8:	461a      	mov	r2, r3
 80061aa:	4620      	mov	r0, r4
 80061ac:	f000 fb60 	bl	8006870 <__lshift>
 80061b0:	4606      	mov	r6, r0
 80061b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061b4:	b353      	cbz	r3, 800620c <_dtoa_r+0x8cc>
 80061b6:	4631      	mov	r1, r6
 80061b8:	4658      	mov	r0, fp
 80061ba:	f000 fbad 	bl	8006918 <__mcmp>
 80061be:	2800      	cmp	r0, #0
 80061c0:	da24      	bge.n	800620c <_dtoa_r+0x8cc>
 80061c2:	2300      	movs	r3, #0
 80061c4:	4659      	mov	r1, fp
 80061c6:	220a      	movs	r2, #10
 80061c8:	4620      	mov	r0, r4
 80061ca:	f000 f9dc 	bl	8006586 <__multadd>
 80061ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061d0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80061d4:	4683      	mov	fp, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f000 8144 	beq.w	8006464 <_dtoa_r+0xb24>
 80061dc:	2300      	movs	r3, #0
 80061de:	4639      	mov	r1, r7
 80061e0:	220a      	movs	r2, #10
 80061e2:	4620      	mov	r0, r4
 80061e4:	f000 f9cf 	bl	8006586 <__multadd>
 80061e8:	9b04      	ldr	r3, [sp, #16]
 80061ea:	4607      	mov	r7, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	dc4d      	bgt.n	800628c <_dtoa_r+0x94c>
 80061f0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	dd4a      	ble.n	800628c <_dtoa_r+0x94c>
 80061f6:	e011      	b.n	800621c <_dtoa_r+0x8dc>
 80061f8:	d0c9      	beq.n	800618e <_dtoa_r+0x84e>
 80061fa:	9a07      	ldr	r2, [sp, #28]
 80061fc:	331c      	adds	r3, #28
 80061fe:	441a      	add	r2, r3
 8006200:	4499      	add	r9, r3
 8006202:	441d      	add	r5, r3
 8006204:	4613      	mov	r3, r2
 8006206:	e7c1      	b.n	800618c <_dtoa_r+0x84c>
 8006208:	4603      	mov	r3, r0
 800620a:	e7f6      	b.n	80061fa <_dtoa_r+0x8ba>
 800620c:	f1b8 0f00 	cmp.w	r8, #0
 8006210:	dc36      	bgt.n	8006280 <_dtoa_r+0x940>
 8006212:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006214:	2b02      	cmp	r3, #2
 8006216:	dd33      	ble.n	8006280 <_dtoa_r+0x940>
 8006218:	f8cd 8010 	str.w	r8, [sp, #16]
 800621c:	9b04      	ldr	r3, [sp, #16]
 800621e:	b963      	cbnz	r3, 800623a <_dtoa_r+0x8fa>
 8006220:	4631      	mov	r1, r6
 8006222:	2205      	movs	r2, #5
 8006224:	4620      	mov	r0, r4
 8006226:	f000 f9ae 	bl	8006586 <__multadd>
 800622a:	4601      	mov	r1, r0
 800622c:	4606      	mov	r6, r0
 800622e:	4658      	mov	r0, fp
 8006230:	f000 fb72 	bl	8006918 <__mcmp>
 8006234:	2800      	cmp	r0, #0
 8006236:	f73f add3 	bgt.w	8005de0 <_dtoa_r+0x4a0>
 800623a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800623c:	9d06      	ldr	r5, [sp, #24]
 800623e:	ea6f 0a03 	mvn.w	sl, r3
 8006242:	f04f 0900 	mov.w	r9, #0
 8006246:	4631      	mov	r1, r6
 8006248:	4620      	mov	r0, r4
 800624a:	f000 f985 	bl	8006558 <_Bfree>
 800624e:	2f00      	cmp	r7, #0
 8006250:	f43f aebd 	beq.w	8005fce <_dtoa_r+0x68e>
 8006254:	f1b9 0f00 	cmp.w	r9, #0
 8006258:	d005      	beq.n	8006266 <_dtoa_r+0x926>
 800625a:	45b9      	cmp	r9, r7
 800625c:	d003      	beq.n	8006266 <_dtoa_r+0x926>
 800625e:	4649      	mov	r1, r9
 8006260:	4620      	mov	r0, r4
 8006262:	f000 f979 	bl	8006558 <_Bfree>
 8006266:	4639      	mov	r1, r7
 8006268:	4620      	mov	r0, r4
 800626a:	f000 f975 	bl	8006558 <_Bfree>
 800626e:	e6ae      	b.n	8005fce <_dtoa_r+0x68e>
 8006270:	2600      	movs	r6, #0
 8006272:	4637      	mov	r7, r6
 8006274:	e7e1      	b.n	800623a <_dtoa_r+0x8fa>
 8006276:	46ba      	mov	sl, r7
 8006278:	4637      	mov	r7, r6
 800627a:	e5b1      	b.n	8005de0 <_dtoa_r+0x4a0>
 800627c:	40240000 	.word	0x40240000
 8006280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006282:	f8cd 8010 	str.w	r8, [sp, #16]
 8006286:	2b00      	cmp	r3, #0
 8006288:	f000 80f3 	beq.w	8006472 <_dtoa_r+0xb32>
 800628c:	2d00      	cmp	r5, #0
 800628e:	dd05      	ble.n	800629c <_dtoa_r+0x95c>
 8006290:	4639      	mov	r1, r7
 8006292:	462a      	mov	r2, r5
 8006294:	4620      	mov	r0, r4
 8006296:	f000 faeb 	bl	8006870 <__lshift>
 800629a:	4607      	mov	r7, r0
 800629c:	9b08      	ldr	r3, [sp, #32]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d04c      	beq.n	800633c <_dtoa_r+0x9fc>
 80062a2:	6879      	ldr	r1, [r7, #4]
 80062a4:	4620      	mov	r0, r4
 80062a6:	f000 f923 	bl	80064f0 <_Balloc>
 80062aa:	4605      	mov	r5, r0
 80062ac:	693a      	ldr	r2, [r7, #16]
 80062ae:	f107 010c 	add.w	r1, r7, #12
 80062b2:	3202      	adds	r2, #2
 80062b4:	0092      	lsls	r2, r2, #2
 80062b6:	300c      	adds	r0, #12
 80062b8:	f7fe fe32 	bl	8004f20 <memcpy>
 80062bc:	2201      	movs	r2, #1
 80062be:	4629      	mov	r1, r5
 80062c0:	4620      	mov	r0, r4
 80062c2:	f000 fad5 	bl	8006870 <__lshift>
 80062c6:	46b9      	mov	r9, r7
 80062c8:	4607      	mov	r7, r0
 80062ca:	9b06      	ldr	r3, [sp, #24]
 80062cc:	9307      	str	r3, [sp, #28]
 80062ce:	9b02      	ldr	r3, [sp, #8]
 80062d0:	f003 0301 	and.w	r3, r3, #1
 80062d4:	9308      	str	r3, [sp, #32]
 80062d6:	4631      	mov	r1, r6
 80062d8:	4658      	mov	r0, fp
 80062da:	f7ff faa3 	bl	8005824 <quorem>
 80062de:	4649      	mov	r1, r9
 80062e0:	4605      	mov	r5, r0
 80062e2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80062e6:	4658      	mov	r0, fp
 80062e8:	f000 fb16 	bl	8006918 <__mcmp>
 80062ec:	463a      	mov	r2, r7
 80062ee:	9002      	str	r0, [sp, #8]
 80062f0:	4631      	mov	r1, r6
 80062f2:	4620      	mov	r0, r4
 80062f4:	f000 fb2a 	bl	800694c <__mdiff>
 80062f8:	68c3      	ldr	r3, [r0, #12]
 80062fa:	4602      	mov	r2, r0
 80062fc:	bb03      	cbnz	r3, 8006340 <_dtoa_r+0xa00>
 80062fe:	4601      	mov	r1, r0
 8006300:	9009      	str	r0, [sp, #36]	; 0x24
 8006302:	4658      	mov	r0, fp
 8006304:	f000 fb08 	bl	8006918 <__mcmp>
 8006308:	4603      	mov	r3, r0
 800630a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800630c:	4611      	mov	r1, r2
 800630e:	4620      	mov	r0, r4
 8006310:	9309      	str	r3, [sp, #36]	; 0x24
 8006312:	f000 f921 	bl	8006558 <_Bfree>
 8006316:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006318:	b9a3      	cbnz	r3, 8006344 <_dtoa_r+0xa04>
 800631a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800631c:	b992      	cbnz	r2, 8006344 <_dtoa_r+0xa04>
 800631e:	9a08      	ldr	r2, [sp, #32]
 8006320:	b982      	cbnz	r2, 8006344 <_dtoa_r+0xa04>
 8006322:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006326:	d029      	beq.n	800637c <_dtoa_r+0xa3c>
 8006328:	9b02      	ldr	r3, [sp, #8]
 800632a:	2b00      	cmp	r3, #0
 800632c:	dd01      	ble.n	8006332 <_dtoa_r+0x9f2>
 800632e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006332:	9b07      	ldr	r3, [sp, #28]
 8006334:	1c5d      	adds	r5, r3, #1
 8006336:	f883 8000 	strb.w	r8, [r3]
 800633a:	e784      	b.n	8006246 <_dtoa_r+0x906>
 800633c:	4638      	mov	r0, r7
 800633e:	e7c2      	b.n	80062c6 <_dtoa_r+0x986>
 8006340:	2301      	movs	r3, #1
 8006342:	e7e3      	b.n	800630c <_dtoa_r+0x9cc>
 8006344:	9a02      	ldr	r2, [sp, #8]
 8006346:	2a00      	cmp	r2, #0
 8006348:	db04      	blt.n	8006354 <_dtoa_r+0xa14>
 800634a:	d123      	bne.n	8006394 <_dtoa_r+0xa54>
 800634c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800634e:	bb0a      	cbnz	r2, 8006394 <_dtoa_r+0xa54>
 8006350:	9a08      	ldr	r2, [sp, #32]
 8006352:	b9fa      	cbnz	r2, 8006394 <_dtoa_r+0xa54>
 8006354:	2b00      	cmp	r3, #0
 8006356:	ddec      	ble.n	8006332 <_dtoa_r+0x9f2>
 8006358:	4659      	mov	r1, fp
 800635a:	2201      	movs	r2, #1
 800635c:	4620      	mov	r0, r4
 800635e:	f000 fa87 	bl	8006870 <__lshift>
 8006362:	4631      	mov	r1, r6
 8006364:	4683      	mov	fp, r0
 8006366:	f000 fad7 	bl	8006918 <__mcmp>
 800636a:	2800      	cmp	r0, #0
 800636c:	dc03      	bgt.n	8006376 <_dtoa_r+0xa36>
 800636e:	d1e0      	bne.n	8006332 <_dtoa_r+0x9f2>
 8006370:	f018 0f01 	tst.w	r8, #1
 8006374:	d0dd      	beq.n	8006332 <_dtoa_r+0x9f2>
 8006376:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800637a:	d1d8      	bne.n	800632e <_dtoa_r+0x9ee>
 800637c:	9b07      	ldr	r3, [sp, #28]
 800637e:	9a07      	ldr	r2, [sp, #28]
 8006380:	1c5d      	adds	r5, r3, #1
 8006382:	2339      	movs	r3, #57	; 0x39
 8006384:	7013      	strb	r3, [r2, #0]
 8006386:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800638a:	1e6a      	subs	r2, r5, #1
 800638c:	2b39      	cmp	r3, #57	; 0x39
 800638e:	d04d      	beq.n	800642c <_dtoa_r+0xaec>
 8006390:	3301      	adds	r3, #1
 8006392:	e052      	b.n	800643a <_dtoa_r+0xafa>
 8006394:	9a07      	ldr	r2, [sp, #28]
 8006396:	2b00      	cmp	r3, #0
 8006398:	f102 0501 	add.w	r5, r2, #1
 800639c:	dd06      	ble.n	80063ac <_dtoa_r+0xa6c>
 800639e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80063a2:	d0eb      	beq.n	800637c <_dtoa_r+0xa3c>
 80063a4:	f108 0801 	add.w	r8, r8, #1
 80063a8:	9b07      	ldr	r3, [sp, #28]
 80063aa:	e7c4      	b.n	8006336 <_dtoa_r+0x9f6>
 80063ac:	9b06      	ldr	r3, [sp, #24]
 80063ae:	9a04      	ldr	r2, [sp, #16]
 80063b0:	1aeb      	subs	r3, r5, r3
 80063b2:	4293      	cmp	r3, r2
 80063b4:	f805 8c01 	strb.w	r8, [r5, #-1]
 80063b8:	d021      	beq.n	80063fe <_dtoa_r+0xabe>
 80063ba:	4659      	mov	r1, fp
 80063bc:	2300      	movs	r3, #0
 80063be:	220a      	movs	r2, #10
 80063c0:	4620      	mov	r0, r4
 80063c2:	f000 f8e0 	bl	8006586 <__multadd>
 80063c6:	45b9      	cmp	r9, r7
 80063c8:	4683      	mov	fp, r0
 80063ca:	f04f 0300 	mov.w	r3, #0
 80063ce:	f04f 020a 	mov.w	r2, #10
 80063d2:	4649      	mov	r1, r9
 80063d4:	4620      	mov	r0, r4
 80063d6:	d105      	bne.n	80063e4 <_dtoa_r+0xaa4>
 80063d8:	f000 f8d5 	bl	8006586 <__multadd>
 80063dc:	4681      	mov	r9, r0
 80063de:	4607      	mov	r7, r0
 80063e0:	9507      	str	r5, [sp, #28]
 80063e2:	e778      	b.n	80062d6 <_dtoa_r+0x996>
 80063e4:	f000 f8cf 	bl	8006586 <__multadd>
 80063e8:	4639      	mov	r1, r7
 80063ea:	4681      	mov	r9, r0
 80063ec:	2300      	movs	r3, #0
 80063ee:	220a      	movs	r2, #10
 80063f0:	4620      	mov	r0, r4
 80063f2:	f000 f8c8 	bl	8006586 <__multadd>
 80063f6:	4607      	mov	r7, r0
 80063f8:	e7f2      	b.n	80063e0 <_dtoa_r+0xaa0>
 80063fa:	f04f 0900 	mov.w	r9, #0
 80063fe:	4659      	mov	r1, fp
 8006400:	2201      	movs	r2, #1
 8006402:	4620      	mov	r0, r4
 8006404:	f000 fa34 	bl	8006870 <__lshift>
 8006408:	4631      	mov	r1, r6
 800640a:	4683      	mov	fp, r0
 800640c:	f000 fa84 	bl	8006918 <__mcmp>
 8006410:	2800      	cmp	r0, #0
 8006412:	dcb8      	bgt.n	8006386 <_dtoa_r+0xa46>
 8006414:	d102      	bne.n	800641c <_dtoa_r+0xadc>
 8006416:	f018 0f01 	tst.w	r8, #1
 800641a:	d1b4      	bne.n	8006386 <_dtoa_r+0xa46>
 800641c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006420:	1e6a      	subs	r2, r5, #1
 8006422:	2b30      	cmp	r3, #48	; 0x30
 8006424:	f47f af0f 	bne.w	8006246 <_dtoa_r+0x906>
 8006428:	4615      	mov	r5, r2
 800642a:	e7f7      	b.n	800641c <_dtoa_r+0xadc>
 800642c:	9b06      	ldr	r3, [sp, #24]
 800642e:	4293      	cmp	r3, r2
 8006430:	d105      	bne.n	800643e <_dtoa_r+0xafe>
 8006432:	2331      	movs	r3, #49	; 0x31
 8006434:	9a06      	ldr	r2, [sp, #24]
 8006436:	f10a 0a01 	add.w	sl, sl, #1
 800643a:	7013      	strb	r3, [r2, #0]
 800643c:	e703      	b.n	8006246 <_dtoa_r+0x906>
 800643e:	4615      	mov	r5, r2
 8006440:	e7a1      	b.n	8006386 <_dtoa_r+0xa46>
 8006442:	4b17      	ldr	r3, [pc, #92]	; (80064a0 <_dtoa_r+0xb60>)
 8006444:	f7ff bae1 	b.w	8005a0a <_dtoa_r+0xca>
 8006448:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800644a:	2b00      	cmp	r3, #0
 800644c:	f47f aabb 	bne.w	80059c6 <_dtoa_r+0x86>
 8006450:	4b14      	ldr	r3, [pc, #80]	; (80064a4 <_dtoa_r+0xb64>)
 8006452:	f7ff bada 	b.w	8005a0a <_dtoa_r+0xca>
 8006456:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006458:	2b01      	cmp	r3, #1
 800645a:	f77f ae3f 	ble.w	80060dc <_dtoa_r+0x79c>
 800645e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006460:	9308      	str	r3, [sp, #32]
 8006462:	e653      	b.n	800610c <_dtoa_r+0x7cc>
 8006464:	9b04      	ldr	r3, [sp, #16]
 8006466:	2b00      	cmp	r3, #0
 8006468:	dc03      	bgt.n	8006472 <_dtoa_r+0xb32>
 800646a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800646c:	2b02      	cmp	r3, #2
 800646e:	f73f aed5 	bgt.w	800621c <_dtoa_r+0x8dc>
 8006472:	9d06      	ldr	r5, [sp, #24]
 8006474:	4631      	mov	r1, r6
 8006476:	4658      	mov	r0, fp
 8006478:	f7ff f9d4 	bl	8005824 <quorem>
 800647c:	9b06      	ldr	r3, [sp, #24]
 800647e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006482:	f805 8b01 	strb.w	r8, [r5], #1
 8006486:	9a04      	ldr	r2, [sp, #16]
 8006488:	1aeb      	subs	r3, r5, r3
 800648a:	429a      	cmp	r2, r3
 800648c:	ddb5      	ble.n	80063fa <_dtoa_r+0xaba>
 800648e:	4659      	mov	r1, fp
 8006490:	2300      	movs	r3, #0
 8006492:	220a      	movs	r2, #10
 8006494:	4620      	mov	r0, r4
 8006496:	f000 f876 	bl	8006586 <__multadd>
 800649a:	4683      	mov	fp, r0
 800649c:	e7ea      	b.n	8006474 <_dtoa_r+0xb34>
 800649e:	bf00      	nop
 80064a0:	08007234 	.word	0x08007234
 80064a4:	08007258 	.word	0x08007258

080064a8 <_localeconv_r>:
 80064a8:	4b04      	ldr	r3, [pc, #16]	; (80064bc <_localeconv_r+0x14>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	6a18      	ldr	r0, [r3, #32]
 80064ae:	4b04      	ldr	r3, [pc, #16]	; (80064c0 <_localeconv_r+0x18>)
 80064b0:	2800      	cmp	r0, #0
 80064b2:	bf08      	it	eq
 80064b4:	4618      	moveq	r0, r3
 80064b6:	30f0      	adds	r0, #240	; 0xf0
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop
 80064bc:	2000000c 	.word	0x2000000c
 80064c0:	20000070 	.word	0x20000070

080064c4 <malloc>:
 80064c4:	4b02      	ldr	r3, [pc, #8]	; (80064d0 <malloc+0xc>)
 80064c6:	4601      	mov	r1, r0
 80064c8:	6818      	ldr	r0, [r3, #0]
 80064ca:	f000 bb47 	b.w	8006b5c <_malloc_r>
 80064ce:	bf00      	nop
 80064d0:	2000000c 	.word	0x2000000c

080064d4 <memchr>:
 80064d4:	b510      	push	{r4, lr}
 80064d6:	b2c9      	uxtb	r1, r1
 80064d8:	4402      	add	r2, r0
 80064da:	4290      	cmp	r0, r2
 80064dc:	4603      	mov	r3, r0
 80064de:	d101      	bne.n	80064e4 <memchr+0x10>
 80064e0:	2300      	movs	r3, #0
 80064e2:	e003      	b.n	80064ec <memchr+0x18>
 80064e4:	781c      	ldrb	r4, [r3, #0]
 80064e6:	3001      	adds	r0, #1
 80064e8:	428c      	cmp	r4, r1
 80064ea:	d1f6      	bne.n	80064da <memchr+0x6>
 80064ec:	4618      	mov	r0, r3
 80064ee:	bd10      	pop	{r4, pc}

080064f0 <_Balloc>:
 80064f0:	b570      	push	{r4, r5, r6, lr}
 80064f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80064f4:	4604      	mov	r4, r0
 80064f6:	460e      	mov	r6, r1
 80064f8:	b93d      	cbnz	r5, 800650a <_Balloc+0x1a>
 80064fa:	2010      	movs	r0, #16
 80064fc:	f7ff ffe2 	bl	80064c4 <malloc>
 8006500:	6260      	str	r0, [r4, #36]	; 0x24
 8006502:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006506:	6005      	str	r5, [r0, #0]
 8006508:	60c5      	str	r5, [r0, #12]
 800650a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800650c:	68eb      	ldr	r3, [r5, #12]
 800650e:	b183      	cbz	r3, 8006532 <_Balloc+0x42>
 8006510:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006512:	68db      	ldr	r3, [r3, #12]
 8006514:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006518:	b9b8      	cbnz	r0, 800654a <_Balloc+0x5a>
 800651a:	2101      	movs	r1, #1
 800651c:	fa01 f506 	lsl.w	r5, r1, r6
 8006520:	1d6a      	adds	r2, r5, #5
 8006522:	0092      	lsls	r2, r2, #2
 8006524:	4620      	mov	r0, r4
 8006526:	f000 fabe 	bl	8006aa6 <_calloc_r>
 800652a:	b160      	cbz	r0, 8006546 <_Balloc+0x56>
 800652c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006530:	e00e      	b.n	8006550 <_Balloc+0x60>
 8006532:	2221      	movs	r2, #33	; 0x21
 8006534:	2104      	movs	r1, #4
 8006536:	4620      	mov	r0, r4
 8006538:	f000 fab5 	bl	8006aa6 <_calloc_r>
 800653c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800653e:	60e8      	str	r0, [r5, #12]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1e4      	bne.n	8006510 <_Balloc+0x20>
 8006546:	2000      	movs	r0, #0
 8006548:	bd70      	pop	{r4, r5, r6, pc}
 800654a:	6802      	ldr	r2, [r0, #0]
 800654c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006550:	2300      	movs	r3, #0
 8006552:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006556:	e7f7      	b.n	8006548 <_Balloc+0x58>

08006558 <_Bfree>:
 8006558:	b570      	push	{r4, r5, r6, lr}
 800655a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800655c:	4606      	mov	r6, r0
 800655e:	460d      	mov	r5, r1
 8006560:	b93c      	cbnz	r4, 8006572 <_Bfree+0x1a>
 8006562:	2010      	movs	r0, #16
 8006564:	f7ff ffae 	bl	80064c4 <malloc>
 8006568:	6270      	str	r0, [r6, #36]	; 0x24
 800656a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800656e:	6004      	str	r4, [r0, #0]
 8006570:	60c4      	str	r4, [r0, #12]
 8006572:	b13d      	cbz	r5, 8006584 <_Bfree+0x2c>
 8006574:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006576:	686a      	ldr	r2, [r5, #4]
 8006578:	68db      	ldr	r3, [r3, #12]
 800657a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800657e:	6029      	str	r1, [r5, #0]
 8006580:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006584:	bd70      	pop	{r4, r5, r6, pc}

08006586 <__multadd>:
 8006586:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800658a:	461f      	mov	r7, r3
 800658c:	4606      	mov	r6, r0
 800658e:	460c      	mov	r4, r1
 8006590:	2300      	movs	r3, #0
 8006592:	690d      	ldr	r5, [r1, #16]
 8006594:	f101 0c14 	add.w	ip, r1, #20
 8006598:	f8dc 0000 	ldr.w	r0, [ip]
 800659c:	3301      	adds	r3, #1
 800659e:	b281      	uxth	r1, r0
 80065a0:	fb02 7101 	mla	r1, r2, r1, r7
 80065a4:	0c00      	lsrs	r0, r0, #16
 80065a6:	0c0f      	lsrs	r7, r1, #16
 80065a8:	fb02 7000 	mla	r0, r2, r0, r7
 80065ac:	b289      	uxth	r1, r1
 80065ae:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80065b2:	429d      	cmp	r5, r3
 80065b4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80065b8:	f84c 1b04 	str.w	r1, [ip], #4
 80065bc:	dcec      	bgt.n	8006598 <__multadd+0x12>
 80065be:	b1d7      	cbz	r7, 80065f6 <__multadd+0x70>
 80065c0:	68a3      	ldr	r3, [r4, #8]
 80065c2:	42ab      	cmp	r3, r5
 80065c4:	dc12      	bgt.n	80065ec <__multadd+0x66>
 80065c6:	6861      	ldr	r1, [r4, #4]
 80065c8:	4630      	mov	r0, r6
 80065ca:	3101      	adds	r1, #1
 80065cc:	f7ff ff90 	bl	80064f0 <_Balloc>
 80065d0:	4680      	mov	r8, r0
 80065d2:	6922      	ldr	r2, [r4, #16]
 80065d4:	f104 010c 	add.w	r1, r4, #12
 80065d8:	3202      	adds	r2, #2
 80065da:	0092      	lsls	r2, r2, #2
 80065dc:	300c      	adds	r0, #12
 80065de:	f7fe fc9f 	bl	8004f20 <memcpy>
 80065e2:	4621      	mov	r1, r4
 80065e4:	4630      	mov	r0, r6
 80065e6:	f7ff ffb7 	bl	8006558 <_Bfree>
 80065ea:	4644      	mov	r4, r8
 80065ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80065f0:	3501      	adds	r5, #1
 80065f2:	615f      	str	r7, [r3, #20]
 80065f4:	6125      	str	r5, [r4, #16]
 80065f6:	4620      	mov	r0, r4
 80065f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080065fc <__hi0bits>:
 80065fc:	0c02      	lsrs	r2, r0, #16
 80065fe:	0412      	lsls	r2, r2, #16
 8006600:	4603      	mov	r3, r0
 8006602:	b9b2      	cbnz	r2, 8006632 <__hi0bits+0x36>
 8006604:	0403      	lsls	r3, r0, #16
 8006606:	2010      	movs	r0, #16
 8006608:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800660c:	bf04      	itt	eq
 800660e:	021b      	lsleq	r3, r3, #8
 8006610:	3008      	addeq	r0, #8
 8006612:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006616:	bf04      	itt	eq
 8006618:	011b      	lsleq	r3, r3, #4
 800661a:	3004      	addeq	r0, #4
 800661c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006620:	bf04      	itt	eq
 8006622:	009b      	lsleq	r3, r3, #2
 8006624:	3002      	addeq	r0, #2
 8006626:	2b00      	cmp	r3, #0
 8006628:	db06      	blt.n	8006638 <__hi0bits+0x3c>
 800662a:	005b      	lsls	r3, r3, #1
 800662c:	d503      	bpl.n	8006636 <__hi0bits+0x3a>
 800662e:	3001      	adds	r0, #1
 8006630:	4770      	bx	lr
 8006632:	2000      	movs	r0, #0
 8006634:	e7e8      	b.n	8006608 <__hi0bits+0xc>
 8006636:	2020      	movs	r0, #32
 8006638:	4770      	bx	lr

0800663a <__lo0bits>:
 800663a:	6803      	ldr	r3, [r0, #0]
 800663c:	4601      	mov	r1, r0
 800663e:	f013 0207 	ands.w	r2, r3, #7
 8006642:	d00b      	beq.n	800665c <__lo0bits+0x22>
 8006644:	07da      	lsls	r2, r3, #31
 8006646:	d423      	bmi.n	8006690 <__lo0bits+0x56>
 8006648:	0798      	lsls	r0, r3, #30
 800664a:	bf49      	itett	mi
 800664c:	085b      	lsrmi	r3, r3, #1
 800664e:	089b      	lsrpl	r3, r3, #2
 8006650:	2001      	movmi	r0, #1
 8006652:	600b      	strmi	r3, [r1, #0]
 8006654:	bf5c      	itt	pl
 8006656:	600b      	strpl	r3, [r1, #0]
 8006658:	2002      	movpl	r0, #2
 800665a:	4770      	bx	lr
 800665c:	b298      	uxth	r0, r3
 800665e:	b9a8      	cbnz	r0, 800668c <__lo0bits+0x52>
 8006660:	2010      	movs	r0, #16
 8006662:	0c1b      	lsrs	r3, r3, #16
 8006664:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006668:	bf04      	itt	eq
 800666a:	0a1b      	lsreq	r3, r3, #8
 800666c:	3008      	addeq	r0, #8
 800666e:	071a      	lsls	r2, r3, #28
 8006670:	bf04      	itt	eq
 8006672:	091b      	lsreq	r3, r3, #4
 8006674:	3004      	addeq	r0, #4
 8006676:	079a      	lsls	r2, r3, #30
 8006678:	bf04      	itt	eq
 800667a:	089b      	lsreq	r3, r3, #2
 800667c:	3002      	addeq	r0, #2
 800667e:	07da      	lsls	r2, r3, #31
 8006680:	d402      	bmi.n	8006688 <__lo0bits+0x4e>
 8006682:	085b      	lsrs	r3, r3, #1
 8006684:	d006      	beq.n	8006694 <__lo0bits+0x5a>
 8006686:	3001      	adds	r0, #1
 8006688:	600b      	str	r3, [r1, #0]
 800668a:	4770      	bx	lr
 800668c:	4610      	mov	r0, r2
 800668e:	e7e9      	b.n	8006664 <__lo0bits+0x2a>
 8006690:	2000      	movs	r0, #0
 8006692:	4770      	bx	lr
 8006694:	2020      	movs	r0, #32
 8006696:	4770      	bx	lr

08006698 <__i2b>:
 8006698:	b510      	push	{r4, lr}
 800669a:	460c      	mov	r4, r1
 800669c:	2101      	movs	r1, #1
 800669e:	f7ff ff27 	bl	80064f0 <_Balloc>
 80066a2:	2201      	movs	r2, #1
 80066a4:	6144      	str	r4, [r0, #20]
 80066a6:	6102      	str	r2, [r0, #16]
 80066a8:	bd10      	pop	{r4, pc}

080066aa <__multiply>:
 80066aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ae:	4614      	mov	r4, r2
 80066b0:	690a      	ldr	r2, [r1, #16]
 80066b2:	6923      	ldr	r3, [r4, #16]
 80066b4:	4688      	mov	r8, r1
 80066b6:	429a      	cmp	r2, r3
 80066b8:	bfbe      	ittt	lt
 80066ba:	460b      	movlt	r3, r1
 80066bc:	46a0      	movlt	r8, r4
 80066be:	461c      	movlt	r4, r3
 80066c0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80066c4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80066c8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80066cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80066d0:	eb07 0609 	add.w	r6, r7, r9
 80066d4:	42b3      	cmp	r3, r6
 80066d6:	bfb8      	it	lt
 80066d8:	3101      	addlt	r1, #1
 80066da:	f7ff ff09 	bl	80064f0 <_Balloc>
 80066de:	f100 0514 	add.w	r5, r0, #20
 80066e2:	462b      	mov	r3, r5
 80066e4:	2200      	movs	r2, #0
 80066e6:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80066ea:	4573      	cmp	r3, lr
 80066ec:	d316      	bcc.n	800671c <__multiply+0x72>
 80066ee:	f104 0214 	add.w	r2, r4, #20
 80066f2:	f108 0114 	add.w	r1, r8, #20
 80066f6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80066fa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80066fe:	9300      	str	r3, [sp, #0]
 8006700:	9b00      	ldr	r3, [sp, #0]
 8006702:	9201      	str	r2, [sp, #4]
 8006704:	4293      	cmp	r3, r2
 8006706:	d80c      	bhi.n	8006722 <__multiply+0x78>
 8006708:	2e00      	cmp	r6, #0
 800670a:	dd03      	ble.n	8006714 <__multiply+0x6a>
 800670c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006710:	2b00      	cmp	r3, #0
 8006712:	d05d      	beq.n	80067d0 <__multiply+0x126>
 8006714:	6106      	str	r6, [r0, #16]
 8006716:	b003      	add	sp, #12
 8006718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800671c:	f843 2b04 	str.w	r2, [r3], #4
 8006720:	e7e3      	b.n	80066ea <__multiply+0x40>
 8006722:	f8b2 b000 	ldrh.w	fp, [r2]
 8006726:	f1bb 0f00 	cmp.w	fp, #0
 800672a:	d023      	beq.n	8006774 <__multiply+0xca>
 800672c:	4689      	mov	r9, r1
 800672e:	46ac      	mov	ip, r5
 8006730:	f04f 0800 	mov.w	r8, #0
 8006734:	f859 4b04 	ldr.w	r4, [r9], #4
 8006738:	f8dc a000 	ldr.w	sl, [ip]
 800673c:	b2a3      	uxth	r3, r4
 800673e:	fa1f fa8a 	uxth.w	sl, sl
 8006742:	fb0b a303 	mla	r3, fp, r3, sl
 8006746:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800674a:	f8dc 4000 	ldr.w	r4, [ip]
 800674e:	4443      	add	r3, r8
 8006750:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006754:	fb0b 840a 	mla	r4, fp, sl, r8
 8006758:	46e2      	mov	sl, ip
 800675a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800675e:	b29b      	uxth	r3, r3
 8006760:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006764:	454f      	cmp	r7, r9
 8006766:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800676a:	f84a 3b04 	str.w	r3, [sl], #4
 800676e:	d82b      	bhi.n	80067c8 <__multiply+0x11e>
 8006770:	f8cc 8004 	str.w	r8, [ip, #4]
 8006774:	9b01      	ldr	r3, [sp, #4]
 8006776:	3204      	adds	r2, #4
 8006778:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800677c:	f1ba 0f00 	cmp.w	sl, #0
 8006780:	d020      	beq.n	80067c4 <__multiply+0x11a>
 8006782:	4689      	mov	r9, r1
 8006784:	46a8      	mov	r8, r5
 8006786:	f04f 0b00 	mov.w	fp, #0
 800678a:	682b      	ldr	r3, [r5, #0]
 800678c:	f8b9 c000 	ldrh.w	ip, [r9]
 8006790:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006794:	b29b      	uxth	r3, r3
 8006796:	fb0a 440c 	mla	r4, sl, ip, r4
 800679a:	46c4      	mov	ip, r8
 800679c:	445c      	add	r4, fp
 800679e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80067a2:	f84c 3b04 	str.w	r3, [ip], #4
 80067a6:	f859 3b04 	ldr.w	r3, [r9], #4
 80067aa:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80067ae:	0c1b      	lsrs	r3, r3, #16
 80067b0:	fb0a b303 	mla	r3, sl, r3, fp
 80067b4:	454f      	cmp	r7, r9
 80067b6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80067ba:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80067be:	d805      	bhi.n	80067cc <__multiply+0x122>
 80067c0:	f8c8 3004 	str.w	r3, [r8, #4]
 80067c4:	3504      	adds	r5, #4
 80067c6:	e79b      	b.n	8006700 <__multiply+0x56>
 80067c8:	46d4      	mov	ip, sl
 80067ca:	e7b3      	b.n	8006734 <__multiply+0x8a>
 80067cc:	46e0      	mov	r8, ip
 80067ce:	e7dd      	b.n	800678c <__multiply+0xe2>
 80067d0:	3e01      	subs	r6, #1
 80067d2:	e799      	b.n	8006708 <__multiply+0x5e>

080067d4 <__pow5mult>:
 80067d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067d8:	4615      	mov	r5, r2
 80067da:	f012 0203 	ands.w	r2, r2, #3
 80067de:	4606      	mov	r6, r0
 80067e0:	460f      	mov	r7, r1
 80067e2:	d007      	beq.n	80067f4 <__pow5mult+0x20>
 80067e4:	4c21      	ldr	r4, [pc, #132]	; (800686c <__pow5mult+0x98>)
 80067e6:	3a01      	subs	r2, #1
 80067e8:	2300      	movs	r3, #0
 80067ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067ee:	f7ff feca 	bl	8006586 <__multadd>
 80067f2:	4607      	mov	r7, r0
 80067f4:	10ad      	asrs	r5, r5, #2
 80067f6:	d035      	beq.n	8006864 <__pow5mult+0x90>
 80067f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80067fa:	b93c      	cbnz	r4, 800680c <__pow5mult+0x38>
 80067fc:	2010      	movs	r0, #16
 80067fe:	f7ff fe61 	bl	80064c4 <malloc>
 8006802:	6270      	str	r0, [r6, #36]	; 0x24
 8006804:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006808:	6004      	str	r4, [r0, #0]
 800680a:	60c4      	str	r4, [r0, #12]
 800680c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006810:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006814:	b94c      	cbnz	r4, 800682a <__pow5mult+0x56>
 8006816:	f240 2171 	movw	r1, #625	; 0x271
 800681a:	4630      	mov	r0, r6
 800681c:	f7ff ff3c 	bl	8006698 <__i2b>
 8006820:	2300      	movs	r3, #0
 8006822:	4604      	mov	r4, r0
 8006824:	f8c8 0008 	str.w	r0, [r8, #8]
 8006828:	6003      	str	r3, [r0, #0]
 800682a:	f04f 0800 	mov.w	r8, #0
 800682e:	07eb      	lsls	r3, r5, #31
 8006830:	d50a      	bpl.n	8006848 <__pow5mult+0x74>
 8006832:	4639      	mov	r1, r7
 8006834:	4622      	mov	r2, r4
 8006836:	4630      	mov	r0, r6
 8006838:	f7ff ff37 	bl	80066aa <__multiply>
 800683c:	4681      	mov	r9, r0
 800683e:	4639      	mov	r1, r7
 8006840:	4630      	mov	r0, r6
 8006842:	f7ff fe89 	bl	8006558 <_Bfree>
 8006846:	464f      	mov	r7, r9
 8006848:	106d      	asrs	r5, r5, #1
 800684a:	d00b      	beq.n	8006864 <__pow5mult+0x90>
 800684c:	6820      	ldr	r0, [r4, #0]
 800684e:	b938      	cbnz	r0, 8006860 <__pow5mult+0x8c>
 8006850:	4622      	mov	r2, r4
 8006852:	4621      	mov	r1, r4
 8006854:	4630      	mov	r0, r6
 8006856:	f7ff ff28 	bl	80066aa <__multiply>
 800685a:	6020      	str	r0, [r4, #0]
 800685c:	f8c0 8000 	str.w	r8, [r0]
 8006860:	4604      	mov	r4, r0
 8006862:	e7e4      	b.n	800682e <__pow5mult+0x5a>
 8006864:	4638      	mov	r0, r7
 8006866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800686a:	bf00      	nop
 800686c:	08007358 	.word	0x08007358

08006870 <__lshift>:
 8006870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006874:	460c      	mov	r4, r1
 8006876:	4607      	mov	r7, r0
 8006878:	4616      	mov	r6, r2
 800687a:	6923      	ldr	r3, [r4, #16]
 800687c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006880:	eb0a 0903 	add.w	r9, sl, r3
 8006884:	6849      	ldr	r1, [r1, #4]
 8006886:	68a3      	ldr	r3, [r4, #8]
 8006888:	f109 0501 	add.w	r5, r9, #1
 800688c:	42ab      	cmp	r3, r5
 800688e:	db32      	blt.n	80068f6 <__lshift+0x86>
 8006890:	4638      	mov	r0, r7
 8006892:	f7ff fe2d 	bl	80064f0 <_Balloc>
 8006896:	2300      	movs	r3, #0
 8006898:	4680      	mov	r8, r0
 800689a:	461a      	mov	r2, r3
 800689c:	f100 0114 	add.w	r1, r0, #20
 80068a0:	4553      	cmp	r3, sl
 80068a2:	db2b      	blt.n	80068fc <__lshift+0x8c>
 80068a4:	6920      	ldr	r0, [r4, #16]
 80068a6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80068aa:	f104 0314 	add.w	r3, r4, #20
 80068ae:	f016 021f 	ands.w	r2, r6, #31
 80068b2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80068b6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80068ba:	d025      	beq.n	8006908 <__lshift+0x98>
 80068bc:	2000      	movs	r0, #0
 80068be:	f1c2 0e20 	rsb	lr, r2, #32
 80068c2:	468a      	mov	sl, r1
 80068c4:	681e      	ldr	r6, [r3, #0]
 80068c6:	4096      	lsls	r6, r2
 80068c8:	4330      	orrs	r0, r6
 80068ca:	f84a 0b04 	str.w	r0, [sl], #4
 80068ce:	f853 0b04 	ldr.w	r0, [r3], #4
 80068d2:	459c      	cmp	ip, r3
 80068d4:	fa20 f00e 	lsr.w	r0, r0, lr
 80068d8:	d814      	bhi.n	8006904 <__lshift+0x94>
 80068da:	6048      	str	r0, [r1, #4]
 80068dc:	b108      	cbz	r0, 80068e2 <__lshift+0x72>
 80068de:	f109 0502 	add.w	r5, r9, #2
 80068e2:	3d01      	subs	r5, #1
 80068e4:	4638      	mov	r0, r7
 80068e6:	f8c8 5010 	str.w	r5, [r8, #16]
 80068ea:	4621      	mov	r1, r4
 80068ec:	f7ff fe34 	bl	8006558 <_Bfree>
 80068f0:	4640      	mov	r0, r8
 80068f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068f6:	3101      	adds	r1, #1
 80068f8:	005b      	lsls	r3, r3, #1
 80068fa:	e7c7      	b.n	800688c <__lshift+0x1c>
 80068fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006900:	3301      	adds	r3, #1
 8006902:	e7cd      	b.n	80068a0 <__lshift+0x30>
 8006904:	4651      	mov	r1, sl
 8006906:	e7dc      	b.n	80068c2 <__lshift+0x52>
 8006908:	3904      	subs	r1, #4
 800690a:	f853 2b04 	ldr.w	r2, [r3], #4
 800690e:	459c      	cmp	ip, r3
 8006910:	f841 2f04 	str.w	r2, [r1, #4]!
 8006914:	d8f9      	bhi.n	800690a <__lshift+0x9a>
 8006916:	e7e4      	b.n	80068e2 <__lshift+0x72>

08006918 <__mcmp>:
 8006918:	6903      	ldr	r3, [r0, #16]
 800691a:	690a      	ldr	r2, [r1, #16]
 800691c:	b530      	push	{r4, r5, lr}
 800691e:	1a9b      	subs	r3, r3, r2
 8006920:	d10c      	bne.n	800693c <__mcmp+0x24>
 8006922:	0092      	lsls	r2, r2, #2
 8006924:	3014      	adds	r0, #20
 8006926:	3114      	adds	r1, #20
 8006928:	1884      	adds	r4, r0, r2
 800692a:	4411      	add	r1, r2
 800692c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006930:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006934:	4295      	cmp	r5, r2
 8006936:	d003      	beq.n	8006940 <__mcmp+0x28>
 8006938:	d305      	bcc.n	8006946 <__mcmp+0x2e>
 800693a:	2301      	movs	r3, #1
 800693c:	4618      	mov	r0, r3
 800693e:	bd30      	pop	{r4, r5, pc}
 8006940:	42a0      	cmp	r0, r4
 8006942:	d3f3      	bcc.n	800692c <__mcmp+0x14>
 8006944:	e7fa      	b.n	800693c <__mcmp+0x24>
 8006946:	f04f 33ff 	mov.w	r3, #4294967295
 800694a:	e7f7      	b.n	800693c <__mcmp+0x24>

0800694c <__mdiff>:
 800694c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006950:	460d      	mov	r5, r1
 8006952:	4607      	mov	r7, r0
 8006954:	4611      	mov	r1, r2
 8006956:	4628      	mov	r0, r5
 8006958:	4614      	mov	r4, r2
 800695a:	f7ff ffdd 	bl	8006918 <__mcmp>
 800695e:	1e06      	subs	r6, r0, #0
 8006960:	d108      	bne.n	8006974 <__mdiff+0x28>
 8006962:	4631      	mov	r1, r6
 8006964:	4638      	mov	r0, r7
 8006966:	f7ff fdc3 	bl	80064f0 <_Balloc>
 800696a:	2301      	movs	r3, #1
 800696c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006970:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006974:	bfa4      	itt	ge
 8006976:	4623      	movge	r3, r4
 8006978:	462c      	movge	r4, r5
 800697a:	4638      	mov	r0, r7
 800697c:	6861      	ldr	r1, [r4, #4]
 800697e:	bfa6      	itte	ge
 8006980:	461d      	movge	r5, r3
 8006982:	2600      	movge	r6, #0
 8006984:	2601      	movlt	r6, #1
 8006986:	f7ff fdb3 	bl	80064f0 <_Balloc>
 800698a:	f04f 0e00 	mov.w	lr, #0
 800698e:	60c6      	str	r6, [r0, #12]
 8006990:	692b      	ldr	r3, [r5, #16]
 8006992:	6926      	ldr	r6, [r4, #16]
 8006994:	f104 0214 	add.w	r2, r4, #20
 8006998:	f105 0914 	add.w	r9, r5, #20
 800699c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80069a0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80069a4:	f100 0114 	add.w	r1, r0, #20
 80069a8:	f852 ab04 	ldr.w	sl, [r2], #4
 80069ac:	f859 5b04 	ldr.w	r5, [r9], #4
 80069b0:	fa1f f38a 	uxth.w	r3, sl
 80069b4:	4473      	add	r3, lr
 80069b6:	b2ac      	uxth	r4, r5
 80069b8:	1b1b      	subs	r3, r3, r4
 80069ba:	0c2c      	lsrs	r4, r5, #16
 80069bc:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80069c0:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80069ca:	45c8      	cmp	r8, r9
 80069cc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80069d0:	4694      	mov	ip, r2
 80069d2:	f841 4b04 	str.w	r4, [r1], #4
 80069d6:	d8e7      	bhi.n	80069a8 <__mdiff+0x5c>
 80069d8:	45bc      	cmp	ip, r7
 80069da:	d304      	bcc.n	80069e6 <__mdiff+0x9a>
 80069dc:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80069e0:	b183      	cbz	r3, 8006a04 <__mdiff+0xb8>
 80069e2:	6106      	str	r6, [r0, #16]
 80069e4:	e7c4      	b.n	8006970 <__mdiff+0x24>
 80069e6:	f85c 4b04 	ldr.w	r4, [ip], #4
 80069ea:	b2a2      	uxth	r2, r4
 80069ec:	4472      	add	r2, lr
 80069ee:	1413      	asrs	r3, r2, #16
 80069f0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80069f4:	b292      	uxth	r2, r2
 80069f6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80069fa:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80069fe:	f841 2b04 	str.w	r2, [r1], #4
 8006a02:	e7e9      	b.n	80069d8 <__mdiff+0x8c>
 8006a04:	3e01      	subs	r6, #1
 8006a06:	e7e9      	b.n	80069dc <__mdiff+0x90>

08006a08 <__d2b>:
 8006a08:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006a0c:	461c      	mov	r4, r3
 8006a0e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8006a12:	2101      	movs	r1, #1
 8006a14:	4690      	mov	r8, r2
 8006a16:	f7ff fd6b 	bl	80064f0 <_Balloc>
 8006a1a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8006a1e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8006a22:	4607      	mov	r7, r0
 8006a24:	bb34      	cbnz	r4, 8006a74 <__d2b+0x6c>
 8006a26:	9201      	str	r2, [sp, #4]
 8006a28:	f1b8 0200 	subs.w	r2, r8, #0
 8006a2c:	d027      	beq.n	8006a7e <__d2b+0x76>
 8006a2e:	a802      	add	r0, sp, #8
 8006a30:	f840 2d08 	str.w	r2, [r0, #-8]!
 8006a34:	f7ff fe01 	bl	800663a <__lo0bits>
 8006a38:	9900      	ldr	r1, [sp, #0]
 8006a3a:	b1f0      	cbz	r0, 8006a7a <__d2b+0x72>
 8006a3c:	9a01      	ldr	r2, [sp, #4]
 8006a3e:	f1c0 0320 	rsb	r3, r0, #32
 8006a42:	fa02 f303 	lsl.w	r3, r2, r3
 8006a46:	430b      	orrs	r3, r1
 8006a48:	40c2      	lsrs	r2, r0
 8006a4a:	617b      	str	r3, [r7, #20]
 8006a4c:	9201      	str	r2, [sp, #4]
 8006a4e:	9b01      	ldr	r3, [sp, #4]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	bf14      	ite	ne
 8006a54:	2102      	movne	r1, #2
 8006a56:	2101      	moveq	r1, #1
 8006a58:	61bb      	str	r3, [r7, #24]
 8006a5a:	6139      	str	r1, [r7, #16]
 8006a5c:	b1c4      	cbz	r4, 8006a90 <__d2b+0x88>
 8006a5e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006a62:	4404      	add	r4, r0
 8006a64:	6034      	str	r4, [r6, #0]
 8006a66:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006a6a:	6028      	str	r0, [r5, #0]
 8006a6c:	4638      	mov	r0, r7
 8006a6e:	b002      	add	sp, #8
 8006a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a74:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006a78:	e7d5      	b.n	8006a26 <__d2b+0x1e>
 8006a7a:	6179      	str	r1, [r7, #20]
 8006a7c:	e7e7      	b.n	8006a4e <__d2b+0x46>
 8006a7e:	a801      	add	r0, sp, #4
 8006a80:	f7ff fddb 	bl	800663a <__lo0bits>
 8006a84:	2101      	movs	r1, #1
 8006a86:	9b01      	ldr	r3, [sp, #4]
 8006a88:	6139      	str	r1, [r7, #16]
 8006a8a:	617b      	str	r3, [r7, #20]
 8006a8c:	3020      	adds	r0, #32
 8006a8e:	e7e5      	b.n	8006a5c <__d2b+0x54>
 8006a90:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006a94:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006a98:	6030      	str	r0, [r6, #0]
 8006a9a:	6918      	ldr	r0, [r3, #16]
 8006a9c:	f7ff fdae 	bl	80065fc <__hi0bits>
 8006aa0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006aa4:	e7e1      	b.n	8006a6a <__d2b+0x62>

08006aa6 <_calloc_r>:
 8006aa6:	b538      	push	{r3, r4, r5, lr}
 8006aa8:	fb02 f401 	mul.w	r4, r2, r1
 8006aac:	4621      	mov	r1, r4
 8006aae:	f000 f855 	bl	8006b5c <_malloc_r>
 8006ab2:	4605      	mov	r5, r0
 8006ab4:	b118      	cbz	r0, 8006abe <_calloc_r+0x18>
 8006ab6:	4622      	mov	r2, r4
 8006ab8:	2100      	movs	r1, #0
 8006aba:	f7fe fa3c 	bl	8004f36 <memset>
 8006abe:	4628      	mov	r0, r5
 8006ac0:	bd38      	pop	{r3, r4, r5, pc}
	...

08006ac4 <_free_r>:
 8006ac4:	b538      	push	{r3, r4, r5, lr}
 8006ac6:	4605      	mov	r5, r0
 8006ac8:	2900      	cmp	r1, #0
 8006aca:	d043      	beq.n	8006b54 <_free_r+0x90>
 8006acc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ad0:	1f0c      	subs	r4, r1, #4
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	bfb8      	it	lt
 8006ad6:	18e4      	addlt	r4, r4, r3
 8006ad8:	f000 fa27 	bl	8006f2a <__malloc_lock>
 8006adc:	4a1e      	ldr	r2, [pc, #120]	; (8006b58 <_free_r+0x94>)
 8006ade:	6813      	ldr	r3, [r2, #0]
 8006ae0:	4610      	mov	r0, r2
 8006ae2:	b933      	cbnz	r3, 8006af2 <_free_r+0x2e>
 8006ae4:	6063      	str	r3, [r4, #4]
 8006ae6:	6014      	str	r4, [r2, #0]
 8006ae8:	4628      	mov	r0, r5
 8006aea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006aee:	f000 ba1d 	b.w	8006f2c <__malloc_unlock>
 8006af2:	42a3      	cmp	r3, r4
 8006af4:	d90b      	bls.n	8006b0e <_free_r+0x4a>
 8006af6:	6821      	ldr	r1, [r4, #0]
 8006af8:	1862      	adds	r2, r4, r1
 8006afa:	4293      	cmp	r3, r2
 8006afc:	bf01      	itttt	eq
 8006afe:	681a      	ldreq	r2, [r3, #0]
 8006b00:	685b      	ldreq	r3, [r3, #4]
 8006b02:	1852      	addeq	r2, r2, r1
 8006b04:	6022      	streq	r2, [r4, #0]
 8006b06:	6063      	str	r3, [r4, #4]
 8006b08:	6004      	str	r4, [r0, #0]
 8006b0a:	e7ed      	b.n	8006ae8 <_free_r+0x24>
 8006b0c:	4613      	mov	r3, r2
 8006b0e:	685a      	ldr	r2, [r3, #4]
 8006b10:	b10a      	cbz	r2, 8006b16 <_free_r+0x52>
 8006b12:	42a2      	cmp	r2, r4
 8006b14:	d9fa      	bls.n	8006b0c <_free_r+0x48>
 8006b16:	6819      	ldr	r1, [r3, #0]
 8006b18:	1858      	adds	r0, r3, r1
 8006b1a:	42a0      	cmp	r0, r4
 8006b1c:	d10b      	bne.n	8006b36 <_free_r+0x72>
 8006b1e:	6820      	ldr	r0, [r4, #0]
 8006b20:	4401      	add	r1, r0
 8006b22:	1858      	adds	r0, r3, r1
 8006b24:	4282      	cmp	r2, r0
 8006b26:	6019      	str	r1, [r3, #0]
 8006b28:	d1de      	bne.n	8006ae8 <_free_r+0x24>
 8006b2a:	6810      	ldr	r0, [r2, #0]
 8006b2c:	6852      	ldr	r2, [r2, #4]
 8006b2e:	4401      	add	r1, r0
 8006b30:	6019      	str	r1, [r3, #0]
 8006b32:	605a      	str	r2, [r3, #4]
 8006b34:	e7d8      	b.n	8006ae8 <_free_r+0x24>
 8006b36:	d902      	bls.n	8006b3e <_free_r+0x7a>
 8006b38:	230c      	movs	r3, #12
 8006b3a:	602b      	str	r3, [r5, #0]
 8006b3c:	e7d4      	b.n	8006ae8 <_free_r+0x24>
 8006b3e:	6820      	ldr	r0, [r4, #0]
 8006b40:	1821      	adds	r1, r4, r0
 8006b42:	428a      	cmp	r2, r1
 8006b44:	bf01      	itttt	eq
 8006b46:	6811      	ldreq	r1, [r2, #0]
 8006b48:	6852      	ldreq	r2, [r2, #4]
 8006b4a:	1809      	addeq	r1, r1, r0
 8006b4c:	6021      	streq	r1, [r4, #0]
 8006b4e:	6062      	str	r2, [r4, #4]
 8006b50:	605c      	str	r4, [r3, #4]
 8006b52:	e7c9      	b.n	8006ae8 <_free_r+0x24>
 8006b54:	bd38      	pop	{r3, r4, r5, pc}
 8006b56:	bf00      	nop
 8006b58:	200003fc 	.word	0x200003fc

08006b5c <_malloc_r>:
 8006b5c:	b570      	push	{r4, r5, r6, lr}
 8006b5e:	1ccd      	adds	r5, r1, #3
 8006b60:	f025 0503 	bic.w	r5, r5, #3
 8006b64:	3508      	adds	r5, #8
 8006b66:	2d0c      	cmp	r5, #12
 8006b68:	bf38      	it	cc
 8006b6a:	250c      	movcc	r5, #12
 8006b6c:	2d00      	cmp	r5, #0
 8006b6e:	4606      	mov	r6, r0
 8006b70:	db01      	blt.n	8006b76 <_malloc_r+0x1a>
 8006b72:	42a9      	cmp	r1, r5
 8006b74:	d903      	bls.n	8006b7e <_malloc_r+0x22>
 8006b76:	230c      	movs	r3, #12
 8006b78:	6033      	str	r3, [r6, #0]
 8006b7a:	2000      	movs	r0, #0
 8006b7c:	bd70      	pop	{r4, r5, r6, pc}
 8006b7e:	f000 f9d4 	bl	8006f2a <__malloc_lock>
 8006b82:	4a21      	ldr	r2, [pc, #132]	; (8006c08 <_malloc_r+0xac>)
 8006b84:	6814      	ldr	r4, [r2, #0]
 8006b86:	4621      	mov	r1, r4
 8006b88:	b991      	cbnz	r1, 8006bb0 <_malloc_r+0x54>
 8006b8a:	4c20      	ldr	r4, [pc, #128]	; (8006c0c <_malloc_r+0xb0>)
 8006b8c:	6823      	ldr	r3, [r4, #0]
 8006b8e:	b91b      	cbnz	r3, 8006b98 <_malloc_r+0x3c>
 8006b90:	4630      	mov	r0, r6
 8006b92:	f000 f98f 	bl	8006eb4 <_sbrk_r>
 8006b96:	6020      	str	r0, [r4, #0]
 8006b98:	4629      	mov	r1, r5
 8006b9a:	4630      	mov	r0, r6
 8006b9c:	f000 f98a 	bl	8006eb4 <_sbrk_r>
 8006ba0:	1c43      	adds	r3, r0, #1
 8006ba2:	d124      	bne.n	8006bee <_malloc_r+0x92>
 8006ba4:	230c      	movs	r3, #12
 8006ba6:	4630      	mov	r0, r6
 8006ba8:	6033      	str	r3, [r6, #0]
 8006baa:	f000 f9bf 	bl	8006f2c <__malloc_unlock>
 8006bae:	e7e4      	b.n	8006b7a <_malloc_r+0x1e>
 8006bb0:	680b      	ldr	r3, [r1, #0]
 8006bb2:	1b5b      	subs	r3, r3, r5
 8006bb4:	d418      	bmi.n	8006be8 <_malloc_r+0x8c>
 8006bb6:	2b0b      	cmp	r3, #11
 8006bb8:	d90f      	bls.n	8006bda <_malloc_r+0x7e>
 8006bba:	600b      	str	r3, [r1, #0]
 8006bbc:	18cc      	adds	r4, r1, r3
 8006bbe:	50cd      	str	r5, [r1, r3]
 8006bc0:	4630      	mov	r0, r6
 8006bc2:	f000 f9b3 	bl	8006f2c <__malloc_unlock>
 8006bc6:	f104 000b 	add.w	r0, r4, #11
 8006bca:	1d23      	adds	r3, r4, #4
 8006bcc:	f020 0007 	bic.w	r0, r0, #7
 8006bd0:	1ac3      	subs	r3, r0, r3
 8006bd2:	d0d3      	beq.n	8006b7c <_malloc_r+0x20>
 8006bd4:	425a      	negs	r2, r3
 8006bd6:	50e2      	str	r2, [r4, r3]
 8006bd8:	e7d0      	b.n	8006b7c <_malloc_r+0x20>
 8006bda:	684b      	ldr	r3, [r1, #4]
 8006bdc:	428c      	cmp	r4, r1
 8006bde:	bf16      	itet	ne
 8006be0:	6063      	strne	r3, [r4, #4]
 8006be2:	6013      	streq	r3, [r2, #0]
 8006be4:	460c      	movne	r4, r1
 8006be6:	e7eb      	b.n	8006bc0 <_malloc_r+0x64>
 8006be8:	460c      	mov	r4, r1
 8006bea:	6849      	ldr	r1, [r1, #4]
 8006bec:	e7cc      	b.n	8006b88 <_malloc_r+0x2c>
 8006bee:	1cc4      	adds	r4, r0, #3
 8006bf0:	f024 0403 	bic.w	r4, r4, #3
 8006bf4:	42a0      	cmp	r0, r4
 8006bf6:	d005      	beq.n	8006c04 <_malloc_r+0xa8>
 8006bf8:	1a21      	subs	r1, r4, r0
 8006bfa:	4630      	mov	r0, r6
 8006bfc:	f000 f95a 	bl	8006eb4 <_sbrk_r>
 8006c00:	3001      	adds	r0, #1
 8006c02:	d0cf      	beq.n	8006ba4 <_malloc_r+0x48>
 8006c04:	6025      	str	r5, [r4, #0]
 8006c06:	e7db      	b.n	8006bc0 <_malloc_r+0x64>
 8006c08:	200003fc 	.word	0x200003fc
 8006c0c:	20000400 	.word	0x20000400

08006c10 <__ssputs_r>:
 8006c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c14:	688e      	ldr	r6, [r1, #8]
 8006c16:	4682      	mov	sl, r0
 8006c18:	429e      	cmp	r6, r3
 8006c1a:	460c      	mov	r4, r1
 8006c1c:	4690      	mov	r8, r2
 8006c1e:	4699      	mov	r9, r3
 8006c20:	d837      	bhi.n	8006c92 <__ssputs_r+0x82>
 8006c22:	898a      	ldrh	r2, [r1, #12]
 8006c24:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006c28:	d031      	beq.n	8006c8e <__ssputs_r+0x7e>
 8006c2a:	2302      	movs	r3, #2
 8006c2c:	6825      	ldr	r5, [r4, #0]
 8006c2e:	6909      	ldr	r1, [r1, #16]
 8006c30:	1a6f      	subs	r7, r5, r1
 8006c32:	6965      	ldr	r5, [r4, #20]
 8006c34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006c38:	fb95 f5f3 	sdiv	r5, r5, r3
 8006c3c:	f109 0301 	add.w	r3, r9, #1
 8006c40:	443b      	add	r3, r7
 8006c42:	429d      	cmp	r5, r3
 8006c44:	bf38      	it	cc
 8006c46:	461d      	movcc	r5, r3
 8006c48:	0553      	lsls	r3, r2, #21
 8006c4a:	d530      	bpl.n	8006cae <__ssputs_r+0x9e>
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	f7ff ff85 	bl	8006b5c <_malloc_r>
 8006c52:	4606      	mov	r6, r0
 8006c54:	b950      	cbnz	r0, 8006c6c <__ssputs_r+0x5c>
 8006c56:	230c      	movs	r3, #12
 8006c58:	f04f 30ff 	mov.w	r0, #4294967295
 8006c5c:	f8ca 3000 	str.w	r3, [sl]
 8006c60:	89a3      	ldrh	r3, [r4, #12]
 8006c62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c66:	81a3      	strh	r3, [r4, #12]
 8006c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c6c:	463a      	mov	r2, r7
 8006c6e:	6921      	ldr	r1, [r4, #16]
 8006c70:	f7fe f956 	bl	8004f20 <memcpy>
 8006c74:	89a3      	ldrh	r3, [r4, #12]
 8006c76:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006c7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c7e:	81a3      	strh	r3, [r4, #12]
 8006c80:	6126      	str	r6, [r4, #16]
 8006c82:	443e      	add	r6, r7
 8006c84:	6026      	str	r6, [r4, #0]
 8006c86:	464e      	mov	r6, r9
 8006c88:	6165      	str	r5, [r4, #20]
 8006c8a:	1bed      	subs	r5, r5, r7
 8006c8c:	60a5      	str	r5, [r4, #8]
 8006c8e:	454e      	cmp	r6, r9
 8006c90:	d900      	bls.n	8006c94 <__ssputs_r+0x84>
 8006c92:	464e      	mov	r6, r9
 8006c94:	4632      	mov	r2, r6
 8006c96:	4641      	mov	r1, r8
 8006c98:	6820      	ldr	r0, [r4, #0]
 8006c9a:	f000 f92d 	bl	8006ef8 <memmove>
 8006c9e:	68a3      	ldr	r3, [r4, #8]
 8006ca0:	2000      	movs	r0, #0
 8006ca2:	1b9b      	subs	r3, r3, r6
 8006ca4:	60a3      	str	r3, [r4, #8]
 8006ca6:	6823      	ldr	r3, [r4, #0]
 8006ca8:	441e      	add	r6, r3
 8006caa:	6026      	str	r6, [r4, #0]
 8006cac:	e7dc      	b.n	8006c68 <__ssputs_r+0x58>
 8006cae:	462a      	mov	r2, r5
 8006cb0:	f000 f93d 	bl	8006f2e <_realloc_r>
 8006cb4:	4606      	mov	r6, r0
 8006cb6:	2800      	cmp	r0, #0
 8006cb8:	d1e2      	bne.n	8006c80 <__ssputs_r+0x70>
 8006cba:	6921      	ldr	r1, [r4, #16]
 8006cbc:	4650      	mov	r0, sl
 8006cbe:	f7ff ff01 	bl	8006ac4 <_free_r>
 8006cc2:	e7c8      	b.n	8006c56 <__ssputs_r+0x46>

08006cc4 <_svfiprintf_r>:
 8006cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc8:	461d      	mov	r5, r3
 8006cca:	898b      	ldrh	r3, [r1, #12]
 8006ccc:	b09d      	sub	sp, #116	; 0x74
 8006cce:	061f      	lsls	r7, r3, #24
 8006cd0:	4680      	mov	r8, r0
 8006cd2:	460c      	mov	r4, r1
 8006cd4:	4616      	mov	r6, r2
 8006cd6:	d50f      	bpl.n	8006cf8 <_svfiprintf_r+0x34>
 8006cd8:	690b      	ldr	r3, [r1, #16]
 8006cda:	b96b      	cbnz	r3, 8006cf8 <_svfiprintf_r+0x34>
 8006cdc:	2140      	movs	r1, #64	; 0x40
 8006cde:	f7ff ff3d 	bl	8006b5c <_malloc_r>
 8006ce2:	6020      	str	r0, [r4, #0]
 8006ce4:	6120      	str	r0, [r4, #16]
 8006ce6:	b928      	cbnz	r0, 8006cf4 <_svfiprintf_r+0x30>
 8006ce8:	230c      	movs	r3, #12
 8006cea:	f8c8 3000 	str.w	r3, [r8]
 8006cee:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf2:	e0c8      	b.n	8006e86 <_svfiprintf_r+0x1c2>
 8006cf4:	2340      	movs	r3, #64	; 0x40
 8006cf6:	6163      	str	r3, [r4, #20]
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	9309      	str	r3, [sp, #36]	; 0x24
 8006cfc:	2320      	movs	r3, #32
 8006cfe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d02:	2330      	movs	r3, #48	; 0x30
 8006d04:	f04f 0b01 	mov.w	fp, #1
 8006d08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d0c:	9503      	str	r5, [sp, #12]
 8006d0e:	4637      	mov	r7, r6
 8006d10:	463d      	mov	r5, r7
 8006d12:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006d16:	b10b      	cbz	r3, 8006d1c <_svfiprintf_r+0x58>
 8006d18:	2b25      	cmp	r3, #37	; 0x25
 8006d1a:	d13e      	bne.n	8006d9a <_svfiprintf_r+0xd6>
 8006d1c:	ebb7 0a06 	subs.w	sl, r7, r6
 8006d20:	d00b      	beq.n	8006d3a <_svfiprintf_r+0x76>
 8006d22:	4653      	mov	r3, sl
 8006d24:	4632      	mov	r2, r6
 8006d26:	4621      	mov	r1, r4
 8006d28:	4640      	mov	r0, r8
 8006d2a:	f7ff ff71 	bl	8006c10 <__ssputs_r>
 8006d2e:	3001      	adds	r0, #1
 8006d30:	f000 80a4 	beq.w	8006e7c <_svfiprintf_r+0x1b8>
 8006d34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d36:	4453      	add	r3, sl
 8006d38:	9309      	str	r3, [sp, #36]	; 0x24
 8006d3a:	783b      	ldrb	r3, [r7, #0]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	f000 809d 	beq.w	8006e7c <_svfiprintf_r+0x1b8>
 8006d42:	2300      	movs	r3, #0
 8006d44:	f04f 32ff 	mov.w	r2, #4294967295
 8006d48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d4c:	9304      	str	r3, [sp, #16]
 8006d4e:	9307      	str	r3, [sp, #28]
 8006d50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006d54:	931a      	str	r3, [sp, #104]	; 0x68
 8006d56:	462f      	mov	r7, r5
 8006d58:	2205      	movs	r2, #5
 8006d5a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006d5e:	4850      	ldr	r0, [pc, #320]	; (8006ea0 <_svfiprintf_r+0x1dc>)
 8006d60:	f7ff fbb8 	bl	80064d4 <memchr>
 8006d64:	9b04      	ldr	r3, [sp, #16]
 8006d66:	b9d0      	cbnz	r0, 8006d9e <_svfiprintf_r+0xda>
 8006d68:	06d9      	lsls	r1, r3, #27
 8006d6a:	bf44      	itt	mi
 8006d6c:	2220      	movmi	r2, #32
 8006d6e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006d72:	071a      	lsls	r2, r3, #28
 8006d74:	bf44      	itt	mi
 8006d76:	222b      	movmi	r2, #43	; 0x2b
 8006d78:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006d7c:	782a      	ldrb	r2, [r5, #0]
 8006d7e:	2a2a      	cmp	r2, #42	; 0x2a
 8006d80:	d015      	beq.n	8006dae <_svfiprintf_r+0xea>
 8006d82:	462f      	mov	r7, r5
 8006d84:	2000      	movs	r0, #0
 8006d86:	250a      	movs	r5, #10
 8006d88:	9a07      	ldr	r2, [sp, #28]
 8006d8a:	4639      	mov	r1, r7
 8006d8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d90:	3b30      	subs	r3, #48	; 0x30
 8006d92:	2b09      	cmp	r3, #9
 8006d94:	d94d      	bls.n	8006e32 <_svfiprintf_r+0x16e>
 8006d96:	b1b8      	cbz	r0, 8006dc8 <_svfiprintf_r+0x104>
 8006d98:	e00f      	b.n	8006dba <_svfiprintf_r+0xf6>
 8006d9a:	462f      	mov	r7, r5
 8006d9c:	e7b8      	b.n	8006d10 <_svfiprintf_r+0x4c>
 8006d9e:	4a40      	ldr	r2, [pc, #256]	; (8006ea0 <_svfiprintf_r+0x1dc>)
 8006da0:	463d      	mov	r5, r7
 8006da2:	1a80      	subs	r0, r0, r2
 8006da4:	fa0b f000 	lsl.w	r0, fp, r0
 8006da8:	4318      	orrs	r0, r3
 8006daa:	9004      	str	r0, [sp, #16]
 8006dac:	e7d3      	b.n	8006d56 <_svfiprintf_r+0x92>
 8006dae:	9a03      	ldr	r2, [sp, #12]
 8006db0:	1d11      	adds	r1, r2, #4
 8006db2:	6812      	ldr	r2, [r2, #0]
 8006db4:	9103      	str	r1, [sp, #12]
 8006db6:	2a00      	cmp	r2, #0
 8006db8:	db01      	blt.n	8006dbe <_svfiprintf_r+0xfa>
 8006dba:	9207      	str	r2, [sp, #28]
 8006dbc:	e004      	b.n	8006dc8 <_svfiprintf_r+0x104>
 8006dbe:	4252      	negs	r2, r2
 8006dc0:	f043 0302 	orr.w	r3, r3, #2
 8006dc4:	9207      	str	r2, [sp, #28]
 8006dc6:	9304      	str	r3, [sp, #16]
 8006dc8:	783b      	ldrb	r3, [r7, #0]
 8006dca:	2b2e      	cmp	r3, #46	; 0x2e
 8006dcc:	d10c      	bne.n	8006de8 <_svfiprintf_r+0x124>
 8006dce:	787b      	ldrb	r3, [r7, #1]
 8006dd0:	2b2a      	cmp	r3, #42	; 0x2a
 8006dd2:	d133      	bne.n	8006e3c <_svfiprintf_r+0x178>
 8006dd4:	9b03      	ldr	r3, [sp, #12]
 8006dd6:	3702      	adds	r7, #2
 8006dd8:	1d1a      	adds	r2, r3, #4
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	9203      	str	r2, [sp, #12]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	bfb8      	it	lt
 8006de2:	f04f 33ff 	movlt.w	r3, #4294967295
 8006de6:	9305      	str	r3, [sp, #20]
 8006de8:	4d2e      	ldr	r5, [pc, #184]	; (8006ea4 <_svfiprintf_r+0x1e0>)
 8006dea:	2203      	movs	r2, #3
 8006dec:	7839      	ldrb	r1, [r7, #0]
 8006dee:	4628      	mov	r0, r5
 8006df0:	f7ff fb70 	bl	80064d4 <memchr>
 8006df4:	b138      	cbz	r0, 8006e06 <_svfiprintf_r+0x142>
 8006df6:	2340      	movs	r3, #64	; 0x40
 8006df8:	1b40      	subs	r0, r0, r5
 8006dfa:	fa03 f000 	lsl.w	r0, r3, r0
 8006dfe:	9b04      	ldr	r3, [sp, #16]
 8006e00:	3701      	adds	r7, #1
 8006e02:	4303      	orrs	r3, r0
 8006e04:	9304      	str	r3, [sp, #16]
 8006e06:	7839      	ldrb	r1, [r7, #0]
 8006e08:	2206      	movs	r2, #6
 8006e0a:	4827      	ldr	r0, [pc, #156]	; (8006ea8 <_svfiprintf_r+0x1e4>)
 8006e0c:	1c7e      	adds	r6, r7, #1
 8006e0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006e12:	f7ff fb5f 	bl	80064d4 <memchr>
 8006e16:	2800      	cmp	r0, #0
 8006e18:	d038      	beq.n	8006e8c <_svfiprintf_r+0x1c8>
 8006e1a:	4b24      	ldr	r3, [pc, #144]	; (8006eac <_svfiprintf_r+0x1e8>)
 8006e1c:	bb13      	cbnz	r3, 8006e64 <_svfiprintf_r+0x1a0>
 8006e1e:	9b03      	ldr	r3, [sp, #12]
 8006e20:	3307      	adds	r3, #7
 8006e22:	f023 0307 	bic.w	r3, r3, #7
 8006e26:	3308      	adds	r3, #8
 8006e28:	9303      	str	r3, [sp, #12]
 8006e2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e2c:	444b      	add	r3, r9
 8006e2e:	9309      	str	r3, [sp, #36]	; 0x24
 8006e30:	e76d      	b.n	8006d0e <_svfiprintf_r+0x4a>
 8006e32:	fb05 3202 	mla	r2, r5, r2, r3
 8006e36:	2001      	movs	r0, #1
 8006e38:	460f      	mov	r7, r1
 8006e3a:	e7a6      	b.n	8006d8a <_svfiprintf_r+0xc6>
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	250a      	movs	r5, #10
 8006e40:	4619      	mov	r1, r3
 8006e42:	3701      	adds	r7, #1
 8006e44:	9305      	str	r3, [sp, #20]
 8006e46:	4638      	mov	r0, r7
 8006e48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e4c:	3a30      	subs	r2, #48	; 0x30
 8006e4e:	2a09      	cmp	r2, #9
 8006e50:	d903      	bls.n	8006e5a <_svfiprintf_r+0x196>
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d0c8      	beq.n	8006de8 <_svfiprintf_r+0x124>
 8006e56:	9105      	str	r1, [sp, #20]
 8006e58:	e7c6      	b.n	8006de8 <_svfiprintf_r+0x124>
 8006e5a:	fb05 2101 	mla	r1, r5, r1, r2
 8006e5e:	2301      	movs	r3, #1
 8006e60:	4607      	mov	r7, r0
 8006e62:	e7f0      	b.n	8006e46 <_svfiprintf_r+0x182>
 8006e64:	ab03      	add	r3, sp, #12
 8006e66:	9300      	str	r3, [sp, #0]
 8006e68:	4622      	mov	r2, r4
 8006e6a:	4b11      	ldr	r3, [pc, #68]	; (8006eb0 <_svfiprintf_r+0x1ec>)
 8006e6c:	a904      	add	r1, sp, #16
 8006e6e:	4640      	mov	r0, r8
 8006e70:	f7fe f8fa 	bl	8005068 <_printf_float>
 8006e74:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006e78:	4681      	mov	r9, r0
 8006e7a:	d1d6      	bne.n	8006e2a <_svfiprintf_r+0x166>
 8006e7c:	89a3      	ldrh	r3, [r4, #12]
 8006e7e:	065b      	lsls	r3, r3, #25
 8006e80:	f53f af35 	bmi.w	8006cee <_svfiprintf_r+0x2a>
 8006e84:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006e86:	b01d      	add	sp, #116	; 0x74
 8006e88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e8c:	ab03      	add	r3, sp, #12
 8006e8e:	9300      	str	r3, [sp, #0]
 8006e90:	4622      	mov	r2, r4
 8006e92:	4b07      	ldr	r3, [pc, #28]	; (8006eb0 <_svfiprintf_r+0x1ec>)
 8006e94:	a904      	add	r1, sp, #16
 8006e96:	4640      	mov	r0, r8
 8006e98:	f7fe fb92 	bl	80055c0 <_printf_i>
 8006e9c:	e7ea      	b.n	8006e74 <_svfiprintf_r+0x1b0>
 8006e9e:	bf00      	nop
 8006ea0:	08007364 	.word	0x08007364
 8006ea4:	0800736a 	.word	0x0800736a
 8006ea8:	0800736e 	.word	0x0800736e
 8006eac:	08005069 	.word	0x08005069
 8006eb0:	08006c11 	.word	0x08006c11

08006eb4 <_sbrk_r>:
 8006eb4:	b538      	push	{r3, r4, r5, lr}
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	4c05      	ldr	r4, [pc, #20]	; (8006ed0 <_sbrk_r+0x1c>)
 8006eba:	4605      	mov	r5, r0
 8006ebc:	4608      	mov	r0, r1
 8006ebe:	6023      	str	r3, [r4, #0]
 8006ec0:	f7fb f8fc 	bl	80020bc <_sbrk>
 8006ec4:	1c43      	adds	r3, r0, #1
 8006ec6:	d102      	bne.n	8006ece <_sbrk_r+0x1a>
 8006ec8:	6823      	ldr	r3, [r4, #0]
 8006eca:	b103      	cbz	r3, 8006ece <_sbrk_r+0x1a>
 8006ecc:	602b      	str	r3, [r5, #0]
 8006ece:	bd38      	pop	{r3, r4, r5, pc}
 8006ed0:	20000594 	.word	0x20000594

08006ed4 <__ascii_mbtowc>:
 8006ed4:	b082      	sub	sp, #8
 8006ed6:	b901      	cbnz	r1, 8006eda <__ascii_mbtowc+0x6>
 8006ed8:	a901      	add	r1, sp, #4
 8006eda:	b142      	cbz	r2, 8006eee <__ascii_mbtowc+0x1a>
 8006edc:	b14b      	cbz	r3, 8006ef2 <__ascii_mbtowc+0x1e>
 8006ede:	7813      	ldrb	r3, [r2, #0]
 8006ee0:	600b      	str	r3, [r1, #0]
 8006ee2:	7812      	ldrb	r2, [r2, #0]
 8006ee4:	1c10      	adds	r0, r2, #0
 8006ee6:	bf18      	it	ne
 8006ee8:	2001      	movne	r0, #1
 8006eea:	b002      	add	sp, #8
 8006eec:	4770      	bx	lr
 8006eee:	4610      	mov	r0, r2
 8006ef0:	e7fb      	b.n	8006eea <__ascii_mbtowc+0x16>
 8006ef2:	f06f 0001 	mvn.w	r0, #1
 8006ef6:	e7f8      	b.n	8006eea <__ascii_mbtowc+0x16>

08006ef8 <memmove>:
 8006ef8:	4288      	cmp	r0, r1
 8006efa:	b510      	push	{r4, lr}
 8006efc:	eb01 0302 	add.w	r3, r1, r2
 8006f00:	d807      	bhi.n	8006f12 <memmove+0x1a>
 8006f02:	1e42      	subs	r2, r0, #1
 8006f04:	4299      	cmp	r1, r3
 8006f06:	d00a      	beq.n	8006f1e <memmove+0x26>
 8006f08:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f0c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006f10:	e7f8      	b.n	8006f04 <memmove+0xc>
 8006f12:	4283      	cmp	r3, r0
 8006f14:	d9f5      	bls.n	8006f02 <memmove+0xa>
 8006f16:	1881      	adds	r1, r0, r2
 8006f18:	1ad2      	subs	r2, r2, r3
 8006f1a:	42d3      	cmn	r3, r2
 8006f1c:	d100      	bne.n	8006f20 <memmove+0x28>
 8006f1e:	bd10      	pop	{r4, pc}
 8006f20:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f24:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006f28:	e7f7      	b.n	8006f1a <memmove+0x22>

08006f2a <__malloc_lock>:
 8006f2a:	4770      	bx	lr

08006f2c <__malloc_unlock>:
 8006f2c:	4770      	bx	lr

08006f2e <_realloc_r>:
 8006f2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f30:	4607      	mov	r7, r0
 8006f32:	4614      	mov	r4, r2
 8006f34:	460e      	mov	r6, r1
 8006f36:	b921      	cbnz	r1, 8006f42 <_realloc_r+0x14>
 8006f38:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006f3c:	4611      	mov	r1, r2
 8006f3e:	f7ff be0d 	b.w	8006b5c <_malloc_r>
 8006f42:	b922      	cbnz	r2, 8006f4e <_realloc_r+0x20>
 8006f44:	f7ff fdbe 	bl	8006ac4 <_free_r>
 8006f48:	4625      	mov	r5, r4
 8006f4a:	4628      	mov	r0, r5
 8006f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f4e:	f000 f821 	bl	8006f94 <_malloc_usable_size_r>
 8006f52:	42a0      	cmp	r0, r4
 8006f54:	d20f      	bcs.n	8006f76 <_realloc_r+0x48>
 8006f56:	4621      	mov	r1, r4
 8006f58:	4638      	mov	r0, r7
 8006f5a:	f7ff fdff 	bl	8006b5c <_malloc_r>
 8006f5e:	4605      	mov	r5, r0
 8006f60:	2800      	cmp	r0, #0
 8006f62:	d0f2      	beq.n	8006f4a <_realloc_r+0x1c>
 8006f64:	4631      	mov	r1, r6
 8006f66:	4622      	mov	r2, r4
 8006f68:	f7fd ffda 	bl	8004f20 <memcpy>
 8006f6c:	4631      	mov	r1, r6
 8006f6e:	4638      	mov	r0, r7
 8006f70:	f7ff fda8 	bl	8006ac4 <_free_r>
 8006f74:	e7e9      	b.n	8006f4a <_realloc_r+0x1c>
 8006f76:	4635      	mov	r5, r6
 8006f78:	e7e7      	b.n	8006f4a <_realloc_r+0x1c>

08006f7a <__ascii_wctomb>:
 8006f7a:	b149      	cbz	r1, 8006f90 <__ascii_wctomb+0x16>
 8006f7c:	2aff      	cmp	r2, #255	; 0xff
 8006f7e:	bf8b      	itete	hi
 8006f80:	238a      	movhi	r3, #138	; 0x8a
 8006f82:	700a      	strbls	r2, [r1, #0]
 8006f84:	6003      	strhi	r3, [r0, #0]
 8006f86:	2001      	movls	r0, #1
 8006f88:	bf88      	it	hi
 8006f8a:	f04f 30ff 	movhi.w	r0, #4294967295
 8006f8e:	4770      	bx	lr
 8006f90:	4608      	mov	r0, r1
 8006f92:	4770      	bx	lr

08006f94 <_malloc_usable_size_r>:
 8006f94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f98:	1f18      	subs	r0, r3, #4
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	bfbc      	itt	lt
 8006f9e:	580b      	ldrlt	r3, [r1, r0]
 8006fa0:	18c0      	addlt	r0, r0, r3
 8006fa2:	4770      	bx	lr

08006fa4 <_init>:
 8006fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fa6:	bf00      	nop
 8006fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006faa:	bc08      	pop	{r3}
 8006fac:	469e      	mov	lr, r3
 8006fae:	4770      	bx	lr

08006fb0 <_fini>:
 8006fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fb2:	bf00      	nop
 8006fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fb6:	bc08      	pop	{r3}
 8006fb8:	469e      	mov	lr, r3
 8006fba:	4770      	bx	lr
