

================================================================
== Vitis HLS Report for 'covCoreWrapper_double_15_80_1_2_16_s'
================================================================
* Date:           Sun May  5 21:30:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.767 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    40981|    40981|  0.137 ms|  0.137 ms|  40982|  40982|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------+------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                     |                                    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |               Instance              |               Module               |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------+------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |covCorePart1_double_15_80_1_2_16_U0  |covCorePart1_double_15_80_1_2_16_s  |    40981|    40981|   0.137 ms|   0.137 ms|  40981|  40981|       no|
        |covCorePart2_double_15_2_16_U0       |covCorePart2_double_15_2_16_s       |     5677|     5677|  18.921 us|  18.921 us|   5677|   5677|       no|
        +-------------------------------------+------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        0|      -|      558|      352|     -|
|Instance             |        -|     25|    11436|     5910|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     25|    11994|     6264|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|        1|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+
    |               Instance              |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+
    |covCorePart1_double_15_80_1_2_16_U0  |covCorePart1_double_15_80_1_2_16_s  |        0|  11|  3058|  2311|    0|
    |covCorePart2_double_15_2_16_U0       |covCorePart2_double_15_2_16_s       |        0|  14|  8378|  3599|    0|
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                |                                    |        0|  25| 11436|  5910|    0|
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |cols_c_U         |        0|   68|   0|    -|     2|   32|       64|
    |rows_c_U         |        0|   68|   0|    -|     2|   32|       64|
    |values2Strm_1_U  |        0|  211|   0|    -|    32|   64|     2048|
    |values2Strm_U    |        0|  211|   0|    -|    32|   64|     2048|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |Total            |        0|  558|   0|    0|    68|  192|     4224|
    +-----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------+--------------+
|rows                   |   in|   32|     ap_none|                                      rows|        scalar|
|rows_ap_vld            |   in|    1|     ap_none|                                      rows|        scalar|
|cols                   |   in|   32|     ap_none|                                      cols|        scalar|
|cols_ap_vld            |   in|    1|     ap_none|                                      cols|        scalar|
|input_r_address0       |  out|   11|   ap_memory|                                   input_r|         array|
|input_r_ce0            |  out|    1|   ap_memory|                                   input_r|         array|
|input_r_d0             |  out|   64|   ap_memory|                                   input_r|         array|
|input_r_q0             |   in|   64|   ap_memory|                                   input_r|         array|
|input_r_we0            |  out|    1|   ap_memory|                                   input_r|         array|
|input_r_address1       |  out|   11|   ap_memory|                                   input_r|         array|
|input_r_ce1            |  out|    1|   ap_memory|                                   input_r|         array|
|input_r_d1             |  out|   64|   ap_memory|                                   input_r|         array|
|input_r_q1             |   in|   64|   ap_memory|                                   input_r|         array|
|input_r_we1            |  out|    1|   ap_memory|                                   input_r|         array|
|outCovMatrix_address0  |  out|    8|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_ce0       |  out|    1|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_d0        |  out|   64|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_q0        |   in|   64|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_we0       |  out|    1|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_address1  |  out|    8|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_ce1       |  out|    1|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_d1        |  out|   64|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_q1        |   in|   64|   ap_memory|                              outCovMatrix|         array|
|outCovMatrix_we1       |  out|    1|   ap_memory|                              outCovMatrix|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  covCoreWrapper<double, 15, 80, 1, 2, 16>|  return value|
+-----------------------+-----+-----+------------+------------------------------------------+--------------+

