../../../../../bench/verilog/bfm/wb/mpsoc_msi_wb_bfm_master.sv
../../../../../bench/verilog/bfm/wb/mpsoc_msi_wb_bfm_memory.sv
../../../../../bench/verilog/bfm/wb/mpsoc_msi_wb_bfm_slave.sv
../../../../../bench/verilog/bfm/wb/mpsoc_msi_wb_bfm_transactor.sv

../../../../../bench/verilog/tests/wb/vlog_tap_generator.sv
../../../../../bench/verilog/tests/wb/vlog_tb_utils.sv
../../../../../bench/verilog/tests/wb/wb_arbiter_tb.sv
../../../../../bench/verilog/tests/wb/wb_cdc_tb.sv
../../../../../bench/verilog/tests/wb/wb_msi_tb.sv
../../../../../bench/verilog/tests/wb/wb_mux_tb.sv
../../../../../bench/verilog/tests/wb/wb_upsizer_tb.sv

../../../../../rtl/verilog/wb/arbiter/mpsoc_msi_arbiter.sv
../../../../../rtl/verilog/wb/cdc/mpsoc_msi_wb_cc561.sv
../../../../../rtl/verilog/wb/cdc/mpsoc_msi_wb_cdc.sv
../../../../../rtl/verilog/wb/cdc/mpsoc_msi_wb_sync2_pgen.sv
../../../../../rtl/verilog/wb/core/mpsoc_msi_wb_arbiter.sv
../../../../../rtl/verilog/wb/core/mpsoc_msi_wb_data_resize.sv
../../../../../rtl/verilog/wb/core/mpsoc_msi_wb_interface.sv
../../../../../rtl/verilog/wb/core/mpsoc_msi_wb_mux.sv
../../../../../rtl/verilog/wb/core/mpsoc_msi_wb_upsizer.sv
