#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 26 15:53:23 2023
# Process ID: 24564
# Current directory: D:/Pipelined_CPU_RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13188 D:\Pipelined_CPU_RISCV\pipeline_cpu_riscv.xpr
# Log file: D:/Pipelined_CPU_RISCV/vivado.log
# Journal file: D:/Pipelined_CPU_RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.xpr
update_compile_order -fileset sources_1
create_run synth_5 -flow {Vivado Synthesis 2019} -strategy Flow_AreaOptimized_high
current_run [get_runs synth_5]
launch_runs synth_5 -jobs 8
wait_on_run synth_5
open_run synth_5 -name synth_5
place_ports clk T5
place_ports rst P15
set_property PULLTYPE NONE [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
close [ open D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc w ]
add_files -fileset constrs_1 D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc
set_property target_constrs_file D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_5
reset_run instruction_mem_synth_1
launch_runs impl_3 -to_step write_bitstream -jobs 8
wait_on_run impl_3
reset_run synth_5
launch_runs synth_5 -jobs 8
wait_on_run synth_5
close_design
open_run synth_5 -name synth_5
place_ports halt B2
set_property IOSTANDARD LVCMOS33 [get_ports [list halt]]
save_constraints
launch_runs impl_3 -to_step write_bitstream -jobs 8
wait_on_run impl_3
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.runs/impl_3/CPU.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.runs/impl_3/CPU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close [ open D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/LightShow.v w ]
add_files D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/LightShow.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sim_1/new/tb_LightShow.v w ]
add_files -fileset sim_1 D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sim_1/new/tb_LightShow.v
update_compile_order -fileset sim_1
close [ open D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/top.v w ]
add_files D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_5
launch_runs synth_5 -jobs 8
wait_on_run synth_5
reset_run synth_5
launch_runs synth_5 -jobs 8
wait_on_run synth_5
close_design
open_run synth_5 -name synth_5
place_ports {o_led[6]} B2
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_led[6]} {o_led[5]} {o_led[4]} {o_led[3]} {o_led[2]} {o_led[1]} {o_led[0]}]]
place_ports {o_led[5]} B3
place_ports {o_led[4]} A1
place_ports {o_led[3]} B1
place_ports {o_led[2]} A3
place_ports {o_led[1]} A4
place_ports {o_led[0]} B4
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_px[7]} {o_px[6]} {o_px[5]} {o_px[4]} {o_px[3]} {o_px[2]} {o_px[1]} {o_px[0]}]]
place_ports {o_px[0]} G2
place_ports {o_px[1]} C2
place_ports {o_px[2]} C1
place_ports {o_px[3]} H1
place_ports {o_px[4]} G1
place_ports {o_px[5]} F1
place_ports {o_px[6]} E1
place_ports {o_px[7]} G6
save_constraints
launch_runs impl_3 -to_step write_bitstream -jobs 8
wait_on_run impl_3
reset_run impl_3 -prev_step 
launch_runs impl_3 -to_step write_bitstream -jobs 8
wait_on_run impl_3
set_property PROGRAM.FILE {D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.runs/impl_3/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.runs/impl_3/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_5
launch_runs synth_5 -jobs 12
wait_on_run synth_5
close_design
open_run synth_5 -name synth_5
launch_runs impl_3 -to_step write_bitstream -jobs 14
wait_on_run impl_3
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.runs/impl_3/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.runs/impl_3/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
