Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 13:18:55 2024
| Host         : eecs-digital-42 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 my_data/rotor_initial_out_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enigma_decoder/backwards_rotor_iii_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 1.774ns (25.085%)  route 5.298ns (74.915%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=1129, estimated)     1.540    -2.536    my_data/clk_100
    SLICE_X31Y68         FDRE                                         r  my_data/rotor_initial_out_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.080 r  my_data/rotor_initial_out_reg[2]_rep__0/Q
                         net (fo=121, estimated)      1.885    -0.195    enigma_decoder/backwards_rotor_iii_reg[3][2]_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I1_O)        0.124    -0.071 r  enigma_decoder/backwards_rotor_iii[6][4]_i_7/O
                         net (fo=1, estimated)        0.847     0.776    my_data/backwards_rotor_iii[6][2]_i_4
    SLICE_X5Y64          LUT5 (Prop_lut5_I0_O)        0.152     0.928 r  my_data/backwards_rotor_iii[6][4]_i_6/O
                         net (fo=5, estimated)        1.197     2.125    my_data/rotor_initial_out_reg[3]_6
    SLICE_X11Y64         LUT2 (Prop_lut2_I0_O)        0.360     2.485 r  my_data/backwards_rotor_iii[6][1]_i_3/O
                         net (fo=2, estimated)        1.072     3.557    my_data/backwards_rotor_iii_fifo_reg[13][0]_1
    SLICE_X5Y67          LUT4 (Prop_lut4_I1_O)        0.355     3.912 r  my_data/backwards_rotor_iii[6][2]_i_2/O
                         net (fo=1, estimated)        0.297     4.209    enigma_decoder/backwards_rotor_iii_reg[6][2]_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I0_O)        0.327     4.536 r  enigma_decoder/backwards_rotor_iii[6][2]_i_1/O
                         net (fo=1, routed)           0.000     4.536    enigma_decoder/p_0_in__71[2]
    SLICE_X5Y67          FDRE                                         r  enigma_decoder/backwards_rotor_iii_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    12.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     4.771 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     6.348    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.439 r  wizard_migcam/clkout1_buf/O
                         net (fo=1129, estimated)     1.495     7.934    enigma_decoder/clk_100
    SLICE_X5Y67          FDRE                                         r  enigma_decoder/backwards_rotor_iii_reg[6][2]/C
                         clock pessimism             -0.434     7.499    
                         clock uncertainty           -0.074     7.426    
    SLICE_X5Y67          FDRE (Setup_fdre_C_D)        0.031     7.457    enigma_decoder/backwards_rotor_iii_reg[6][2]
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                  2.920    




