set_max_delay 30 -from and1 -to [get_ports clk*] -ignore_clock_latency -probe -reset_path
