

================================================================
== Synthesis Summary Report of 'AXI_zeros'
================================================================
+ General Information: 
    * Date:           Mon Jun 10 18:42:53 2024
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        AXI_zeros
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |     Modules    | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |    |          |           |     |
    |     & Loops    | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +----------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ AXI_zeros     |     -|  -4.75|      259|  2.590e+03|         -|      260|     -|        no|     -|   -|  50 (~0%)|  143 (~0%)|    -|
    | o loop_stream  |     -|  -7.30|      257|  2.570e+03|         3|        1|   256|       yes|     -|   -|         -|          -|    -|
    +----------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+

