   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"clks.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.CLK_oscctrl_init,"ax",%progbits
  18              		.align	1
  19              		.global	CLK_oscctrl_init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	CLK_oscctrl_init:
  27              	.LFB145:
  28              		.file 1 "tmk_core/protocol/arm_atsam/clks.c"
   1:tmk_core/protocol/arm_atsam/clks.c **** /*
   2:tmk_core/protocol/arm_atsam/clks.c **** Copyright 2018 Massdrop Inc.
   3:tmk_core/protocol/arm_atsam/clks.c **** 
   4:tmk_core/protocol/arm_atsam/clks.c **** This program is free software: you can redistribute it and/or modify
   5:tmk_core/protocol/arm_atsam/clks.c **** it under the terms of the GNU General Public License as published by
   6:tmk_core/protocol/arm_atsam/clks.c **** the Free Software Foundation, either version 2 of the License, or
   7:tmk_core/protocol/arm_atsam/clks.c **** (at your option) any later version.
   8:tmk_core/protocol/arm_atsam/clks.c **** 
   9:tmk_core/protocol/arm_atsam/clks.c **** This program is distributed in the hope that it will be useful,
  10:tmk_core/protocol/arm_atsam/clks.c **** but WITHOUT ANY WARRANTY; without even the implied warranty of
  11:tmk_core/protocol/arm_atsam/clks.c **** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  12:tmk_core/protocol/arm_atsam/clks.c **** GNU General Public License for more details.
  13:tmk_core/protocol/arm_atsam/clks.c **** 
  14:tmk_core/protocol/arm_atsam/clks.c **** You should have received a copy of the GNU General Public License
  15:tmk_core/protocol/arm_atsam/clks.c **** along with this program.  If not, see <http://www.gnu.org/licenses/>.
  16:tmk_core/protocol/arm_atsam/clks.c **** */
  17:tmk_core/protocol/arm_atsam/clks.c **** 
  18:tmk_core/protocol/arm_atsam/clks.c **** #include "arm_atsam_protocol.h"
  19:tmk_core/protocol/arm_atsam/clks.c **** 
  20:tmk_core/protocol/arm_atsam/clks.c **** #include <string.h>
  21:tmk_core/protocol/arm_atsam/clks.c **** 
  22:tmk_core/protocol/arm_atsam/clks.c **** volatile clk_t    system_clks;
  23:tmk_core/protocol/arm_atsam/clks.c **** volatile uint64_t ms_clk;
  24:tmk_core/protocol/arm_atsam/clks.c **** uint32_t          usec_delay_mult;
  25:tmk_core/protocol/arm_atsam/clks.c **** #define USEC_DELAY_LOOP_CYCLES 3  // Sum of instruction cycles in us delay loop
  26:tmk_core/protocol/arm_atsam/clks.c **** 
  27:tmk_core/protocol/arm_atsam/clks.c **** const uint32_t sercom_apbbase[] = {(uint32_t)SERCOM0, (uint32_t)SERCOM1, (uint32_t)SERCOM2, (uint32
  28:tmk_core/protocol/arm_atsam/clks.c **** const uint8_t  sercom_pchan[]   = {7, 8, 23, 24, 34, 35};
  29:tmk_core/protocol/arm_atsam/clks.c **** 
  30:tmk_core/protocol/arm_atsam/clks.c **** #define USE_DPLL_IND 0
  31:tmk_core/protocol/arm_atsam/clks.c **** #define USE_DPLL_DEF GCLK_SOURCE_DPLL0
  32:tmk_core/protocol/arm_atsam/clks.c **** 
  33:tmk_core/protocol/arm_atsam/clks.c **** void CLK_oscctrl_init(void) {
  29              		.loc 1 33 29 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  34:tmk_core/protocol/arm_atsam/clks.c ****     Oscctrl *posctrl = OSCCTRL;
  33              		.loc 1 34 5 view .LVU1
  34              	.LVL0:
  35:tmk_core/protocol/arm_atsam/clks.c ****     Gclk *   pgclk   = GCLK;
  35              		.loc 1 35 5 view .LVU2
  36:tmk_core/protocol/arm_atsam/clks.c **** 
  37:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_OSC_INIT_BEGIN);
  36              		.loc 1 37 5 view .LVU3
  33:tmk_core/protocol/arm_atsam/clks.c ****     Oscctrl *posctrl = OSCCTRL;
  37              		.loc 1 33 29 is_stmt 0 view .LVU4
  38 0000 10B5     		push	{r4, lr}
  39              		.cfi_def_cfa_offset 8
  40              		.cfi_offset 4, -8
  41              		.cfi_offset 14, -4
  42              		.loc 1 37 5 view .LVU5
  43 0002 514A     		ldr	r2, .L21
  38:tmk_core/protocol/arm_atsam/clks.c **** 
  39:tmk_core/protocol/arm_atsam/clks.c ****     // default setup on por
  40:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_dfll    = FREQ_DFLL_DEFAULT;
  44              		.loc 1 40 30 view .LVU6
  45 0004 5149     		ldr	r1, .L21+4
  37:tmk_core/protocol/arm_atsam/clks.c **** 
  46              		.loc 1 37 5 view .LVU7
  47 0006 3223     		movs	r3, #50
  48 0008 1360     		str	r3, [r2]
  49              		.loc 1 40 5 is_stmt 1 view .LVU8
  50              		.loc 1 40 30 is_stmt 0 view .LVU9
  51 000a 514B     		ldr	r3, .L21+8
  52 000c 0B60     		str	r3, [r1]
  41:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_gclk[0] = system_clks.freq_dfll;
  53              		.loc 1 41 5 is_stmt 1 view .LVU10
  54              		.loc 1 41 43 is_stmt 0 view .LVU11
  55 000e 0B68     		ldr	r3, [r1]
  56              		.loc 1 41 30 view .LVU12
  57 0010 0B62     		str	r3, [r1, #32]
  42:tmk_core/protocol/arm_atsam/clks.c **** 
  43:tmk_core/protocol/arm_atsam/clks.c ****     // configure and startup 16MHz xosc0
  44:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->XOSCCTRL[0].bit.ENABLE   = 0;
  58              		.loc 1 44 5 is_stmt 1 view .LVU13
  59              		.loc 1 44 39 is_stmt 0 view .LVU14
  60 0012 504B     		ldr	r3, .L21+12
  61 0014 5869     		ldr	r0, [r3, #20]
  62 0016 6FF34100 		bfc	r0, #1, #1
  63 001a 5861     		str	r0, [r3, #20]
  45:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->XOSCCTRL[0].bit.STARTUP  = 0xD;
  64              		.loc 1 45 5 is_stmt 1 view .LVU15
  65              		.loc 1 45 39 is_stmt 0 view .LVU16
  66 001c 5869     		ldr	r0, [r3, #20]
  67 001e 0D24     		movs	r4, #13
  68 0020 64F31750 		bfi	r0, r4, #20, #4
  69 0024 5861     		str	r0, [r3, #20]
  46:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->XOSCCTRL[0].bit.ENALC    = 1;
  70              		.loc 1 46 5 is_stmt 1 view .LVU17
  71              		.loc 1 46 39 is_stmt 0 view .LVU18
  72 0026 5869     		ldr	r0, [r3, #20]
  73 0028 40F40040 		orr	r0, r0, #32768
  74 002c 5861     		str	r0, [r3, #20]
  47:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->XOSCCTRL[0].bit.IMULT    = 5;
  75              		.loc 1 47 5 is_stmt 1 view .LVU19
  76              		.loc 1 47 39 is_stmt 0 view .LVU20
  77 002e 5869     		ldr	r0, [r3, #20]
  78 0030 0524     		movs	r4, #5
  79 0032 64F3CE20 		bfi	r0, r4, #11, #4
  80 0036 5861     		str	r0, [r3, #20]
  48:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->XOSCCTRL[0].bit.IPTAT    = 3;
  81              		.loc 1 48 5 is_stmt 1 view .LVU21
  82              		.loc 1 48 39 is_stmt 0 view .LVU22
  83 0038 5869     		ldr	r0, [r3, #20]
  84 003a 40F4C060 		orr	r0, r0, #1536
  85 003e 5861     		str	r0, [r3, #20]
  49:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->XOSCCTRL[0].bit.ONDEMAND = 0;
  86              		.loc 1 49 5 is_stmt 1 view .LVU23
  87              		.loc 1 49 39 is_stmt 0 view .LVU24
  88 0040 5869     		ldr	r0, [r3, #20]
  89 0042 6FF3C710 		bfc	r0, #7, #1
  90 0046 5861     		str	r0, [r3, #20]
  50:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->XOSCCTRL[0].bit.XTALEN   = 1;
  91              		.loc 1 50 5 is_stmt 1 view .LVU25
  92              		.loc 1 50 39 is_stmt 0 view .LVU26
  93 0048 5869     		ldr	r0, [r3, #20]
  94 004a 40F00400 		orr	r0, r0, #4
  95 004e 5861     		str	r0, [r3, #20]
  51:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->XOSCCTRL[0].bit.ENABLE   = 1;
  96              		.loc 1 51 5 is_stmt 1 view .LVU27
  97              		.loc 1 51 39 is_stmt 0 view .LVU28
  98 0050 5869     		ldr	r0, [r3, #20]
  99 0052 40F00200 		orr	r0, r0, #2
 100 0056 5861     		str	r0, [r3, #20]
  52:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->STATUS.bit.XOSCRDY0 == 0) {
 101              		.loc 1 52 5 is_stmt 1 view .LVU29
  53:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_OSC_INIT_XOSC0_SYNC);
 102              		.loc 1 53 9 is_stmt 0 view .LVU30
 103 0058 3324     		movs	r4, #51
 104              	.L2:
  52:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->STATUS.bit.XOSCRDY0 == 0) {
 105              		.loc 1 52 31 view .LVU31
 106 005a 1869     		ldr	r0, [r3, #16]
  52:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->STATUS.bit.XOSCRDY0 == 0) {
 107              		.loc 1 52 11 view .LVU32
 108 005c C007     		lsls	r0, r0, #31
 109 005e 64D5     		bpl	.L3
  54:tmk_core/protocol/arm_atsam/clks.c ****     }
  55:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_xosc0 = FREQ_XOSC0;
 110              		.loc 1 55 5 is_stmt 1 view .LVU33
 111              		.loc 1 55 28 is_stmt 0 view .LVU34
 112 0060 3D48     		ldr	r0, .L21+16
 113 0062 0865     		str	r0, [r1, #80]
  56:tmk_core/protocol/arm_atsam/clks.c **** 
  57:tmk_core/protocol/arm_atsam/clks.c ****     // configure and startup DPLL
  58:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->Dpll[USE_DPLL_IND].DPLLCTRLA.bit.ENABLE = 0;
 114              		.loc 1 58 5 is_stmt 1 view .LVU35
 115              		.loc 1 58 54 is_stmt 0 view .LVU36
 116 0064 93F83000 		ldrb	r0, [r3, #48]	@ zero_extendqisi2
 117 0068 6FF34100 		bfc	r0, #1, #1
 118 006c 83F83000 		strb	r0, [r3, #48]
  59:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->Dpll[USE_DPLL_IND].DPLLSYNCBUSY.bit.ENABLE) {
 119              		.loc 1 59 5 is_stmt 1 view .LVU37
 120              		.loc 1 59 56 is_stmt 0 view .LVU38
 121 0070 384B     		ldr	r3, .L21+12
  60:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_OSC_INIT_DPLL_SYNC_DISABLE);
 122              		.loc 1 60 9 view .LVU39
 123 0072 3424     		movs	r4, #52
 124              	.L4:
  59:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->Dpll[USE_DPLL_IND].DPLLSYNCBUSY.bit.ENABLE) {
 125              		.loc 1 59 56 view .LVU40
 126 0074 D86B     		ldr	r0, [r3, #60]
  59:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->Dpll[USE_DPLL_IND].DPLLSYNCBUSY.bit.ENABLE) {
 127              		.loc 1 59 11 view .LVU41
 128 0076 8007     		lsls	r0, r0, #30
 129 0078 59D4     		bmi	.L5
  61:tmk_core/protocol/arm_atsam/clks.c ****     }
  62:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->Dpll[USE_DPLL_IND].DPLLCTRLB.bit.REFCLK = 2;          // select XOSC0 (16MHz)
 130              		.loc 1 62 5 is_stmt 1 view .LVU42
 131              		.loc 1 62 54 is_stmt 0 view .LVU43
 132 007a 986B     		ldr	r0, [r3, #56]
 133 007c 0224     		movs	r4, #2
 134 007e 64F34710 		bfi	r0, r4, #5, #3
 135 0082 9863     		str	r0, [r3, #56]
  63:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->Dpll[USE_DPLL_IND].DPLLCTRLB.bit.DIV    = 7;          // 16 MHz / (2 * (7 + 1)) = 1 MH
 136              		.loc 1 63 5 is_stmt 1 view .LVU44
 137              		.loc 1 63 54 is_stmt 0 view .LVU45
 138 0084 986B     		ldr	r0, [r3, #56]
 139 0086 0724     		movs	r4, #7
 140 0088 64F31A40 		bfi	r0, r4, #16, #11
 141 008c 9863     		str	r0, [r3, #56]
  64:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->Dpll[USE_DPLL_IND].DPLLRATIO.bit.LDR    = PLL_RATIO;  // 1 MHz * (PLL_RATIO(47) + 1) =
 142              		.loc 1 64 5 is_stmt 1 view .LVU46
 143              		.loc 1 64 54 is_stmt 0 view .LVU47
 144 008e 586B     		ldr	r0, [r3, #52]
 145 0090 2F24     		movs	r4, #47
 146 0092 64F30C00 		bfi	r0, r4, #0, #13
 147 0096 5863     		str	r0, [r3, #52]
  65:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->Dpll[USE_DPLL_IND].DPLLSYNCBUSY.bit.DPLLRATIO) {
 148              		.loc 1 65 5 is_stmt 1 view .LVU48
 149              		.loc 1 65 56 is_stmt 0 view .LVU49
 150 0098 2E4B     		ldr	r3, .L21+12
  66:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_OSC_INIT_DPLL_SYNC_RATIO);
 151              		.loc 1 66 9 view .LVU50
 152 009a 3520     		movs	r0, #53
 153              	.L6:
  65:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->Dpll[USE_DPLL_IND].DPLLSYNCBUSY.bit.DPLLRATIO) {
 154              		.loc 1 65 56 view .LVU51
 155 009c DC6B     		ldr	r4, [r3, #60]
 156 009e C4F38004 		ubfx	r4, r4, #2, #1
  65:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->Dpll[USE_DPLL_IND].DPLLSYNCBUSY.bit.DPLLRATIO) {
 157              		.loc 1 65 11 view .LVU52
 158 00a2 002C     		cmp	r4, #0
 159 00a4 45D1     		bne	.L7
  67:tmk_core/protocol/arm_atsam/clks.c ****     }
  68:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->Dpll[USE_DPLL_IND].DPLLCTRLA.bit.ONDEMAND = 0;
 160              		.loc 1 68 5 is_stmt 1 view .LVU53
 161              		.loc 1 68 56 is_stmt 0 view .LVU54
 162 00a6 93F83000 		ldrb	r0, [r3, #48]	@ zero_extendqisi2
 163 00aa 64F3C710 		bfi	r0, r4, #7, #1
 164 00ae 83F83000 		strb	r0, [r3, #48]
  69:tmk_core/protocol/arm_atsam/clks.c ****     posctrl->Dpll[USE_DPLL_IND].DPLLCTRLA.bit.ENABLE   = 1;
 165              		.loc 1 69 5 is_stmt 1 view .LVU55
 166              		.loc 1 69 56 is_stmt 0 view .LVU56
 167 00b2 93F83000 		ldrb	r0, [r3, #48]	@ zero_extendqisi2
 168 00b6 40F00200 		orr	r0, r0, #2
 169 00ba 83F83000 		strb	r0, [r3, #48]
  70:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->Dpll[USE_DPLL_IND].DPLLSYNCBUSY.bit.ENABLE) {
 170              		.loc 1 70 5 is_stmt 1 view .LVU57
 171              		.loc 1 70 56 is_stmt 0 view .LVU58
 172 00be 2548     		ldr	r0, .L21+12
  71:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_OSC_INIT_DPLL_SYNC_ENABLE);
 173              		.loc 1 71 9 view .LVU59
 174 00c0 3624     		movs	r4, #54
 175              	.L8:
  70:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->Dpll[USE_DPLL_IND].DPLLSYNCBUSY.bit.ENABLE) {
 176              		.loc 1 70 56 view .LVU60
 177 00c2 C36B     		ldr	r3, [r0, #60]
  70:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->Dpll[USE_DPLL_IND].DPLLSYNCBUSY.bit.ENABLE) {
 178              		.loc 1 70 11 view .LVU61
 179 00c4 9B07     		lsls	r3, r3, #30
 180 00c6 36D4     		bmi	.L9
  72:tmk_core/protocol/arm_atsam/clks.c ****     }
  73:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->Dpll[USE_DPLL_IND].DPLLSTATUS.bit.LOCK == 0) {
 181              		.loc 1 73 54 view .LVU62
 182 00c8 2248     		ldr	r0, .L21+12
  74:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_OSC_INIT_DPLL_WAIT_LOCK);
 183              		.loc 1 74 9 view .LVU63
 184 00ca 3724     		movs	r4, #55
 185              	.L10:
  73:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_OSC_INIT_DPLL_WAIT_LOCK);
 186              		.loc 1 73 54 view .LVU64
 187 00cc 036C     		ldr	r3, [r0, #64]
  73:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_OSC_INIT_DPLL_WAIT_LOCK);
 188              		.loc 1 73 11 view .LVU65
 189 00ce DB07     		lsls	r3, r3, #31
 190 00d0 33D5     		bpl	.L19
  75:tmk_core/protocol/arm_atsam/clks.c ****     }
  76:tmk_core/protocol/arm_atsam/clks.c ****     while (posctrl->Dpll[USE_DPLL_IND].DPLLSTATUS.bit.CLKRDY == 0) {
 191              		.loc 1 76 54 view .LVU66
 192 00d2 204C     		ldr	r4, .L21+12
  77:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_OSC_INIT_DPLL_WAIT_CLKRDY);
 193              		.loc 1 77 9 view .LVU67
 194 00d4 3820     		movs	r0, #56
 195              	.L11:
  76:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_OSC_INIT_DPLL_WAIT_CLKRDY);
 196              		.loc 1 76 54 view .LVU68
 197 00d6 236C     		ldr	r3, [r4, #64]
  76:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_OSC_INIT_DPLL_WAIT_CLKRDY);
 198              		.loc 1 76 11 view .LVU69
 199 00d8 9B07     		lsls	r3, r3, #30
 200 00da 30D5     		bpl	.L13
  78:tmk_core/protocol/arm_atsam/clks.c ****     }
  79:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_dpll[0] = (system_clks.freq_xosc0 / 2 / (posctrl->Dpll[USE_DPLL_IND].DPLLCTRLB
 201              		.loc 1 79 5 is_stmt 1 view .LVU70
 202              		.loc 1 79 44 is_stmt 0 view .LVU71
 203 00dc 086D     		ldr	r0, [r1, #80]
 204              		.loc 1 79 104 view .LVU72
 205 00de A36B     		ldr	r3, [r4, #56]
 206              		.loc 1 79 159 view .LVU73
 207 00e0 646B     		ldr	r4, [r4, #52]
 208              		.loc 1 79 104 view .LVU74
 209 00e2 C3F30A43 		ubfx	r3, r3, #16, #11
 210              		.loc 1 79 159 view .LVU75
 211 00e6 C4F30C04 		ubfx	r4, r4, #0, #13
 212              		.loc 1 79 56 view .LVU76
 213 00ea 4008     		lsrs	r0, r0, #1
 214              		.loc 1 79 109 view .LVU77
 215 00ec 0133     		adds	r3, r3, #1
 216              		.loc 1 79 60 view .LVU78
 217 00ee B0FBF3F3 		udiv	r3, r0, r3
 218              		.loc 1 79 115 view .LVU79
 219 00f2 04FB0333 		mla	r3, r4, r3, r3
 220              		.loc 1 79 30 view .LVU80
 221 00f6 4B60     		str	r3, [r1, #4]
  80:tmk_core/protocol/arm_atsam/clks.c **** 
  81:tmk_core/protocol/arm_atsam/clks.c ****     // change gclk0 to DPLL
  82:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->GENCTRL[GEN_DPLL0].bit.SRC = USE_DPLL_DEF;
 222              		.loc 1 82 5 is_stmt 1 view .LVU81
 223              		.loc 1 82 39 is_stmt 0 view .LVU82
 224 00f8 184B     		ldr	r3, .L21+20
 225 00fa 186A     		ldr	r0, [r3, #32]
 226 00fc 0724     		movs	r4, #7
 227 00fe 64F30300 		bfi	r0, r4, #0, #4
 228 0102 1862     		str	r0, [r3, #32]
  83:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.bit.GENCTRL0) {
 229              		.loc 1 83 5 is_stmt 1 view .LVU83
  84:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_OSC_INIT_GCLK_SYNC_GENCTRL0);
 230              		.loc 1 84 9 is_stmt 0 view .LVU84
 231 0104 3924     		movs	r4, #57
 232              	.L14:
  83:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.bit.GENCTRL0) {
 233              		.loc 1 83 31 view .LVU85
 234 0106 5868     		ldr	r0, [r3, #4]
  83:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.bit.GENCTRL0) {
 235              		.loc 1 83 11 view .LVU86
 236 0108 4007     		lsls	r0, r0, #29
 237 010a 1AD4     		bmi	.L15
  85:tmk_core/protocol/arm_atsam/clks.c ****     }
  86:tmk_core/protocol/arm_atsam/clks.c **** 
  87:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_gclk[0] = system_clks.freq_dpll[0];
 238              		.loc 1 87 5 is_stmt 1 view .LVU87
 239              		.loc 1 87 53 is_stmt 0 view .LVU88
 240 010c 4B68     		ldr	r3, [r1, #4]
 241              		.loc 1 87 30 view .LVU89
 242 010e 0B62     		str	r3, [r1, #32]
  88:tmk_core/protocol/arm_atsam/clks.c **** 
  89:tmk_core/protocol/arm_atsam/clks.c ****     usec_delay_mult = system_clks.freq_gclk[0] / (USEC_DELAY_LOOP_CYCLES * 1000000);
 243              		.loc 1 89 5 is_stmt 1 view .LVU90
 244              		.loc 1 89 44 is_stmt 0 view .LVU91
 245 0110 0B6A     		ldr	r3, [r1, #32]
  90:tmk_core/protocol/arm_atsam/clks.c ****     if (usec_delay_mult < 1) usec_delay_mult = 1;  // Never allow a multiplier of zero
 246              		.loc 1 90 5 is_stmt 1 view .LVU92
 247              		.loc 1 90 8 is_stmt 0 view .LVU93
 248 0112 1349     		ldr	r1, .L21+24
 249 0114 8B42     		cmp	r3, r1
 250 0116 1349     		ldr	r1, .L21+28
  89:tmk_core/protocol/arm_atsam/clks.c ****     if (usec_delay_mult < 1) usec_delay_mult = 1;  // Never allow a multiplier of zero
 251              		.loc 1 89 48 view .LVU94
 252 0118 86BF     		itte	hi
 253 011a 1348     		ldrhi	r0, .L21+32
 254 011c B3FBF0F3 		udivhi	r3, r3, r0
 255              		.loc 1 90 30 is_stmt 1 view .LVU95
 256              		.loc 1 90 46 is_stmt 0 view .LVU96
 257 0120 0123     		movls	r3, #1
 258 0122 0B60     		str	r3, [r1]
  91:tmk_core/protocol/arm_atsam/clks.c **** 
  92:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_OSC_INIT_COMPLETE);
 259              		.loc 1 92 5 is_stmt 1 view .LVU97
 260 0124 3A23     		movs	r3, #58
 261 0126 1360     		str	r3, [r2]
  93:tmk_core/protocol/arm_atsam/clks.c **** }
 262              		.loc 1 93 1 is_stmt 0 view .LVU98
 263 0128 10BD     		pop	{r4, pc}
 264              	.L3:
  53:tmk_core/protocol/arm_atsam/clks.c ****     }
 265              		.loc 1 53 9 is_stmt 1 view .LVU99
 266 012a 1460     		str	r4, [r2]
 267 012c 95E7     		b	.L2
 268              	.L5:
  60:tmk_core/protocol/arm_atsam/clks.c ****     }
 269              		.loc 1 60 9 view .LVU100
 270 012e 1460     		str	r4, [r2]
 271 0130 A0E7     		b	.L4
 272              	.L7:
  66:tmk_core/protocol/arm_atsam/clks.c ****     }
 273              		.loc 1 66 9 view .LVU101
 274 0132 1060     		str	r0, [r2]
 275 0134 B2E7     		b	.L6
 276              	.L9:
  71:tmk_core/protocol/arm_atsam/clks.c ****     }
 277              		.loc 1 71 9 view .LVU102
 278 0136 1460     		str	r4, [r2]
 279 0138 C3E7     		b	.L8
 280              	.L19:
  74:tmk_core/protocol/arm_atsam/clks.c ****     }
 281              		.loc 1 74 9 view .LVU103
 282 013a 1460     		str	r4, [r2]
 283 013c C6E7     		b	.L10
 284              	.L13:
  77:tmk_core/protocol/arm_atsam/clks.c ****     }
 285              		.loc 1 77 9 view .LVU104
 286 013e 1060     		str	r0, [r2]
 287 0140 C9E7     		b	.L11
 288              	.L15:
  84:tmk_core/protocol/arm_atsam/clks.c ****     }
 289              		.loc 1 84 9 view .LVU105
 290 0142 1460     		str	r4, [r2]
 291 0144 DFE7     		b	.L14
 292              	.L22:
 293 0146 00BF     		.align	2
 294              	.L21:
 295 0148 00000000 		.word	debug_code
 296 014c 00000000 		.word	system_clks
 297 0150 006CDC02 		.word	48000000
 298 0154 00100040 		.word	1073745920
 299 0158 0024F400 		.word	16000000
 300 015c 001C0040 		.word	1073748992
 301 0160 BFC62D00 		.word	2999999
 302 0164 00000000 		.word	usec_delay_mult
 303 0168 C0C62D00 		.word	3000000
 304              		.cfi_endproc
 305              	.LFE145:
 307              		.section	.text.CLK_set_gclk_freq,"ax",%progbits
 308              		.align	1
 309              		.global	CLK_set_gclk_freq
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 313              		.fpu fpv4-sp-d16
 315              	CLK_set_gclk_freq:
 316              	.LVL1:
 317              	.LFB146:
  94:tmk_core/protocol/arm_atsam/clks.c **** 
  95:tmk_core/protocol/arm_atsam/clks.c **** // configure for 1MHz (1 usec timebase)
  96:tmk_core/protocol/arm_atsam/clks.c **** // call CLK_set_gclk_freq(GEN_TC45, FREQ_TC45_DEFAULT);
  97:tmk_core/protocol/arm_atsam/clks.c **** uint32_t CLK_set_gclk_freq(uint8_t gclkn, uint32_t freq) {
 318              		.loc 1 97 58 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
  98:tmk_core/protocol/arm_atsam/clks.c ****     Gclk *pgclk = GCLK;
 322              		.loc 1 98 5 view .LVU107
  99:tmk_core/protocol/arm_atsam/clks.c **** 
 100:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_GCLK_FREQ_BEGIN);
 323              		.loc 1 100 5 view .LVU108
 324 0000 2C4B     		ldr	r3, .L34
 325 0002 2222     		movs	r2, #34
  97:tmk_core/protocol/arm_atsam/clks.c ****     Gclk *pgclk = GCLK;
 326              		.loc 1 97 58 is_stmt 0 view .LVU109
 327 0004 70B5     		push	{r4, r5, r6, lr}
 328              		.cfi_def_cfa_offset 16
 329              		.cfi_offset 4, -16
 330              		.cfi_offset 5, -12
 331              		.cfi_offset 6, -8
 332              		.cfi_offset 14, -4
 333              		.loc 1 100 5 view .LVU110
 334 0006 1A60     		str	r2, [r3]
 101:tmk_core/protocol/arm_atsam/clks.c **** 
 102:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 335              		.loc 1 102 5 is_stmt 1 view .LVU111
 336              		.loc 1 102 31 is_stmt 0 view .LVU112
 337 0008 2B4A     		ldr	r2, .L34+4
 103:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_SET_GCLK_FREQ_SYNC_1);
 338              		.loc 1 103 9 view .LVU113
 339 000a 2324     		movs	r4, #35
 340              	.L24:
 102:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_SET_GCLK_FREQ_SYNC_1);
 341              		.loc 1 102 31 view .LVU114
 342 000c 5568     		ldr	r5, [r2, #4]
 343 000e C5F38B05 		ubfx	r5, r5, #2, #12
 102:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_SET_GCLK_FREQ_SYNC_1);
 344              		.loc 1 102 11 view .LVU115
 345 0012 002D     		cmp	r5, #0
 346 0014 43D1     		bne	.L25
 104:tmk_core/protocol/arm_atsam/clks.c ****     }
 105:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->GENCTRL[gclkn].bit.SRC = USE_DPLL_DEF;
 347              		.loc 1 105 5 is_stmt 1 view .LVU116
 348              		.loc 1 105 35 is_stmt 0 view .LVU117
 349 0016 00F10805 		add	r5, r0, #8
 350 001a 0724     		movs	r4, #7
 351 001c 52F82560 		ldr	r6, [r2, r5, lsl #2]
 352 0020 64F30306 		bfi	r6, r4, #0, #4
 106:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 353              		.loc 1 106 31 view .LVU118
 354 0024 244C     		ldr	r4, .L34+4
 105:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 355              		.loc 1 105 35 view .LVU119
 356 0026 42F82560 		str	r6, [r2, r5, lsl #2]
 357              		.loc 1 106 5 is_stmt 1 view .LVU120
 107:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_SET_GCLK_FREQ_SYNC_2);
 358              		.loc 1 107 9 is_stmt 0 view .LVU121
 359 002a 2426     		movs	r6, #36
 360              	.L26:
 106:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 361              		.loc 1 106 31 view .LVU122
 362 002c 6268     		ldr	r2, [r4, #4]
 363 002e C2F38B02 		ubfx	r2, r2, #2, #12
 106:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 364              		.loc 1 106 11 view .LVU123
 365 0032 002A     		cmp	r2, #0
 366 0034 35D1     		bne	.L27
 108:tmk_core/protocol/arm_atsam/clks.c ****     }
 109:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->GENCTRL[gclkn].bit.DIV = (uint8_t)(system_clks.freq_dpll[0] / freq);
 367              		.loc 1 109 5 is_stmt 1 view .LVU124
 368 0036 8000     		lsls	r0, r0, #2
 369              	.LVL2:
 370              		.loc 1 109 68 is_stmt 0 view .LVU125
 371 0038 204A     		ldr	r2, .L34+8
 372 003a 00F18040 		add	r0, r0, #1073741824
 373 003e 00F5E050 		add	r0, r0, #7168
 374 0042 5468     		ldr	r4, [r2, #4]
 375              		.loc 1 109 72 view .LVU126
 376 0044 B4FBF1F4 		udiv	r4, r4, r1
 377              		.loc 1 109 37 view .LVU127
 378 0048 E4B2     		uxtb	r4, r4
 379              		.loc 1 109 35 view .LVU128
 380 004a 4484     		strh	r4, [r0, #34]	@ movhi
 110:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 381              		.loc 1 110 5 is_stmt 1 view .LVU129
 382              		.loc 1 110 31 is_stmt 0 view .LVU130
 383 004c 1A4C     		ldr	r4, .L34+4
 111:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_SET_GCLK_FREQ_SYNC_3);
 384              		.loc 1 111 9 view .LVU131
 385 004e 2526     		movs	r6, #37
 386              	.LVL3:
 387              	.L28:
 110:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 388              		.loc 1 110 31 view .LVU132
 389 0050 6168     		ldr	r1, [r4, #4]
 390 0052 C1F38B01 		ubfx	r1, r1, #2, #12
 110:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 391              		.loc 1 110 11 view .LVU133
 392 0056 31BB     		cbnz	r1, .L29
 112:tmk_core/protocol/arm_atsam/clks.c ****     }
 113:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->GENCTRL[gclkn].bit.DIVSEL = 0;
 393              		.loc 1 113 5 is_stmt 1 view .LVU134
 394              		.loc 1 113 38 is_stmt 0 view .LVU135
 395 0058 54F82560 		ldr	r6, [r4, r5, lsl #2]
 396 005c 61F30C36 		bfi	r6, r1, #12, #1
 114:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 397              		.loc 1 114 31 view .LVU136
 398 0060 1549     		ldr	r1, .L34+4
 113:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 399              		.loc 1 113 38 view .LVU137
 400 0062 44F82560 		str	r6, [r4, r5, lsl #2]
 401              		.loc 1 114 5 is_stmt 1 view .LVU138
 115:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_SET_GCLK_FREQ_SYNC_4);
 402              		.loc 1 115 9 is_stmt 0 view .LVU139
 403 0066 2626     		movs	r6, #38
 404              	.L30:
 114:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 405              		.loc 1 114 31 view .LVU140
 406 0068 4C68     		ldr	r4, [r1, #4]
 407 006a C4F38B04 		ubfx	r4, r4, #2, #12
 114:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 408              		.loc 1 114 11 view .LVU141
 409 006e E4B9     		cbnz	r4, .L31
 116:tmk_core/protocol/arm_atsam/clks.c ****     }
 117:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->GENCTRL[gclkn].bit.GENEN = 1;
 410              		.loc 1 117 5 is_stmt 1 view .LVU142
 411              		.loc 1 117 37 is_stmt 0 view .LVU143
 412 0070 51F82540 		ldr	r4, [r1, r5, lsl #2]
 413 0074 44F48074 		orr	r4, r4, #256
 414 0078 41F82540 		str	r4, [r1, r5, lsl #2]
 118:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 415              		.loc 1 118 5 is_stmt 1 view .LVU144
 416              		.loc 1 118 31 is_stmt 0 view .LVU145
 417 007c 0E4C     		ldr	r4, .L34+4
 119:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_SET_GCLK_FREQ_SYNC_5);
 418              		.loc 1 119 9 view .LVU146
 419 007e 2726     		movs	r6, #39
 420              	.L32:
 118:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 421              		.loc 1 118 31 view .LVU147
 422 0080 6168     		ldr	r1, [r4, #4]
 423 0082 C1F38B01 		ubfx	r1, r1, #2, #12
 118:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 424              		.loc 1 118 11 view .LVU148
 425 0086 91B9     		cbnz	r1, .L33
 120:tmk_core/protocol/arm_atsam/clks.c ****     }
 121:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_gclk[gclkn] = system_clks.freq_dpll[0] / pgclk->GENCTRL[gclkn].bit.DIV;
 426              		.loc 1 121 5 is_stmt 1 view .LVU149
 427              		.loc 1 121 57 is_stmt 0 view .LVU150
 428 0088 5168     		ldr	r1, [r2, #4]
 429              		.loc 1 121 88 view .LVU151
 430 008a 408C     		ldrh	r0, [r0, #34]
 431              		.loc 1 121 61 view .LVU152
 432 008c B1FBF0F1 		udiv	r1, r1, r0
 433              		.loc 1 121 34 view .LVU153
 434 0090 42F82510 		str	r1, [r2, r5, lsl #2]
 122:tmk_core/protocol/arm_atsam/clks.c **** 
 123:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_GCLK_FREQ_COMPLETE);
 435              		.loc 1 123 5 is_stmt 1 view .LVU154
 436 0094 2821     		movs	r1, #40
 437 0096 1960     		str	r1, [r3]
 124:tmk_core/protocol/arm_atsam/clks.c **** 
 125:tmk_core/protocol/arm_atsam/clks.c ****     return system_clks.freq_gclk[gclkn];
 438              		.loc 1 125 5 view .LVU155
 439              		.loc 1 125 33 is_stmt 0 view .LVU156
 440 0098 52F82500 		ldr	r0, [r2, r5, lsl #2]
 126:tmk_core/protocol/arm_atsam/clks.c **** }
 441              		.loc 1 126 1 view .LVU157
 442 009c 70BD     		pop	{r4, r5, r6, pc}
 443              	.LVL4:
 444              	.L25:
 103:tmk_core/protocol/arm_atsam/clks.c ****     }
 445              		.loc 1 103 9 is_stmt 1 view .LVU158
 446 009e 1C60     		str	r4, [r3]
 447 00a0 B4E7     		b	.L24
 448              	.L27:
 107:tmk_core/protocol/arm_atsam/clks.c ****     }
 449              		.loc 1 107 9 view .LVU159
 450 00a2 1E60     		str	r6, [r3]
 451 00a4 C2E7     		b	.L26
 452              	.LVL5:
 453              	.L29:
 111:tmk_core/protocol/arm_atsam/clks.c ****     }
 454              		.loc 1 111 9 view .LVU160
 455 00a6 1E60     		str	r6, [r3]
 456 00a8 D2E7     		b	.L28
 457              	.L31:
 115:tmk_core/protocol/arm_atsam/clks.c ****     }
 458              		.loc 1 115 9 view .LVU161
 459 00aa 1E60     		str	r6, [r3]
 460 00ac DCE7     		b	.L30
 461              	.L33:
 119:tmk_core/protocol/arm_atsam/clks.c ****     }
 462              		.loc 1 119 9 view .LVU162
 463 00ae 1E60     		str	r6, [r3]
 464 00b0 E6E7     		b	.L32
 465              	.L35:
 466 00b2 00BF     		.align	2
 467              	.L34:
 468 00b4 00000000 		.word	debug_code
 469 00b8 001C0040 		.word	1073748992
 470 00bc 00000000 		.word	system_clks
 471              		.cfi_endproc
 472              	.LFE146:
 474              		.section	.text.CLK_init_osc,"ax",%progbits
 475              		.align	1
 476              		.global	CLK_init_osc
 477              		.syntax unified
 478              		.thumb
 479              		.thumb_func
 480              		.fpu fpv4-sp-d16
 482              	CLK_init_osc:
 483              	.LFB147:
 127:tmk_core/protocol/arm_atsam/clks.c **** 
 128:tmk_core/protocol/arm_atsam/clks.c **** void CLK_init_osc(void) {
 484              		.loc 1 128 25 view -0
 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 0
 487              		@ frame_needed = 0, uses_anonymous_args = 0
 488              		@ link register save eliminated.
 129:tmk_core/protocol/arm_atsam/clks.c ****     uint8_t gclkn = GEN_OSC0;
 489              		.loc 1 129 5 view .LVU164
 490              	.LVL6:
 130:tmk_core/protocol/arm_atsam/clks.c ****     Gclk *  pgclk = GCLK;
 491              		.loc 1 130 5 view .LVU165
 131:tmk_core/protocol/arm_atsam/clks.c **** 
 132:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_INIT_OSC_BEGIN);
 492              		.loc 1 132 5 view .LVU166
 493 0000 204B     		ldr	r3, .L47
 133:tmk_core/protocol/arm_atsam/clks.c **** 
 134:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 494              		.loc 1 134 31 is_stmt 0 view .LVU167
 495 0002 2149     		ldr	r1, .L47+4
 132:tmk_core/protocol/arm_atsam/clks.c **** 
 496              		.loc 1 132 5 view .LVU168
 497 0004 2922     		movs	r2, #41
 498 0006 1A60     		str	r2, [r3]
 499              		.loc 1 134 5 is_stmt 1 view .LVU169
 135:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_INIT_OSC_SYNC_1);
 500              		.loc 1 135 9 is_stmt 0 view .LVU170
 501 0008 2A20     		movs	r0, #42
 502              	.L37:
 134:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_INIT_OSC_SYNC_1);
 503              		.loc 1 134 31 view .LVU171
 504 000a 4A68     		ldr	r2, [r1, #4]
 505 000c C2F38B02 		ubfx	r2, r2, #2, #12
 134:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_INIT_OSC_SYNC_1);
 506              		.loc 1 134 11 view .LVU172
 507 0010 002A     		cmp	r2, #0
 508 0012 2DD1     		bne	.L38
 136:tmk_core/protocol/arm_atsam/clks.c ****     }
 137:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->GENCTRL[gclkn].bit.SRC = GCLK_SOURCE_XOSC0;
 509              		.loc 1 137 5 is_stmt 1 view .LVU173
 510              		.loc 1 137 35 is_stmt 0 view .LVU174
 511 0014 486A     		ldr	r0, [r1, #36]
 512 0016 62F30300 		bfi	r0, r2, #0, #4
 138:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 513              		.loc 1 138 31 view .LVU175
 514 001a 1B4A     		ldr	r2, .L47+4
 137:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 515              		.loc 1 137 35 view .LVU176
 516 001c 4862     		str	r0, [r1, #36]
 517              		.loc 1 138 5 is_stmt 1 view .LVU177
 139:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_INIT_OSC_SYNC_2);
 518              		.loc 1 139 9 is_stmt 0 view .LVU178
 519 001e 2B20     		movs	r0, #43
 520              	.L39:
 138:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 521              		.loc 1 138 31 view .LVU179
 522 0020 5168     		ldr	r1, [r2, #4]
 523 0022 C1F38B01 		ubfx	r1, r1, #2, #12
 138:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 524              		.loc 1 138 11 view .LVU180
 525 0026 29BB     		cbnz	r1, .L40
 140:tmk_core/protocol/arm_atsam/clks.c ****     }
 141:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->GENCTRL[gclkn].bit.DIV = 1;
 526              		.loc 1 141 5 is_stmt 1 view .LVU181
 527              		.loc 1 141 35 is_stmt 0 view .LVU182
 528 0028 516A     		ldr	r1, [r2, #36]
 529 002a C0F20101 		movt	r1, 1
 530 002e 5162     		str	r1, [r2, #36]
 142:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 531              		.loc 1 142 5 is_stmt 1 view .LVU183
 532              		.loc 1 142 31 is_stmt 0 view .LVU184
 533 0030 1549     		ldr	r1, .L47+4
 143:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_INIT_OSC_SYNC_3);
 534              		.loc 1 143 9 view .LVU185
 535 0032 2C20     		movs	r0, #44
 536              	.L41:
 142:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 537              		.loc 1 142 31 view .LVU186
 538 0034 4A68     		ldr	r2, [r1, #4]
 539 0036 C2F38B02 		ubfx	r2, r2, #2, #12
 142:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 540              		.loc 1 142 11 view .LVU187
 541 003a EAB9     		cbnz	r2, .L42
 144:tmk_core/protocol/arm_atsam/clks.c ****     }
 145:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->GENCTRL[gclkn].bit.DIVSEL = 0;
 542              		.loc 1 145 5 is_stmt 1 view .LVU188
 543              		.loc 1 145 38 is_stmt 0 view .LVU189
 544 003c 486A     		ldr	r0, [r1, #36]
 545 003e 62F30C30 		bfi	r0, r2, #12, #1
 146:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 546              		.loc 1 146 31 view .LVU190
 547 0042 114A     		ldr	r2, .L47+4
 145:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 548              		.loc 1 145 38 view .LVU191
 549 0044 4862     		str	r0, [r1, #36]
 550              		.loc 1 146 5 is_stmt 1 view .LVU192
 147:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_INIT_OSC_SYNC_4);
 551              		.loc 1 147 9 is_stmt 0 view .LVU193
 552 0046 2D20     		movs	r0, #45
 553              	.L43:
 146:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 554              		.loc 1 146 31 view .LVU194
 555 0048 5168     		ldr	r1, [r2, #4]
 556 004a C1F38B01 		ubfx	r1, r1, #2, #12
 146:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 557              		.loc 1 146 11 view .LVU195
 558 004e A9B9     		cbnz	r1, .L44
 148:tmk_core/protocol/arm_atsam/clks.c ****     }
 149:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->GENCTRL[gclkn].bit.GENEN = 1;
 559              		.loc 1 149 5 is_stmt 1 view .LVU196
 560              		.loc 1 149 37 is_stmt 0 view .LVU197
 561 0050 516A     		ldr	r1, [r2, #36]
 562 0052 41F48071 		orr	r1, r1, #256
 563 0056 5162     		str	r1, [r2, #36]
 150:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 564              		.loc 1 150 5 is_stmt 1 view .LVU198
 565              		.loc 1 150 31 is_stmt 0 view .LVU199
 566 0058 0B49     		ldr	r1, .L47+4
 151:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_INIT_OSC_SYNC_5);
 567              		.loc 1 151 9 view .LVU200
 568 005a 2E20     		movs	r0, #46
 569              	.L45:
 150:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 570              		.loc 1 150 31 view .LVU201
 571 005c 4A68     		ldr	r2, [r1, #4]
 572 005e C2F38B02 		ubfx	r2, r2, #2, #12
 150:tmk_core/protocol/arm_atsam/clks.c ****     while (pgclk->SYNCBUSY.vec.GENCTRL) {
 573              		.loc 1 150 11 view .LVU202
 574 0062 6AB9     		cbnz	r2, .L46
 152:tmk_core/protocol/arm_atsam/clks.c ****     }
 153:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_gclk[gclkn] = system_clks.freq_xosc0;
 575              		.loc 1 153 5 is_stmt 1 view .LVU203
 576              		.loc 1 153 47 is_stmt 0 view .LVU204
 577 0064 094A     		ldr	r2, .L47+8
 578 0066 116D     		ldr	r1, [r2, #80]
 579              		.loc 1 153 34 view .LVU205
 580 0068 5162     		str	r1, [r2, #36]
 154:tmk_core/protocol/arm_atsam/clks.c **** 
 155:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_INIT_OSC_COMPLETE);
 581              		.loc 1 155 5 is_stmt 1 view .LVU206
 582 006a 2F22     		movs	r2, #47
 583 006c 1A60     		str	r2, [r3]
 156:tmk_core/protocol/arm_atsam/clks.c **** }
 584              		.loc 1 156 1 is_stmt 0 view .LVU207
 585 006e 7047     		bx	lr
 586              	.L38:
 135:tmk_core/protocol/arm_atsam/clks.c ****     }
 587              		.loc 1 135 9 is_stmt 1 view .LVU208
 588 0070 1860     		str	r0, [r3]
 589 0072 CAE7     		b	.L37
 590              	.L40:
 139:tmk_core/protocol/arm_atsam/clks.c ****     }
 591              		.loc 1 139 9 view .LVU209
 592 0074 1860     		str	r0, [r3]
 593 0076 D3E7     		b	.L39
 594              	.L42:
 143:tmk_core/protocol/arm_atsam/clks.c ****     }
 595              		.loc 1 143 9 view .LVU210
 596 0078 1860     		str	r0, [r3]
 597 007a DBE7     		b	.L41
 598              	.L44:
 147:tmk_core/protocol/arm_atsam/clks.c ****     }
 599              		.loc 1 147 9 view .LVU211
 600 007c 1860     		str	r0, [r3]
 601 007e E3E7     		b	.L43
 602              	.L46:
 151:tmk_core/protocol/arm_atsam/clks.c ****     }
 603              		.loc 1 151 9 view .LVU212
 604 0080 1860     		str	r0, [r3]
 605 0082 EBE7     		b	.L45
 606              	.L48:
 607              		.align	2
 608              	.L47:
 609 0084 00000000 		.word	debug_code
 610 0088 001C0040 		.word	1073748992
 611 008c 00000000 		.word	system_clks
 612              		.cfi_endproc
 613              	.LFE147:
 615              		.section	.text.CLK_reset_time,"ax",%progbits
 616              		.align	1
 617              		.global	CLK_reset_time
 618              		.syntax unified
 619              		.thumb
 620              		.thumb_func
 621              		.fpu fpv4-sp-d16
 623              	CLK_reset_time:
 624              	.LFB148:
 157:tmk_core/protocol/arm_atsam/clks.c **** 
 158:tmk_core/protocol/arm_atsam/clks.c **** void CLK_reset_time(void) {
 625              		.loc 1 158 27 view -0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 0
 628              		@ frame_needed = 0, uses_anonymous_args = 0
 629              		@ link register save eliminated.
 159:tmk_core/protocol/arm_atsam/clks.c ****     Tc *ptc4 = TC4;
 630              		.loc 1 159 5 view .LVU214
 631              	.LVL7:
 160:tmk_core/protocol/arm_atsam/clks.c ****     Tc *ptc0 = TC0;
 632              		.loc 1 160 5 view .LVU215
 161:tmk_core/protocol/arm_atsam/clks.c **** 
 162:tmk_core/protocol/arm_atsam/clks.c ****     ms_clk = 0;
 633              		.loc 1 162 5 view .LVU216
 634              		.loc 1 162 12 is_stmt 0 view .LVU217
 635 0000 1D4B     		ldr	r3, .L62
 163:tmk_core/protocol/arm_atsam/clks.c **** 
 164:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_RESET_TIME_BEGIN);
 636              		.loc 1 164 5 view .LVU218
 637 0002 1E4A     		ldr	r2, .L62+4
 162:tmk_core/protocol/arm_atsam/clks.c **** 
 638              		.loc 1 162 12 view .LVU219
 639 0004 0021     		movs	r1, #0
 640 0006 0020     		movs	r0, #0
 641 0008 C3E90001 		strd	r0, [r3]
 642              		.loc 1 164 5 is_stmt 1 view .LVU220
 643 000c 3023     		movs	r3, #48
 644 000e 1360     		str	r3, [r2]
 165:tmk_core/protocol/arm_atsam/clks.c **** 
 166:tmk_core/protocol/arm_atsam/clks.c ****     // stop counters
 167:tmk_core/protocol/arm_atsam/clks.c ****     ptc4->COUNT16.CTRLA.bit.ENABLE = 0;
 645              		.loc 1 167 5 view .LVU221
 646              		.loc 1 167 36 is_stmt 0 view .LVU222
 647 0010 1B4B     		ldr	r3, .L62+8
 648 0012 1968     		ldr	r1, [r3]
 649 0014 6FF34101 		bfc	r1, #1, #1
 650 0018 1960     		str	r1, [r3]
 168:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.ENABLE) {
 651              		.loc 1 168 5 is_stmt 1 view .LVU223
 652              	.L50:
 169:tmk_core/protocol/arm_atsam/clks.c ****     }
 653              		.loc 1 169 5 discriminator 1 view .LVU224
 168:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.ENABLE) {
 654              		.loc 1 168 38 is_stmt 0 discriminator 1 view .LVU225
 655 001a 1969     		ldr	r1, [r3, #16]
 656 001c C1F34001 		ubfx	r1, r1, #1, #1
 168:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.ENABLE) {
 657              		.loc 1 168 11 discriminator 1 view .LVU226
 658 0020 0029     		cmp	r1, #0
 659 0022 FAD1     		bne	.L50
 170:tmk_core/protocol/arm_atsam/clks.c ****     ptc0->COUNT32.CTRLA.bit.ENABLE = 0;
 660              		.loc 1 170 5 is_stmt 1 view .LVU227
 661              		.loc 1 170 36 is_stmt 0 view .LVU228
 662 0024 174B     		ldr	r3, .L62+12
 663 0026 1868     		ldr	r0, [r3]
 664 0028 61F34100 		bfi	r0, r1, #1, #1
 665 002c 1860     		str	r0, [r3]
 171:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.ENABLE) {
 666              		.loc 1 171 5 is_stmt 1 view .LVU229
 667              	.L51:
 172:tmk_core/protocol/arm_atsam/clks.c ****     }
 668              		.loc 1 172 5 discriminator 1 view .LVU230
 171:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.ENABLE) {
 669              		.loc 1 171 38 is_stmt 0 discriminator 1 view .LVU231
 670 002e 1969     		ldr	r1, [r3, #16]
 671 0030 C1F34001 		ubfx	r1, r1, #1, #1
 171:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.ENABLE) {
 672              		.loc 1 171 11 discriminator 1 view .LVU232
 673 0034 0029     		cmp	r1, #0
 674 0036 FAD1     		bne	.L51
 173:tmk_core/protocol/arm_atsam/clks.c ****     // zero counters
 174:tmk_core/protocol/arm_atsam/clks.c ****     ptc4->COUNT16.COUNT.reg = 0;
 675              		.loc 1 174 5 is_stmt 1 view .LVU233
 676              		.loc 1 174 29 is_stmt 0 view .LVU234
 677 0038 114B     		ldr	r3, .L62+8
 678 003a 9982     		strh	r1, [r3, #20]	@ movhi
 175:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.COUNT) {
 679              		.loc 1 175 5 is_stmt 1 view .LVU235
 680              	.L52:
 176:tmk_core/protocol/arm_atsam/clks.c ****     }
 681              		.loc 1 176 5 discriminator 1 view .LVU236
 175:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.COUNT) {
 682              		.loc 1 175 38 is_stmt 0 discriminator 1 view .LVU237
 683 003c 1969     		ldr	r1, [r3, #16]
 684 003e C1F30011 		ubfx	r1, r1, #4, #1
 175:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.COUNT) {
 685              		.loc 1 175 11 discriminator 1 view .LVU238
 686 0042 0029     		cmp	r1, #0
 687 0044 FAD1     		bne	.L52
 177:tmk_core/protocol/arm_atsam/clks.c ****     ptc0->COUNT32.COUNT.reg = 0;
 688              		.loc 1 177 5 is_stmt 1 view .LVU239
 689              		.loc 1 177 29 is_stmt 0 view .LVU240
 690 0046 0F4B     		ldr	r3, .L62+12
 691 0048 5961     		str	r1, [r3, #20]
 178:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.COUNT) {
 692              		.loc 1 178 5 is_stmt 1 view .LVU241
 693              	.L53:
 179:tmk_core/protocol/arm_atsam/clks.c ****     }
 694              		.loc 1 179 5 discriminator 1 view .LVU242
 178:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.COUNT) {
 695              		.loc 1 178 38 is_stmt 0 discriminator 1 view .LVU243
 696 004a 1969     		ldr	r1, [r3, #16]
 178:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.COUNT) {
 697              		.loc 1 178 11 discriminator 1 view .LVU244
 698 004c C906     		lsls	r1, r1, #27
 699 004e FCD4     		bmi	.L53
 180:tmk_core/protocol/arm_atsam/clks.c ****     // start counters
 181:tmk_core/protocol/arm_atsam/clks.c ****     ptc0->COUNT32.CTRLA.bit.ENABLE = 1;
 700              		.loc 1 181 5 is_stmt 1 view .LVU245
 701              		.loc 1 181 36 is_stmt 0 view .LVU246
 702 0050 1968     		ldr	r1, [r3]
 703 0052 41F00201 		orr	r1, r1, #2
 704 0056 1960     		str	r1, [r3]
 182:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.ENABLE) {
 705              		.loc 1 182 5 is_stmt 1 view .LVU247
 706              		.loc 1 182 38 is_stmt 0 view .LVU248
 707 0058 0A49     		ldr	r1, .L62+12
 708              	.L54:
 183:tmk_core/protocol/arm_atsam/clks.c ****     }
 709              		.loc 1 183 5 is_stmt 1 discriminator 1 view .LVU249
 182:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.ENABLE) {
 710              		.loc 1 182 38 is_stmt 0 discriminator 1 view .LVU250
 711 005a 0B69     		ldr	r3, [r1, #16]
 182:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.ENABLE) {
 712              		.loc 1 182 11 discriminator 1 view .LVU251
 713 005c 9807     		lsls	r0, r3, #30
 714 005e FCD4     		bmi	.L54
 184:tmk_core/protocol/arm_atsam/clks.c ****     ptc4->COUNT16.CTRLA.bit.ENABLE = 1;
 715              		.loc 1 184 5 is_stmt 1 view .LVU252
 716              		.loc 1 184 36 is_stmt 0 view .LVU253
 717 0060 074B     		ldr	r3, .L62+8
 718 0062 1968     		ldr	r1, [r3]
 719 0064 41F00201 		orr	r1, r1, #2
 720 0068 1960     		str	r1, [r3]
 185:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.ENABLE) {
 721              		.loc 1 185 5 is_stmt 1 view .LVU254
 722              	.L55:
 186:tmk_core/protocol/arm_atsam/clks.c ****     }
 723              		.loc 1 186 5 discriminator 1 view .LVU255
 185:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.ENABLE) {
 724              		.loc 1 185 38 is_stmt 0 discriminator 1 view .LVU256
 725 006a 1969     		ldr	r1, [r3, #16]
 185:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.ENABLE) {
 726              		.loc 1 185 11 discriminator 1 view .LVU257
 727 006c 8907     		lsls	r1, r1, #30
 728 006e FCD4     		bmi	.L55
 187:tmk_core/protocol/arm_atsam/clks.c **** 
 188:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_RESET_TIME_COMPLETE);
 729              		.loc 1 188 5 is_stmt 1 view .LVU258
 730 0070 3123     		movs	r3, #49
 731 0072 1360     		str	r3, [r2]
 189:tmk_core/protocol/arm_atsam/clks.c **** }
 732              		.loc 1 189 1 is_stmt 0 view .LVU259
 733 0074 7047     		bx	lr
 734              	.L63:
 735 0076 00BF     		.align	2
 736              	.L62:
 737 0078 00000000 		.word	ms_clk
 738 007c 00000000 		.word	debug_code
 739 0080 00140042 		.word	1107301376
 740 0084 00380040 		.word	1073756160
 741              		.cfi_endproc
 742              	.LFE148:
 744              		.section	.text.TC4_Handler,"ax",%progbits
 745              		.align	1
 746              		.global	TC4_Handler
 747              		.syntax unified
 748              		.thumb
 749              		.thumb_func
 750              		.fpu fpv4-sp-d16
 752              	TC4_Handler:
 753              	.LFB149:
 190:tmk_core/protocol/arm_atsam/clks.c **** 
 191:tmk_core/protocol/arm_atsam/clks.c **** void TC4_Handler() {
 754              		.loc 1 191 20 is_stmt 1 view -0
 755              		.cfi_startproc
 756              		@ args = 0, pretend = 0, frame = 0
 757              		@ frame_needed = 0, uses_anonymous_args = 0
 192:tmk_core/protocol/arm_atsam/clks.c ****     if (TC4->COUNT16.INTFLAG.bit.MC0) {
 758              		.loc 1 192 5 view .LVU261
 191:tmk_core/protocol/arm_atsam/clks.c ****     if (TC4->COUNT16.INTFLAG.bit.MC0) {
 759              		.loc 1 191 20 is_stmt 0 view .LVU262
 760 0000 30B5     		push	{r4, r5, lr}
 761              		.cfi_def_cfa_offset 12
 762              		.cfi_offset 4, -12
 763              		.cfi_offset 5, -8
 764              		.cfi_offset 14, -4
 765              		.loc 1 192 33 view .LVU263
 766 0002 074B     		ldr	r3, .L69
 767 0004 9A7A     		ldrb	r2, [r3, #10]	@ zero_extendqisi2
 768              		.loc 1 192 8 view .LVU264
 769 0006 D206     		lsls	r2, r2, #27
 770 0008 09D5     		bpl	.L64
 193:tmk_core/protocol/arm_atsam/clks.c ****         TC4->COUNT16.INTFLAG.reg = TC_INTENCLR_MC0;
 771              		.loc 1 193 9 is_stmt 1 view .LVU265
 772              		.loc 1 193 34 is_stmt 0 view .LVU266
 773 000a 1022     		movs	r2, #16
 194:tmk_core/protocol/arm_atsam/clks.c ****         ms_clk++;
 774              		.loc 1 194 15 view .LVU267
 775 000c 0549     		ldr	r1, .L69+4
 193:tmk_core/protocol/arm_atsam/clks.c ****         TC4->COUNT16.INTFLAG.reg = TC_INTENCLR_MC0;
 776              		.loc 1 193 34 view .LVU268
 777 000e 9A72     		strb	r2, [r3, #10]
 778              		.loc 1 194 9 is_stmt 1 view .LVU269
 779              		.loc 1 194 15 is_stmt 0 view .LVU270
 780 0010 D1E90023 		ldrd	r2, [r1]
 781 0014 541C     		adds	r4, r2, #1
 782 0016 43F10005 		adc	r5, r3, #0
 783 001a C1E90045 		strd	r4, [r1]
 784              	.L64:
 195:tmk_core/protocol/arm_atsam/clks.c ****     }
 196:tmk_core/protocol/arm_atsam/clks.c **** }
 785              		.loc 1 196 1 view .LVU271
 786 001e 30BD     		pop	{r4, r5, pc}
 787              	.L70:
 788              		.align	2
 789              	.L69:
 790 0020 00140042 		.word	1107301376
 791 0024 00000000 		.word	ms_clk
 792              		.cfi_endproc
 793              	.LFE149:
 795              		.section	.text.CLK_enable_timebase,"ax",%progbits
 796              		.align	1
 797              		.global	CLK_enable_timebase
 798              		.syntax unified
 799              		.thumb
 800              		.thumb_func
 801              		.fpu fpv4-sp-d16
 803              	CLK_enable_timebase:
 804              	.LFB150:
 197:tmk_core/protocol/arm_atsam/clks.c **** 
 198:tmk_core/protocol/arm_atsam/clks.c **** uint32_t CLK_enable_timebase(void) {
 805              		.loc 1 198 36 is_stmt 1 view -0
 806              		.cfi_startproc
 807              		@ args = 0, pretend = 0, frame = 0
 808              		@ frame_needed = 0, uses_anonymous_args = 0
 199:tmk_core/protocol/arm_atsam/clks.c ****     Gclk * pgclk  = GCLK;
 809              		.loc 1 199 5 view .LVU273
 810              	.LVL8:
 200:tmk_core/protocol/arm_atsam/clks.c ****     Mclk * pmclk  = MCLK;
 811              		.loc 1 200 5 view .LVU274
 201:tmk_core/protocol/arm_atsam/clks.c ****     Tc *   ptc4   = TC4;
 812              		.loc 1 201 5 view .LVU275
 202:tmk_core/protocol/arm_atsam/clks.c ****     Tc *   ptc0   = TC0;
 813              		.loc 1 202 5 view .LVU276
 203:tmk_core/protocol/arm_atsam/clks.c ****     Evsys *pevsys = EVSYS;
 814              		.loc 1 203 5 view .LVU277
 204:tmk_core/protocol/arm_atsam/clks.c **** 
 205:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_ENABLE_TIMEBASE_BEGIN);
 815              		.loc 1 205 5 view .LVU278
 198:tmk_core/protocol/arm_atsam/clks.c ****     Gclk * pgclk  = GCLK;
 816              		.loc 1 198 36 is_stmt 0 view .LVU279
 817 0000 38B5     		push	{r3, r4, r5, lr}
 818              		.cfi_def_cfa_offset 16
 819              		.cfi_offset 3, -16
 820              		.cfi_offset 4, -12
 821              		.cfi_offset 5, -8
 822              		.cfi_offset 14, -4
 823              		.loc 1 205 5 view .LVU280
 824 0002 744C     		ldr	r4, .L88
 206:tmk_core/protocol/arm_atsam/clks.c **** 
 207:tmk_core/protocol/arm_atsam/clks.c ****     // gclk2  highspeed time base
 208:tmk_core/protocol/arm_atsam/clks.c ****     CLK_set_gclk_freq(GEN_TC45, FREQ_TC45_DEFAULT);
 825              		.loc 1 208 5 view .LVU281
 826 0004 7449     		ldr	r1, .L88+4
 205:tmk_core/protocol/arm_atsam/clks.c **** 
 827              		.loc 1 205 5 view .LVU282
 828 0006 0923     		movs	r3, #9
 829              		.loc 1 208 5 view .LVU283
 830 0008 0220     		movs	r0, #2
 205:tmk_core/protocol/arm_atsam/clks.c **** 
 831              		.loc 1 205 5 view .LVU284
 832 000a 2360     		str	r3, [r4]
 833              		.loc 1 208 5 is_stmt 1 view .LVU285
 834 000c FFF7FEFF 		bl	CLK_set_gclk_freq
 835              	.LVL9:
 209:tmk_core/protocol/arm_atsam/clks.c ****     CLK_init_osc();
 836              		.loc 1 209 5 view .LVU286
 837 0010 FFF7FEFF 		bl	CLK_init_osc
 838              	.LVL10:
 210:tmk_core/protocol/arm_atsam/clks.c **** 
 211:tmk_core/protocol/arm_atsam/clks.c ****     // unmask TC4, sourcegclk2 to TC4
 212:tmk_core/protocol/arm_atsam/clks.c ****     pmclk->APBCMASK.bit.TC4_             = 1;
 839              		.loc 1 212 5 view .LVU287
 840              		.loc 1 212 42 is_stmt 0 view .LVU288
 841 0014 714A     		ldr	r2, .L88+8
 842 0016 D369     		ldr	r3, [r2, #28]
 843 0018 43F02003 		orr	r3, r3, #32
 844 001c D361     		str	r3, [r2, #28]
 213:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[TC4_GCLK_ID].bit.GEN  = GEN_TC45;
 845              		.loc 1 213 5 is_stmt 1 view .LVU289
 846              		.loc 1 213 42 is_stmt 0 view .LVU290
 847 001e 704B     		ldr	r3, .L88+12
 848 0020 D3F8F820 		ldr	r2, [r3, #248]
 849 0024 0221     		movs	r1, #2
 850 0026 61F30302 		bfi	r2, r1, #0, #4
 851 002a C3F8F820 		str	r2, [r3, #248]
 214:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[TC4_GCLK_ID].bit.CHEN = 1;
 852              		.loc 1 214 5 is_stmt 1 view .LVU291
 853              		.loc 1 214 42 is_stmt 0 view .LVU292
 854 002e D3F8F820 		ldr	r2, [r3, #248]
 855 0032 42F04002 		orr	r2, r2, #64
 856 0036 C3F8F820 		str	r2, [r3, #248]
 215:tmk_core/protocol/arm_atsam/clks.c **** 
 216:tmk_core/protocol/arm_atsam/clks.c ****     // configure TC4
 217:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_ENABLE_TIMEBASE_TC4_BEGIN);
 857              		.loc 1 217 5 is_stmt 1 view .LVU293
 858 003a 0D23     		movs	r3, #13
 859 003c 2360     		str	r3, [r4]
 218:tmk_core/protocol/arm_atsam/clks.c ****     ptc4->COUNT16.CTRLA.bit.ENABLE = 0;
 860              		.loc 1 218 5 view .LVU294
 861              		.loc 1 218 36 is_stmt 0 view .LVU295
 862 003e 694B     		ldr	r3, .L88+16
 863 0040 1A68     		ldr	r2, [r3]
 864 0042 6FF34102 		bfc	r2, #1, #1
 865 0046 1A60     		str	r2, [r3]
 219:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.ENABLE) {
 866              		.loc 1 219 5 is_stmt 1 view .LVU296
 220:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_ENABLE_TIMEBASE_TC4_SYNC_DISABLE);
 867              		.loc 1 220 9 is_stmt 0 view .LVU297
 868 0048 0E21     		movs	r1, #14
 869              	.L72:
 219:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.ENABLE) {
 870              		.loc 1 219 38 view .LVU298
 871 004a 1A69     		ldr	r2, [r3, #16]
 219:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.ENABLE) {
 872              		.loc 1 219 11 view .LVU299
 873 004c 9207     		lsls	r2, r2, #30
 874 004e 00F1B180 		bmi	.L73
 221:tmk_core/protocol/arm_atsam/clks.c ****     }
 222:tmk_core/protocol/arm_atsam/clks.c ****     ptc4->COUNT16.CTRLA.bit.SWRST = 1;
 875              		.loc 1 222 5 is_stmt 1 view .LVU300
 876              		.loc 1 222 35 is_stmt 0 view .LVU301
 877 0052 1A68     		ldr	r2, [r3]
 878 0054 42F00102 		orr	r2, r2, #1
 879 0058 1A60     		str	r2, [r3]
 223:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.SWRST) {
 880              		.loc 1 223 5 is_stmt 1 view .LVU302
 881              		.loc 1 223 38 is_stmt 0 view .LVU303
 882 005a 624A     		ldr	r2, .L88+16
 224:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_ENABLE_TIMEBASE_TC4_SYNC_SWRST_1);
 883              		.loc 1 224 9 view .LVU304
 884 005c 0F21     		movs	r1, #15
 885              	.L74:
 223:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.SWRST) {
 886              		.loc 1 223 38 view .LVU305
 887 005e 1369     		ldr	r3, [r2, #16]
 223:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.SWRST) {
 888              		.loc 1 223 11 view .LVU306
 889 0060 DB07     		lsls	r3, r3, #31
 890 0062 00F1A980 		bmi	.L75
 225:tmk_core/protocol/arm_atsam/clks.c ****     }
 226:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.CTRLA.bit.SWRST) {
 891              		.loc 1 226 35 view .LVU307
 892 0066 5F4B     		ldr	r3, .L88+16
 227:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_ENABLE_TIMEBASE_TC4_SYNC_SWRST_2);
 893              		.loc 1 227 9 view .LVU308
 894 0068 1021     		movs	r1, #16
 895              	.L76:
 226:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_ENABLE_TIMEBASE_TC4_SYNC_SWRST_2);
 896              		.loc 1 226 35 view .LVU309
 897 006a 1A68     		ldr	r2, [r3]
 226:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_ENABLE_TIMEBASE_TC4_SYNC_SWRST_2);
 898              		.loc 1 226 11 view .LVU310
 899 006c D507     		lsls	r5, r2, #31
 900 006e 00F1A580 		bmi	.L77
 228:tmk_core/protocol/arm_atsam/clks.c ****     }
 229:tmk_core/protocol/arm_atsam/clks.c **** 
 230:tmk_core/protocol/arm_atsam/clks.c ****     // CTRLA defaults
 231:tmk_core/protocol/arm_atsam/clks.c ****     // CTRLB as default, counting up
 232:tmk_core/protocol/arm_atsam/clks.c ****     ptc4->COUNT16.CTRLBCLR.reg = 5;
 901              		.loc 1 232 5 is_stmt 1 view .LVU311
 902              		.loc 1 232 32 is_stmt 0 view .LVU312
 903 0072 0522     		movs	r2, #5
 904 0074 1A71     		strb	r2, [r3, #4]
 233:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.CTRLB) {
 905              		.loc 1 233 5 is_stmt 1 view .LVU313
 906              		.loc 1 233 38 is_stmt 0 view .LVU314
 907 0076 5B4B     		ldr	r3, .L88+16
 234:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_ENABLE_TIMEBASE_TC4_SYNC_CLTRB);
 908              		.loc 1 234 9 view .LVU315
 909 0078 1121     		movs	r1, #17
 910              	.L78:
 233:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.CTRLB) {
 911              		.loc 1 233 38 view .LVU316
 912 007a 1A69     		ldr	r2, [r3, #16]
 233:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.CTRLB) {
 913              		.loc 1 233 11 view .LVU317
 914 007c 5007     		lsls	r0, r2, #29
 915 007e 00F19F80 		bmi	.L79
 235:tmk_core/protocol/arm_atsam/clks.c ****     }
 236:tmk_core/protocol/arm_atsam/clks.c ****     ptc4->COUNT16.CC[0].reg = 999;
 916              		.loc 1 236 5 is_stmt 1 view .LVU318
 917              		.loc 1 236 29 is_stmt 0 view .LVU319
 918 0082 40F2E732 		movw	r2, #999
 919 0086 9A83     		strh	r2, [r3, #28]	@ movhi
 237:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.CC0) {
 920              		.loc 1 237 5 is_stmt 1 view .LVU320
 921              		.loc 1 237 38 is_stmt 0 view .LVU321
 922 0088 564B     		ldr	r3, .L88+16
 238:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_ENABLE_TIMEBASE_TC4_SYNC_CC0);
 923              		.loc 1 238 9 view .LVU322
 924 008a 1221     		movs	r1, #18
 925              	.L80:
 237:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.CC0) {
 926              		.loc 1 237 38 view .LVU323
 927 008c 1A69     		ldr	r2, [r3, #16]
 928 008e C2F38012 		ubfx	r2, r2, #6, #1
 237:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc4->COUNT16.SYNCBUSY.bit.CC0) {
 929              		.loc 1 237 11 view .LVU324
 930 0092 002A     		cmp	r2, #0
 931 0094 40F09680 		bne	.L81
 239:tmk_core/protocol/arm_atsam/clks.c ****     }
 240:tmk_core/protocol/arm_atsam/clks.c ****     // ptc4->COUNT16.DBGCTRL.bit.DBGRUN = 1;
 241:tmk_core/protocol/arm_atsam/clks.c **** 
 242:tmk_core/protocol/arm_atsam/clks.c ****     // wave mode
 243:tmk_core/protocol/arm_atsam/clks.c ****     ptc4->COUNT16.WAVE.bit.WAVEGEN = 1;  // MFRQ match frequency mode, toggle each CC match
 932              		.loc 1 243 5 is_stmt 1 view .LVU325
 933              		.loc 1 243 36 is_stmt 0 view .LVU326
 934 0098 197B     		ldrb	r1, [r3, #12]	@ zero_extendqisi2
 935 009a 0120     		movs	r0, #1
 936 009c 60F30101 		bfi	r1, r0, #0, #2
 937 00a0 1973     		strb	r1, [r3, #12]
 244:tmk_core/protocol/arm_atsam/clks.c ****     // generate event for next stage
 245:tmk_core/protocol/arm_atsam/clks.c ****     ptc4->COUNT16.EVCTRL.bit.MCEO0 = 1;
 938              		.loc 1 245 5 is_stmt 1 view .LVU327
 939              		.loc 1 245 36 is_stmt 0 view .LVU328
 940 00a2 D988     		ldrh	r1, [r3, #6]
 941 00a4 41F48051 		orr	r1, r1, #4096
 942 00a8 D980     		strh	r1, [r3, #6]	@ movhi
 246:tmk_core/protocol/arm_atsam/clks.c **** 
 247:tmk_core/protocol/arm_atsam/clks.c ****     NVIC_EnableIRQ(TC4_IRQn);
 943              		.loc 1 247 5 is_stmt 1 view .LVU329
 944              	.LVL11:
 945              	.LBB4:
 946              	.LBI4:
 947              		.file 2 "lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h"
   1:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @version  V5.0.1
   5:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @date     30. January 2017
   6:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*
   8:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  10:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  12:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  16:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  18:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  24:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  25:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
  30:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  31:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  34:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  36:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
  39:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  40:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
  41:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  44:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  47:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  50:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  53:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  54:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  55:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
  59:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
  61:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  62:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  63:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  69:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  71:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
  74:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  75:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  78:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
  79:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  81:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
  82:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
  83:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  84:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
  85:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  86:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  90:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
  91:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  93:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
  94:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
  95:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  96:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
  97:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  98:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 102:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 103:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 105:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 106:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 107:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 108:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 109:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 110:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 112:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 114:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 115:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 117:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 118:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 119:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 120:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 121:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 122:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 126:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 127:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 129:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 130:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 131:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 132:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 133:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 134:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 136:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 138:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 139:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 141:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 142:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 143:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 144:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 145:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 146:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 150:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 151:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 153:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 154:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 155:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 156:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 157:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 158:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 159:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 160:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 162:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 163:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 164:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
 165:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 166:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 167:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 169:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 171:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 174:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 175:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  extern "C" {
 176:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 177:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 178:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 179:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 181:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 184:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 185:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 189:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 190:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 194:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 195:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 199:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 200:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 204:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 205:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 206:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 208:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 210:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
 214:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
 217:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 219:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 222:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 223:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 227:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 229:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 230:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 231:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 232:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 233:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   Core Register contain:
 234:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Register
 235:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 236:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 237:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 238:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 239:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 240:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 241:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 242:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 243:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
 246:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 247:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 248:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 251:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 252:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 253:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 254:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 255:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 257:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 258:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 259:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 260:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 261:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } APSR_Type;
 272:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 273:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 274:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 277:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 280:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 283:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 286:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 289:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 292:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 293:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 294:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 296:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 297:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 298:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 299:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 300:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 305:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 306:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 307:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 310:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 311:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 312:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 314:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 315:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 316:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 317:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 318:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 333:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 334:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 335:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 338:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 341:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 344:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 347:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 350:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 353:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 356:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 359:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 362:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 365:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 366:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 367:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 369:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 370:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 371:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 372:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 373:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 380:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 381:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 382:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 385:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 388:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 391:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 393:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 394:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 395:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 399:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 400:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 401:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 402:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 404:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 405:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 406:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 420:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 421:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 425:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 427:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 428:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 429:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 433:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 434:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 435:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 436:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 438:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 439:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 440:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SCB_Type;
 462:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 463:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 467:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 470:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 473:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 476:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 479:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 483:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 486:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 489:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 492:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 495:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 498:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 501:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 504:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 507:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 510:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 514:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 518:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 521:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 524:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 527:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 530:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 533:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 536:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 540:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 543:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 546:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 550:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 553:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 556:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 559:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 562:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 565:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 569:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 572:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 575:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 578:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 581:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 584:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 587:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 590:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 593:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 596:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 599:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 602:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 605:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 608:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 612:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 615:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 618:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 622:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 625:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 628:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 631:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 634:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 637:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 641:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 644:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 647:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 650:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 653:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 656:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 659:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 663:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 666:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 669:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 672:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 675:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 678:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 682:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 685:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 688:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 692:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 695:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 698:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 701:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 704:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 706:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 707:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 708:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 712:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 713:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 714:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 715:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 717:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 718:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 719:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 723:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 724:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 728:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 732:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 735:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 738:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 741:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 744:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 746:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 747:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 748:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 752:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 753:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 754:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 755:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 757:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 758:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 759:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 764:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 765:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 769:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 772:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 775:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 778:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 782:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 786:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 790:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 793:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 796:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 798:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 799:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 800:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 804:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 805:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 806:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 807:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 809:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 810:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 811:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  union
 812:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 813:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } ITM_Type;
 844:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 845:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 849:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 853:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 856:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 859:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 862:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 865:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 868:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 871:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 874:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 877:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 881:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 885:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 889:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 893:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 896:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 899:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 901:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 902:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 903:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 907:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 908:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 909:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 910:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 912:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 913:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 914:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } DWT_Type;
 938:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 939:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 940:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 943:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 946:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 949:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 952:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 955:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 958:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 961:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 964:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 967:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 970:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 973:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 976:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 979:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 982:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 985:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 988:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 991:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 994:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 998:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1002:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1006:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1010:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1014:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1018:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1022:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1025:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1028:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1031:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1034:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1037:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1040:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1043:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1046:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1048:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1049:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1050:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1054:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1055:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1056:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1057:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1059:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1060:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1061:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } TPI_Type;
1086:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1087:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1091:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1095:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1099:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1102:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1105:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1108:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1112:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1115:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1119:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1123:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1126:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1129:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1132:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1135:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1138:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1141:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1145:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1149:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1152:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1155:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1158:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1161:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1164:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1167:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1171:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1175:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1179:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1182:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1185:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1188:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1191:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1194:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1198:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1201:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1203:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1204:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1206:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1210:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1211:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1212:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1213:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1215:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1216:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1217:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } MPU_Type;
1229:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1230:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1234:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1237:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1240:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1244:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1247:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1250:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1254:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1258:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1261:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1264:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1268:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1271:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1274:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1277:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1280:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1283:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1286:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1289:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1292:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1295:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1298:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1299:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1300:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1304:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1305:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1306:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1307:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1309:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1310:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1311:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } FPU_Type;
1318:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1319:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1323:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1326:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1329:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1332:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1335:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1338:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1341:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1344:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1347:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1351:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1355:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1358:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1361:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1364:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1368:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1371:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1374:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1377:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1380:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1383:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1386:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1389:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1393:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1396:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1399:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1402:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1404:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1405:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1406:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1410:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1411:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1412:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1413:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1415:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1416:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1417:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1422:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1423:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1427:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1430:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1433:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1436:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1439:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1442:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1445:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1448:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1451:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1454:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1457:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1460:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1464:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1467:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1471:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1474:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1477:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1480:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1483:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1486:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1489:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1492:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1495:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1498:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1501:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1504:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1507:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1509:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1510:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1511:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1515:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1516:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1517:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1518:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1522:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1523:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1525:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1526:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1531:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1533:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1535:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1536:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1537:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1541:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1542:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1543:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1553:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1562:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
1566:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1567:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1570:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} */
1571:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1572:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1573:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1574:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1575:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1577:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1578:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1579:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1580:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1581:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1582:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1583:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1585:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1586:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1587:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1588:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1590:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1594:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1595:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1596:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
1600:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
1602:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1616:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
1620:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
1622:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1626:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1628:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1629:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1630:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1631:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1632:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1635:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1639:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1641:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1642:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1644:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
1651:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1652:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1653:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1654:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1655:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1658:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1660:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
1662:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1663:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1664:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1665:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1666:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1669:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 948              		.loc 2 1670 22 view .LVU330
 949              	.LBB5:
1671:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1672:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 950              		.loc 2 1672 3 view .LVU331
1673:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
1674:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 951              		.loc 2 1674 5 view .LVU332
 952              		.loc 2 1674 52 is_stmt 0 view .LVU333
 953 00aa 4F49     		ldr	r1, .L88+20
 954 00ac 4FF40040 		mov	r0, #32768
 955 00b0 C860     		str	r0, [r1, #12]
 956              	.LVL12:
 957              		.loc 2 1674 52 view .LVU334
 958              	.LBE5:
 959              	.LBE4:
 248:tmk_core/protocol/arm_atsam/clks.c ****     ptc4->COUNT16.INTENSET.bit.MC0 = 1;
 960              		.loc 1 248 5 is_stmt 1 view .LVU335
 961              		.loc 1 248 36 is_stmt 0 view .LVU336
 962 00b2 597A     		ldrb	r1, [r3, #9]	@ zero_extendqisi2
 963 00b4 41F01001 		orr	r1, r1, #16
 964 00b8 5972     		strb	r1, [r3, #9]
 249:tmk_core/protocol/arm_atsam/clks.c **** 
 250:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_ENABLE_TIMEBASE_TC4_COMPLETE);
 965              		.loc 1 250 5 is_stmt 1 view .LVU337
 251:tmk_core/protocol/arm_atsam/clks.c **** 
 252:tmk_core/protocol/arm_atsam/clks.c ****     // unmask TC0,1, sourcegclk2 to TC0,1
 253:tmk_core/protocol/arm_atsam/clks.c ****     pmclk->APBAMASK.bit.TC0_             = 1;
 966              		.loc 1 253 42 is_stmt 0 view .LVU338
 967 00ba 4849     		ldr	r1, .L88+8
 250:tmk_core/protocol/arm_atsam/clks.c **** 
 968              		.loc 1 250 5 view .LVU339
 969 00bc 1323     		movs	r3, #19
 970 00be 2360     		str	r3, [r4]
 971              		.loc 1 253 5 is_stmt 1 view .LVU340
 972              		.loc 1 253 42 is_stmt 0 view .LVU341
 973 00c0 4B69     		ldr	r3, [r1, #20]
 974 00c2 43F48043 		orr	r3, r3, #16384
 975 00c6 4B61     		str	r3, [r1, #20]
 254:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[TC0_GCLK_ID].bit.GEN  = GEN_TC45;
 976              		.loc 1 254 5 is_stmt 1 view .LVU342
 977              		.loc 1 254 42 is_stmt 0 view .LVU343
 978 00c8 454B     		ldr	r3, .L88+12
 979 00ca D3F8A400 		ldr	r0, [r3, #164]
 980 00ce 0225     		movs	r5, #2
 981 00d0 65F30300 		bfi	r0, r5, #0, #4
 982 00d4 C3F8A400 		str	r0, [r3, #164]
 255:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[TC0_GCLK_ID].bit.CHEN = 1;
 983              		.loc 1 255 5 is_stmt 1 view .LVU344
 984              		.loc 1 255 42 is_stmt 0 view .LVU345
 985 00d8 D3F8A400 		ldr	r0, [r3, #164]
 986 00dc 40F04000 		orr	r0, r0, #64
 987 00e0 C3F8A400 		str	r0, [r3, #164]
 256:tmk_core/protocol/arm_atsam/clks.c **** 
 257:tmk_core/protocol/arm_atsam/clks.c ****     pmclk->APBAMASK.bit.TC1_             = 1;
 988              		.loc 1 257 5 is_stmt 1 view .LVU346
 989              		.loc 1 257 42 is_stmt 0 view .LVU347
 990 00e4 4869     		ldr	r0, [r1, #20]
 991 00e6 40F40040 		orr	r0, r0, #32768
 992 00ea 4861     		str	r0, [r1, #20]
 258:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[TC1_GCLK_ID].bit.GEN  = GEN_TC45;
 993              		.loc 1 258 5 is_stmt 1 view .LVU348
 994              		.loc 1 258 42 is_stmt 0 view .LVU349
 995 00ec D3F8A410 		ldr	r1, [r3, #164]
 996 00f0 65F30301 		bfi	r1, r5, #0, #4
 997 00f4 C3F8A410 		str	r1, [r3, #164]
 259:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[TC1_GCLK_ID].bit.CHEN = 1;
 998              		.loc 1 259 5 is_stmt 1 view .LVU350
 999              		.loc 1 259 42 is_stmt 0 view .LVU351
 1000 00f8 D3F8A410 		ldr	r1, [r3, #164]
 1001 00fc 41F04001 		orr	r1, r1, #64
 1002 0100 C3F8A410 		str	r1, [r3, #164]
 260:tmk_core/protocol/arm_atsam/clks.c **** 
 261:tmk_core/protocol/arm_atsam/clks.c ****     // configure TC0
 262:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_ENABLE_TIMEBASE_TC0_BEGIN);
 1003              		.loc 1 262 5 is_stmt 1 view .LVU352
 1004 0104 1A23     		movs	r3, #26
 1005 0106 2360     		str	r3, [r4]
 263:tmk_core/protocol/arm_atsam/clks.c ****     ptc0->COUNT32.CTRLA.bit.ENABLE = 0;
 1006              		.loc 1 263 5 view .LVU353
 1007              		.loc 1 263 36 is_stmt 0 view .LVU354
 1008 0108 384B     		ldr	r3, .L88+24
 1009 010a 1968     		ldr	r1, [r3]
 1010 010c 62F34101 		bfi	r1, r2, #1, #1
 1011 0110 1960     		str	r1, [r3]
 264:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.ENABLE) {
 1012              		.loc 1 264 5 is_stmt 1 view .LVU355
 265:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_ENABLE_TIMEBASE_TC0_SYNC_DISABLE);
 1013              		.loc 1 265 9 is_stmt 0 view .LVU356
 1014 0112 1B21     		movs	r1, #27
 1015              	.L82:
 264:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.ENABLE) {
 1016              		.loc 1 264 38 view .LVU357
 1017 0114 1A69     		ldr	r2, [r3, #16]
 264:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.ENABLE) {
 1018              		.loc 1 264 11 view .LVU358
 1019 0116 9207     		lsls	r2, r2, #30
 1020 0118 56D4     		bmi	.L83
 266:tmk_core/protocol/arm_atsam/clks.c ****     }
 267:tmk_core/protocol/arm_atsam/clks.c ****     ptc0->COUNT32.CTRLA.bit.SWRST = 1;
 1021              		.loc 1 267 5 is_stmt 1 view .LVU359
 1022              		.loc 1 267 35 is_stmt 0 view .LVU360
 1023 011a 1A68     		ldr	r2, [r3]
 1024 011c 42F00102 		orr	r2, r2, #1
 1025 0120 1A60     		str	r2, [r3]
 268:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.SWRST) {
 1026              		.loc 1 268 5 is_stmt 1 view .LVU361
 1027              		.loc 1 268 38 is_stmt 0 view .LVU362
 1028 0122 324A     		ldr	r2, .L88+24
 269:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_ENABLE_TIMEBASE_TC0_SYNC_SWRST_1);
 1029              		.loc 1 269 9 view .LVU363
 1030 0124 1C21     		movs	r1, #28
 1031              	.L84:
 268:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.SWRST) {
 1032              		.loc 1 268 38 view .LVU364
 1033 0126 1369     		ldr	r3, [r2, #16]
 268:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.SYNCBUSY.bit.SWRST) {
 1034              		.loc 1 268 11 view .LVU365
 1035 0128 DB07     		lsls	r3, r3, #31
 1036 012a 4FD4     		bmi	.L85
 270:tmk_core/protocol/arm_atsam/clks.c ****     }
 271:tmk_core/protocol/arm_atsam/clks.c ****     while (ptc0->COUNT32.CTRLA.bit.SWRST) {
 1037              		.loc 1 271 35 view .LVU366
 1038 012c 2F4B     		ldr	r3, .L88+24
 272:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_ENABLE_TIMEBASE_TC0_SYNC_SWRST_2);
 1039              		.loc 1 272 9 view .LVU367
 1040 012e 1D22     		movs	r2, #29
 1041              	.L86:
 271:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_ENABLE_TIMEBASE_TC0_SYNC_SWRST_2);
 1042              		.loc 1 271 35 view .LVU368
 1043 0130 1D68     		ldr	r5, [r3]
 271:tmk_core/protocol/arm_atsam/clks.c ****         DBGC(DC_CLK_ENABLE_TIMEBASE_TC0_SYNC_SWRST_2);
 1044              		.loc 1 271 11 view .LVU369
 1045 0132 15F00105 		ands	r5, r5, #1
 1046 0136 4BD1     		bne	.L87
 273:tmk_core/protocol/arm_atsam/clks.c ****     }
 274:tmk_core/protocol/arm_atsam/clks.c ****     // CTRLA as default
 275:tmk_core/protocol/arm_atsam/clks.c ****     ptc0->COUNT32.CTRLA.bit.MODE   = 2;  // 32 bit mode
 1047              		.loc 1 275 5 is_stmt 1 view .LVU370
 1048              		.loc 1 275 36 is_stmt 0 view .LVU371
 1049 0138 1968     		ldr	r1, [r3]
 1050 013a 0222     		movs	r2, #2
 1051 013c 62F38301 		bfi	r1, r2, #2, #2
 1052 0140 1960     		str	r1, [r3]
 276:tmk_core/protocol/arm_atsam/clks.c ****     ptc0->COUNT32.EVCTRL.bit.TCEI  = 1;  // enable incoming events
 1053              		.loc 1 276 5 is_stmt 1 view .LVU372
 1054              		.loc 1 276 36 is_stmt 0 view .LVU373
 1055 0142 D988     		ldrh	r1, [r3, #6]
 1056 0144 41F02001 		orr	r1, r1, #32
 1057 0148 D980     		strh	r1, [r3, #6]	@ movhi
 277:tmk_core/protocol/arm_atsam/clks.c ****     ptc0->COUNT32.EVCTRL.bit.EVACT = 2;  // count events
 1058              		.loc 1 277 5 is_stmt 1 view .LVU374
 1059              		.loc 1 277 36 is_stmt 0 view .LVU375
 1060 014a D988     		ldrh	r1, [r3, #6]
 1061 014c 62F30201 		bfi	r1, r2, #0, #3
 1062 0150 D980     		strh	r1, [r3, #6]	@ movhi
 278:tmk_core/protocol/arm_atsam/clks.c **** 
 279:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_ENABLE_TIMEBASE_TC0_COMPLETE);
 1063              		.loc 1 279 5 is_stmt 1 view .LVU376
 1064 0152 1E23     		movs	r3, #30
 1065 0154 2360     		str	r3, [r4]
 280:tmk_core/protocol/arm_atsam/clks.c **** 
 281:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_ENABLE_TIMEBASE_EVSYS_BEGIN);
 1066              		.loc 1 281 5 view .LVU377
 282:tmk_core/protocol/arm_atsam/clks.c **** 
 283:tmk_core/protocol/arm_atsam/clks.c ****     // configure event system
 284:tmk_core/protocol/arm_atsam/clks.c ****     pmclk->APBBMASK.bit.EVSYS_               = 1;
 1067              		.loc 1 284 46 is_stmt 0 view .LVU378
 1068 0156 2149     		ldr	r1, .L88+8
 281:tmk_core/protocol/arm_atsam/clks.c **** 
 1069              		.loc 1 281 5 view .LVU379
 1070 0158 1F23     		movs	r3, #31
 1071 015a 2360     		str	r3, [r4]
 1072              		.loc 1 284 5 is_stmt 1 view .LVU380
 1073              		.loc 1 284 46 is_stmt 0 view .LVU381
 1074 015c 8B69     		ldr	r3, [r1, #24]
 1075 015e 43F08003 		orr	r3, r3, #128
 1076 0162 8B61     		str	r3, [r1, #24]
 285:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[EVSYS_GCLK_ID_0].bit.GEN  = GEN_TC45;
 1077              		.loc 1 285 5 is_stmt 1 view .LVU382
 1078              		.loc 1 285 46 is_stmt 0 view .LVU383
 1079 0164 1E4B     		ldr	r3, .L88+12
 1080 0166 D3F8AC10 		ldr	r1, [r3, #172]
 1081 016a 62F30301 		bfi	r1, r2, #0, #4
 1082 016e C3F8AC10 		str	r1, [r3, #172]
 286:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[EVSYS_GCLK_ID_0].bit.CHEN = 1;
 1083              		.loc 1 286 5 is_stmt 1 view .LVU384
 1084              		.loc 1 286 46 is_stmt 0 view .LVU385
 1085 0172 D3F8AC20 		ldr	r2, [r3, #172]
 1086 0176 42F04002 		orr	r2, r2, #64
 1087 017a C3F8AC20 		str	r2, [r3, #172]
 287:tmk_core/protocol/arm_atsam/clks.c ****     pevsys->USER[44].reg                     = EVSYS_ID_USER_PORT_EV_0;               // TC0 will g
 1088              		.loc 1 287 5 is_stmt 1 view .LVU386
 1089              		.loc 1 287 46 is_stmt 0 view .LVU387
 1090 017e 1C4B     		ldr	r3, .L88+28
 1091 0180 0121     		movs	r1, #1
 1092 0182 C3F8D011 		str	r1, [r3, #464]
 288:tmk_core/protocol/arm_atsam/clks.c ****     pevsys->Channel[0].CHANNEL.bit.EDGSEL    = EVSYS_CHANNEL_EDGSEL_RISING_EDGE_Val;  // Rising edg
 1093              		.loc 1 288 5 is_stmt 1 view .LVU388
 1094              		.loc 1 288 46 is_stmt 0 view .LVU389
 1095 0186 1A6A     		ldr	r2, [r3, #32]
 1096 0188 61F38B22 		bfi	r2, r1, #10, #2
 1097 018c 1A62     		str	r2, [r3, #32]
 289:tmk_core/protocol/arm_atsam/clks.c ****     pevsys->Channel[0].CHANNEL.bit.PATH      = EVSYS_CHANNEL_PATH_SYNCHRONOUS_Val;    // Synchronou
 1098              		.loc 1 289 5 is_stmt 1 view .LVU390
 1099              		.loc 1 289 46 is_stmt 0 view .LVU391
 1100 018e 1A6A     		ldr	r2, [r3, #32]
 1101 0190 65F30922 		bfi	r2, r5, #8, #2
 1102 0194 1A62     		str	r2, [r3, #32]
 290:tmk_core/protocol/arm_atsam/clks.c ****     pevsys->Channel[0].CHANNEL.bit.EVGEN     = EVSYS_ID_GEN_TC4_MCX_0;                // TC4 MC0
 1103              		.loc 1 290 5 is_stmt 1 view .LVU392
 1104              		.loc 1 290 46 is_stmt 0 view .LVU393
 1105 0196 1A6A     		ldr	r2, [r3, #32]
 1106 0198 5621     		movs	r1, #86
 1107 019a 61F30602 		bfi	r2, r1, #0, #7
 1108 019e 1A62     		str	r2, [r3, #32]
 291:tmk_core/protocol/arm_atsam/clks.c **** 
 292:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_ENABLE_TIMEBASE_EVSYS_COMPLETE);
 1109              		.loc 1 292 5 is_stmt 1 view .LVU394
 1110 01a0 2023     		movs	r3, #32
 1111 01a2 2360     		str	r3, [r4]
 293:tmk_core/protocol/arm_atsam/clks.c **** 
 294:tmk_core/protocol/arm_atsam/clks.c ****     CLK_reset_time();
 1112              		.loc 1 294 5 view .LVU395
 1113 01a4 FFF7FEFF 		bl	CLK_reset_time
 1114              	.LVL13:
 295:tmk_core/protocol/arm_atsam/clks.c **** 
 296:tmk_core/protocol/arm_atsam/clks.c ****     ADC0_clock_init();
 1115              		.loc 1 296 5 view .LVU396
 1116 01a8 FFF7FEFF 		bl	ADC0_clock_init
 1117              	.LVL14:
 297:tmk_core/protocol/arm_atsam/clks.c **** 
 298:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_ENABLE_TIMEBASE_COMPLETE);
 1118              		.loc 1 298 5 view .LVU397
 1119 01ac 2123     		movs	r3, #33
 1120 01ae 2360     		str	r3, [r4]
 299:tmk_core/protocol/arm_atsam/clks.c **** 
 300:tmk_core/protocol/arm_atsam/clks.c ****     return 0;
 1121              		.loc 1 300 5 view .LVU398
 301:tmk_core/protocol/arm_atsam/clks.c **** }
 1122              		.loc 1 301 1 is_stmt 0 view .LVU399
 1123 01b0 2846     		mov	r0, r5
 1124 01b2 38BD     		pop	{r3, r4, r5, pc}
 1125              	.L73:
 220:tmk_core/protocol/arm_atsam/clks.c ****     }
 1126              		.loc 1 220 9 is_stmt 1 view .LVU400
 1127 01b4 2160     		str	r1, [r4]
 1128 01b6 48E7     		b	.L72
 1129              	.L75:
 224:tmk_core/protocol/arm_atsam/clks.c ****     }
 1130              		.loc 1 224 9 view .LVU401
 1131 01b8 2160     		str	r1, [r4]
 1132 01ba 50E7     		b	.L74
 1133              	.L77:
 227:tmk_core/protocol/arm_atsam/clks.c ****     }
 1134              		.loc 1 227 9 view .LVU402
 1135 01bc 2160     		str	r1, [r4]
 1136 01be 54E7     		b	.L76
 1137              	.L79:
 234:tmk_core/protocol/arm_atsam/clks.c ****     }
 1138              		.loc 1 234 9 view .LVU403
 1139 01c0 2160     		str	r1, [r4]
 1140 01c2 5AE7     		b	.L78
 1141              	.L81:
 238:tmk_core/protocol/arm_atsam/clks.c ****     }
 1142              		.loc 1 238 9 view .LVU404
 1143 01c4 2160     		str	r1, [r4]
 1144 01c6 61E7     		b	.L80
 1145              	.L83:
 265:tmk_core/protocol/arm_atsam/clks.c ****     }
 1146              		.loc 1 265 9 view .LVU405
 1147 01c8 2160     		str	r1, [r4]
 1148 01ca A3E7     		b	.L82
 1149              	.L85:
 269:tmk_core/protocol/arm_atsam/clks.c ****     }
 1150              		.loc 1 269 9 view .LVU406
 1151 01cc 2160     		str	r1, [r4]
 1152 01ce AAE7     		b	.L84
 1153              	.L87:
 272:tmk_core/protocol/arm_atsam/clks.c ****     }
 1154              		.loc 1 272 9 view .LVU407
 1155 01d0 2260     		str	r2, [r4]
 1156 01d2 ADE7     		b	.L86
 1157              	.L89:
 1158              		.align	2
 1159              	.L88:
 1160 01d4 00000000 		.word	debug_code
 1161 01d8 40420F00 		.word	1000000
 1162 01dc 00080040 		.word	1073743872
 1163 01e0 001C0040 		.word	1073748992
 1164 01e4 00140042 		.word	1107301376
 1165 01e8 00E100E0 		.word	-536813312
 1166 01ec 00380040 		.word	1073756160
 1167 01f0 00E00041 		.word	1090576384
 1168              		.cfi_endproc
 1169              	.LFE150:
 1171              		.section	.text.CLK_delay_us,"ax",%progbits
 1172              		.align	1
 1173              		.global	CLK_delay_us
 1174              		.syntax unified
 1175              		.thumb
 1176              		.thumb_func
 1177              		.fpu fpv4-sp-d16
 1179              	CLK_delay_us:
 1180              	.LVL15:
 1181              	.LFB151:
 302:tmk_core/protocol/arm_atsam/clks.c **** 
 303:tmk_core/protocol/arm_atsam/clks.c **** void CLK_delay_us(uint32_t usec) {
 1182              		.loc 1 303 34 view -0
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 0
 1185              		@ frame_needed = 0, uses_anonymous_args = 0
 1186              		@ link register save eliminated.
 304:tmk_core/protocol/arm_atsam/clks.c ****     asm("CBZ R0, return\n\t"  // If usec == 0, branch to return label
 1187              		.loc 1 304 5 view .LVU409
 1188              		.syntax unified
 1189              	@ 304 "tmk_core/protocol/arm_atsam/clks.c" 1
 1190 0000 40B1     		CBZ R0, return
 1191              		
 1192              	@ 0 "" 2
 305:tmk_core/protocol/arm_atsam/clks.c ****     );
 306:tmk_core/protocol/arm_atsam/clks.c ****     asm("MULS R0, %0\n\t"        // Multiply R0(usec) by usec_delay_mult and store in R0
 1193              		.loc 1 306 5 view .LVU410
 1194              		.thumb
 1195              		.syntax unified
 1196 0002 054B     		ldr	r3, .L91
 1197 0004 1B68     		ldr	r3, [r3]
 1198              		.syntax unified
 1199              	@ 306 "tmk_core/protocol/arm_atsam/clks.c" 1
 1200 0006 5843     		MULS R0, r3
 1201 0008 AFF30080 		.balign 16
 1201      AFF30080 
 1202 0010 0138     		loop: SUBS R0, #1
 1203 0012 FDD1     		BNE loop
 1204              		return:
 1205              		
 1206              	@ 0 "" 2
 307:tmk_core/protocol/arm_atsam/clks.c ****         ".balign 16\n\t"         // Ensure loop is aligned for fastest performance
 308:tmk_core/protocol/arm_atsam/clks.c ****         "loop: SUBS R0, #1\n\t"  // Subtract 1 from R0 and update flags (1 cycle)
 309:tmk_core/protocol/arm_atsam/clks.c ****         "BNE loop\n\t"           // Branch if non-zero to loop label (2 cycles)  NOTE: USEC_DELAY_L
 310:tmk_core/protocol/arm_atsam/clks.c ****         "return:\n\t"            // Return label
 311:tmk_core/protocol/arm_atsam/clks.c ****         :                        // No output registers
 312:tmk_core/protocol/arm_atsam/clks.c ****         : "r"(usec_delay_mult)   // For %0
 313:tmk_core/protocol/arm_atsam/clks.c ****     );
 314:tmk_core/protocol/arm_atsam/clks.c ****     // Note: BX LR generated
 315:tmk_core/protocol/arm_atsam/clks.c **** }
 1207              		.loc 1 315 1 is_stmt 0 view .LVU411
 1208              		.thumb
 1209              		.syntax unified
 1210 0014 7047     		bx	lr
 1211              	.L92:
 1212 0016 00BF     		.align	2
 1213              	.L91:
 1214 0018 00000000 		.word	usec_delay_mult
 1215              		.cfi_endproc
 1216              	.LFE151:
 1218              		.section	.text.CLK_delay_ms,"ax",%progbits
 1219              		.align	1
 1220              		.global	CLK_delay_ms
 1221              		.syntax unified
 1222              		.thumb
 1223              		.thumb_func
 1224              		.fpu fpv4-sp-d16
 1226              	CLK_delay_ms:
 1227              	.LVL16:
 1228              	.LFB152:
 316:tmk_core/protocol/arm_atsam/clks.c **** 
 317:tmk_core/protocol/arm_atsam/clks.c **** void CLK_delay_ms(uint64_t msec) {
 1229              		.loc 1 317 34 is_stmt 1 view -0
 1230              		.cfi_startproc
 1231              		@ args = 0, pretend = 0, frame = 0
 1232              		@ frame_needed = 0, uses_anonymous_args = 0
 318:tmk_core/protocol/arm_atsam/clks.c ****     msec += timer_read64();
 1233              		.loc 1 318 5 view .LVU413
 317:tmk_core/protocol/arm_atsam/clks.c ****     msec += timer_read64();
 1234              		.loc 1 317 34 is_stmt 0 view .LVU414
 1235 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1236              		.cfi_def_cfa_offset 24
 1237              		.cfi_offset 3, -24
 1238              		.cfi_offset 4, -20
 1239              		.cfi_offset 5, -16
 1240              		.cfi_offset 6, -12
 1241              		.cfi_offset 7, -8
 1242              		.cfi_offset 14, -4
 317:tmk_core/protocol/arm_atsam/clks.c ****     msec += timer_read64();
 1243              		.loc 1 317 34 view .LVU415
 1244 0002 0646     		mov	r6, r0
 1245 0004 0F46     		mov	r7, r1
 1246              		.loc 1 318 13 view .LVU416
 1247 0006 FFF7FEFF 		bl	timer_read64
 1248              	.LVL17:
 1249              		.loc 1 318 10 view .LVU417
 1250 000a 8419     		adds	r4, r0, r6
 1251 000c 41EB0705 		adc	r5, r1, r7
 1252              	.LVL18:
 319:tmk_core/protocol/arm_atsam/clks.c ****     while (msec > timer_read64()) {
 1253              		.loc 1 319 5 is_stmt 1 view .LVU418
 1254              	.L94:
 320:tmk_core/protocol/arm_atsam/clks.c ****     }
 1255              		.loc 1 320 5 discriminator 1 view .LVU419
 319:tmk_core/protocol/arm_atsam/clks.c ****     while (msec > timer_read64()) {
 1256              		.loc 1 319 19 is_stmt 0 discriminator 1 view .LVU420
 1257 0010 FFF7FEFF 		bl	timer_read64
 1258              	.LVL19:
 319:tmk_core/protocol/arm_atsam/clks.c ****     while (msec > timer_read64()) {
 1259              		.loc 1 319 11 discriminator 1 view .LVU421
 1260 0014 A942     		cmp	r1, r5
 1261 0016 08BF     		it	eq
 1262 0018 A042     		cmpeq	r0, r4
 1263 001a F9D3     		bcc	.L94
 321:tmk_core/protocol/arm_atsam/clks.c **** }
 1264              		.loc 1 321 1 view .LVU422
 1265 001c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1266              		.loc 1 321 1 view .LVU423
 1267              		.cfi_endproc
 1268              	.LFE152:
 1270              		.section	.text.clk_enable_sercom_apbmask,"ax",%progbits
 1271              		.align	1
 1272              		.global	clk_enable_sercom_apbmask
 1273              		.syntax unified
 1274              		.thumb
 1275              		.thumb_func
 1276              		.fpu fpv4-sp-d16
 1278              	clk_enable_sercom_apbmask:
 1279              	.LVL20:
 1280              	.LFB153:
 322:tmk_core/protocol/arm_atsam/clks.c **** 
 323:tmk_core/protocol/arm_atsam/clks.c **** void clk_enable_sercom_apbmask(int sercomn) {
 1281              		.loc 1 323 45 is_stmt 1 view -0
 1282              		.cfi_startproc
 1283              		@ args = 0, pretend = 0, frame = 0
 1284              		@ frame_needed = 0, uses_anonymous_args = 0
 1285              		@ link register save eliminated.
 324:tmk_core/protocol/arm_atsam/clks.c ****     Mclk *pmclk = MCLK;
 1286              		.loc 1 324 5 view .LVU425
 325:tmk_core/protocol/arm_atsam/clks.c ****     switch (sercomn) {
 1287              		.loc 1 325 5 view .LVU426
 1288 0000 0328     		cmp	r0, #3
 1289 0002 13D8     		bhi	.L96
 1290 0004 DFE800F0 		tbb	[pc, r0]
 1291              	.L99:
 1292 0008 02       		.byte	(.L102-.L99)/2
 1293 0009 08       		.byte	(.L101-.L99)/2
 1294 000a 0D       		.byte	(.L100-.L99)/2
 1295 000b 13       		.byte	(.L98-.L99)/2
 1296              		.p2align 1
 1297              	.L102:
 326:tmk_core/protocol/arm_atsam/clks.c ****         case 0:
 327:tmk_core/protocol/arm_atsam/clks.c ****             pmclk->APBAMASK.bit.SERCOM0_ = 1;
 1298              		.loc 1 327 13 view .LVU427
 1299              		.loc 1 327 42 is_stmt 0 view .LVU428
 1300 000c 0A4A     		ldr	r2, .L105
 1301 000e 5369     		ldr	r3, [r2, #20]
 1302 0010 43F48053 		orr	r3, r3, #4096
 1303              	.L103:
 328:tmk_core/protocol/arm_atsam/clks.c ****             break;
 329:tmk_core/protocol/arm_atsam/clks.c ****         case 1:
 330:tmk_core/protocol/arm_atsam/clks.c ****             pmclk->APBAMASK.bit.SERCOM1_ = 1;
 1304              		.loc 1 330 42 view .LVU429
 1305 0014 5361     		str	r3, [r2, #20]
 331:tmk_core/protocol/arm_atsam/clks.c ****             break;
 1306              		.loc 1 331 13 is_stmt 1 view .LVU430
 1307 0016 7047     		bx	lr
 1308              	.L101:
 330:tmk_core/protocol/arm_atsam/clks.c ****             break;
 1309              		.loc 1 330 13 view .LVU431
 330:tmk_core/protocol/arm_atsam/clks.c ****             break;
 1310              		.loc 1 330 42 is_stmt 0 view .LVU432
 1311 0018 074A     		ldr	r2, .L105
 1312 001a 5369     		ldr	r3, [r2, #20]
 1313 001c 43F40053 		orr	r3, r3, #8192
 1314 0020 F8E7     		b	.L103
 1315              	.L100:
 332:tmk_core/protocol/arm_atsam/clks.c ****         case 2:
 333:tmk_core/protocol/arm_atsam/clks.c ****             pmclk->APBBMASK.bit.SERCOM2_ = 1;
 1316              		.loc 1 333 13 is_stmt 1 view .LVU433
 1317              		.loc 1 333 42 is_stmt 0 view .LVU434
 1318 0022 054A     		ldr	r2, .L105
 1319 0024 9369     		ldr	r3, [r2, #24]
 1320 0026 43F40073 		orr	r3, r3, #512
 1321              	.L104:
 334:tmk_core/protocol/arm_atsam/clks.c ****             break;
 335:tmk_core/protocol/arm_atsam/clks.c ****         case 3:
 336:tmk_core/protocol/arm_atsam/clks.c ****             pmclk->APBBMASK.bit.SERCOM3_ = 1;
 1322              		.loc 1 336 42 view .LVU435
 1323 002a 9361     		str	r3, [r2, #24]
 337:tmk_core/protocol/arm_atsam/clks.c ****             break;
 1324              		.loc 1 337 13 is_stmt 1 view .LVU436
 1325              	.L96:
 338:tmk_core/protocol/arm_atsam/clks.c ****         default:
 339:tmk_core/protocol/arm_atsam/clks.c ****             break;
 340:tmk_core/protocol/arm_atsam/clks.c ****     }
 341:tmk_core/protocol/arm_atsam/clks.c **** }
 1326              		.loc 1 341 1 is_stmt 0 view .LVU437
 1327 002c 7047     		bx	lr
 1328              	.L98:
 336:tmk_core/protocol/arm_atsam/clks.c ****             break;
 1329              		.loc 1 336 13 is_stmt 1 view .LVU438
 336:tmk_core/protocol/arm_atsam/clks.c ****             break;
 1330              		.loc 1 336 42 is_stmt 0 view .LVU439
 1331 002e 024A     		ldr	r2, .L105
 1332 0030 9369     		ldr	r3, [r2, #24]
 1333 0032 43F48063 		orr	r3, r3, #1024
 1334 0036 F8E7     		b	.L104
 1335              	.L106:
 1336              		.align	2
 1337              	.L105:
 1338 0038 00080040 		.word	1073743872
 1339              		.cfi_endproc
 1340              	.LFE153:
 1342              		.section	.text.CLK_set_spi_freq,"ax",%progbits
 1343              		.align	1
 1344              		.global	CLK_set_spi_freq
 1345              		.syntax unified
 1346              		.thumb
 1347              		.thumb_func
 1348              		.fpu fpv4-sp-d16
 1350              	CLK_set_spi_freq:
 1351              	.LVL21:
 1352              	.LFB154:
 342:tmk_core/protocol/arm_atsam/clks.c **** 
 343:tmk_core/protocol/arm_atsam/clks.c **** // call CLK_oscctrl_init first
 344:tmk_core/protocol/arm_atsam/clks.c **** // call CLK_set_spi_freq(CHAN_SERCOM_SPI, FREQ_SPI_DEFAULT);
 345:tmk_core/protocol/arm_atsam/clks.c **** uint32_t CLK_set_spi_freq(uint8_t sercomn, uint32_t freq) {
 1353              		.loc 1 345 59 is_stmt 1 view -0
 1354              		.cfi_startproc
 1355              		@ args = 0, pretend = 0, frame = 0
 1356              		@ frame_needed = 0, uses_anonymous_args = 0
 346:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_SPI_FREQ_BEGIN);
 1357              		.loc 1 346 5 view .LVU441
 345:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_SPI_FREQ_BEGIN);
 1358              		.loc 1 345 59 is_stmt 0 view .LVU442
 1359 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1360              		.cfi_def_cfa_offset 24
 1361              		.cfi_offset 3, -24
 1362              		.cfi_offset 4, -20
 1363              		.cfi_offset 5, -16
 1364              		.cfi_offset 6, -12
 1365              		.cfi_offset 7, -8
 1366              		.cfi_offset 14, -4
 1367              		.loc 1 346 5 view .LVU443
 1368 0002 1E4F     		ldr	r7, .L112
 347:tmk_core/protocol/arm_atsam/clks.c **** 
 348:tmk_core/protocol/arm_atsam/clks.c ****     Gclk *  pgclk   = GCLK;
 349:tmk_core/protocol/arm_atsam/clks.c ****     Sercom *psercom = (Sercom *)sercom_apbbase[sercomn];
 1369              		.loc 1 349 47 view .LVU444
 1370 0004 1E4E     		ldr	r6, .L112+4
 346:tmk_core/protocol/arm_atsam/clks.c **** 
 1371              		.loc 1 346 5 view .LVU445
 1372 0006 0723     		movs	r3, #7
 1373              		.loc 1 349 13 view .LVU446
 1374 0008 56F82050 		ldr	r5, [r6, r0, lsl #2]
 346:tmk_core/protocol/arm_atsam/clks.c **** 
 1375              		.loc 1 346 5 view .LVU447
 1376 000c 3B60     		str	r3, [r7]
 348:tmk_core/protocol/arm_atsam/clks.c ****     Sercom *psercom = (Sercom *)sercom_apbbase[sercomn];
 1377              		.loc 1 348 5 is_stmt 1 view .LVU448
 1378              	.LVL22:
 1379              		.loc 1 349 5 view .LVU449
 350:tmk_core/protocol/arm_atsam/clks.c ****     clk_enable_sercom_apbmask(sercomn);
 1380              		.loc 1 350 5 view .LVU450
 345:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_SPI_FREQ_BEGIN);
 1381              		.loc 1 345 59 is_stmt 0 view .LVU451
 1382 000e 0446     		mov	r4, r0
 1383              		.loc 1 350 5 view .LVU452
 1384 0010 FFF7FEFF 		bl	clk_enable_sercom_apbmask
 1385              	.LVL23:
 351:tmk_core/protocol/arm_atsam/clks.c **** 
 352:tmk_core/protocol/arm_atsam/clks.c ****     // all gclk0 for now
 353:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[sercom_pchan[sercomn]].bit.GEN  = 0;
 1386              		.loc 1 353 5 is_stmt 1 view .LVU453
 1387              		.loc 1 353 32 is_stmt 0 view .LVU454
 1388 0014 0644     		add	r6, r6, r0
 1389              		.loc 1 353 52 view .LVU455
 1390 0016 1B48     		ldr	r0, .L112+8
 1391              	.LVL24:
 1392              		.loc 1 353 32 view .LVU456
 1393 0018 327E     		ldrb	r2, [r6, #24]	@ zero_extendqisi2
 1394              		.loc 1 353 52 view .LVU457
 1395 001a 2032     		adds	r2, r2, #32
 1396 001c 50F82230 		ldr	r3, [r0, r2, lsl #2]
 1397 0020 6FF30303 		bfc	r3, #0, #4
 1398 0024 40F82230 		str	r3, [r0, r2, lsl #2]
 354:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[sercom_pchan[sercomn]].bit.CHEN = 1;
 1399              		.loc 1 354 5 is_stmt 1 view .LVU458
 1400              		.loc 1 354 52 is_stmt 0 view .LVU459
 1401 0028 50F82230 		ldr	r3, [r0, r2, lsl #2]
 1402 002c 43F04003 		orr	r3, r3, #64
 1403 0030 40F82230 		str	r3, [r0, r2, lsl #2]
 355:tmk_core/protocol/arm_atsam/clks.c **** 
 356:tmk_core/protocol/arm_atsam/clks.c ****     psercom->I2CM.CTRLA.bit.SWRST = 1;
 1404              		.loc 1 356 5 is_stmt 1 view .LVU460
 1405              		.loc 1 356 35 is_stmt 0 view .LVU461
 1406 0034 2B68     		ldr	r3, [r5]
 1407 0036 43F00103 		orr	r3, r3, #1
 1408 003a 2B60     		str	r3, [r5]
 357:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.SYNCBUSY.bit.SWRST) {
 1409              		.loc 1 357 5 is_stmt 1 view .LVU462
 1410 003c 3846     		mov	r0, r7
 1411              	.L108:
 358:tmk_core/protocol/arm_atsam/clks.c ****     }
 1412              		.loc 1 358 5 discriminator 1 view .LVU463
 357:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.SYNCBUSY.bit.SWRST) {
 1413              		.loc 1 357 38 is_stmt 0 discriminator 1 view .LVU464
 1414 003e EB69     		ldr	r3, [r5, #28]
 357:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.SYNCBUSY.bit.SWRST) {
 1415              		.loc 1 357 11 discriminator 1 view .LVU465
 1416 0040 DA07     		lsls	r2, r3, #31
 1417 0042 FCD4     		bmi	.L108
 1418              	.L109:
 359:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.CTRLA.bit.SWRST) {
 360:tmk_core/protocol/arm_atsam/clks.c ****     }
 1419              		.loc 1 360 5 is_stmt 1 discriminator 1 view .LVU466
 359:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.CTRLA.bit.SWRST) {
 1420              		.loc 1 359 35 is_stmt 0 discriminator 1 view .LVU467
 1421 0044 2B68     		ldr	r3, [r5]
 359:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.CTRLA.bit.SWRST) {
 1422              		.loc 1 359 11 discriminator 1 view .LVU468
 1423 0046 DB07     		lsls	r3, r3, #31
 1424 0048 FCD4     		bmi	.L109
 361:tmk_core/protocol/arm_atsam/clks.c **** 
 362:tmk_core/protocol/arm_atsam/clks.c ****     psercom->SPI.BAUD.reg            = (uint8_t)(system_clks.freq_gclk[0] / 2 / freq - 1);
 1425              		.loc 1 362 5 is_stmt 1 view .LVU469
 1426              		.loc 1 362 71 is_stmt 0 view .LVU470
 1427 004a 0F4A     		ldr	r2, .L112+12
 1428 004c 136A     		ldr	r3, [r2, #32]
 1429              		.loc 1 362 75 view .LVU471
 1430 004e 5B08     		lsrs	r3, r3, #1
 1431              		.loc 1 362 79 view .LVU472
 1432 0050 B3FBF1F3 		udiv	r3, r3, r1
 1433              		.loc 1 362 40 view .LVU473
 1434 0054 013B     		subs	r3, r3, #1
 1435 0056 DBB2     		uxtb	r3, r3
 1436              		.loc 1 362 38 view .LVU474
 1437 0058 2B73     		strb	r3, [r5, #12]
 363:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_spi             = system_clks.freq_gclk[0] / 2 / (psercom->SPI.BAUD.reg + 1);
 1438              		.loc 1 363 5 is_stmt 1 view .LVU475
 1439              		.loc 1 363 61 is_stmt 0 view .LVU476
 1440 005a 136A     		ldr	r3, [r2, #32]
 1441              		.loc 1 363 89 view .LVU477
 1442 005c 297B     		ldrb	r1, [r5, #12]	@ zero_extendqisi2
 1443              	.LVL25:
 364:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_sercom[sercomn] = system_clks.freq_spi;
 1444              		.loc 1 364 38 view .LVU478
 1445 005e 0234     		adds	r4, r4, #2
 363:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_spi             = system_clks.freq_gclk[0] / 2 / (psercom->SPI.BAUD.reg + 1);
 1446              		.loc 1 363 94 view .LVU479
 1447 0060 0131     		adds	r1, r1, #1
 1448              		.loc 1 364 38 view .LVU480
 1449 0062 02EB8404 		add	r4, r2, r4, lsl #2
 363:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_spi             = system_clks.freq_gclk[0] / 2 / (psercom->SPI.BAUD.reg + 1);
 1450              		.loc 1 363 65 view .LVU481
 1451 0066 5B08     		lsrs	r3, r3, #1
 363:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_spi             = system_clks.freq_gclk[0] / 2 / (psercom->SPI.BAUD.reg + 1);
 1452              		.loc 1 363 69 view .LVU482
 1453 0068 B3FBF1F3 		udiv	r3, r3, r1
 363:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_spi             = system_clks.freq_gclk[0] / 2 / (psercom->SPI.BAUD.reg + 1);
 1454              		.loc 1 363 38 view .LVU483
 1455 006c 5365     		str	r3, [r2, #84]
 1456              		.loc 1 364 5 is_stmt 1 view .LVU484
 1457              		.loc 1 364 51 is_stmt 0 view .LVU485
 1458 006e 536D     		ldr	r3, [r2, #84]
 1459              		.loc 1 364 38 view .LVU486
 1460 0070 6360     		str	r3, [r4, #4]
 365:tmk_core/protocol/arm_atsam/clks.c **** 
 366:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_SPI_FREQ_COMPLETE);
 1461              		.loc 1 366 5 is_stmt 1 view .LVU487
 1462 0072 0823     		movs	r3, #8
 1463 0074 0360     		str	r3, [r0]
 367:tmk_core/protocol/arm_atsam/clks.c **** 
 368:tmk_core/protocol/arm_atsam/clks.c ****     return system_clks.freq_spi;
 1464              		.loc 1 368 5 view .LVU488
 1465              		.loc 1 368 23 is_stmt 0 view .LVU489
 1466 0076 506D     		ldr	r0, [r2, #84]
 369:tmk_core/protocol/arm_atsam/clks.c **** }
 1467              		.loc 1 369 1 view .LVU490
 1468 0078 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1469              	.LVL26:
 1470              	.L113:
 1471              		.loc 1 369 1 view .LVU491
 1472 007a 00BF     		.align	2
 1473              	.L112:
 1474 007c 00000000 		.word	debug_code
 1475 0080 00000000 		.word	.LANCHOR0
 1476 0084 001C0040 		.word	1073748992
 1477 0088 00000000 		.word	system_clks
 1478              		.cfi_endproc
 1479              	.LFE154:
 1481              		.section	.text.CLK_set_i2c0_freq,"ax",%progbits
 1482              		.align	1
 1483              		.global	CLK_set_i2c0_freq
 1484              		.syntax unified
 1485              		.thumb
 1486              		.thumb_func
 1487              		.fpu fpv4-sp-d16
 1489              	CLK_set_i2c0_freq:
 1490              	.LVL27:
 1491              	.LFB155:
 370:tmk_core/protocol/arm_atsam/clks.c **** 
 371:tmk_core/protocol/arm_atsam/clks.c **** // call CLK_oscctrl_init first
 372:tmk_core/protocol/arm_atsam/clks.c **** // call CLK_set_i2c0_freq(CHAN_SERCOM_I2C0, FREQ_I2C0_DEFAULT);
 373:tmk_core/protocol/arm_atsam/clks.c **** uint32_t CLK_set_i2c0_freq(uint8_t sercomn, uint32_t freq) {
 1492              		.loc 1 373 60 is_stmt 1 view -0
 1493              		.cfi_startproc
 1494              		@ args = 0, pretend = 0, frame = 0
 1495              		@ frame_needed = 0, uses_anonymous_args = 0
 374:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_I2C0_FREQ_BEGIN);
 1496              		.loc 1 374 5 view .LVU493
 373:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_I2C0_FREQ_BEGIN);
 1497              		.loc 1 373 60 is_stmt 0 view .LVU494
 1498 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1499              		.cfi_def_cfa_offset 24
 1500              		.cfi_offset 3, -24
 1501              		.cfi_offset 4, -20
 1502              		.cfi_offset 5, -16
 1503              		.cfi_offset 6, -12
 1504              		.cfi_offset 7, -8
 1505              		.cfi_offset 14, -4
 1506              		.loc 1 374 5 view .LVU495
 1507 0002 204F     		ldr	r7, .L119
 375:tmk_core/protocol/arm_atsam/clks.c **** 
 376:tmk_core/protocol/arm_atsam/clks.c ****     Gclk *  pgclk   = GCLK;
 377:tmk_core/protocol/arm_atsam/clks.c ****     Sercom *psercom = (Sercom *)sercom_apbbase[sercomn];
 1508              		.loc 1 377 47 view .LVU496
 1509 0004 204E     		ldr	r6, .L119+4
 374:tmk_core/protocol/arm_atsam/clks.c **** 
 1510              		.loc 1 374 5 view .LVU497
 1511 0006 0523     		movs	r3, #5
 1512              		.loc 1 377 13 view .LVU498
 1513 0008 56F82050 		ldr	r5, [r6, r0, lsl #2]
 374:tmk_core/protocol/arm_atsam/clks.c **** 
 1514              		.loc 1 374 5 view .LVU499
 1515 000c 3B60     		str	r3, [r7]
 376:tmk_core/protocol/arm_atsam/clks.c ****     Sercom *psercom = (Sercom *)sercom_apbbase[sercomn];
 1516              		.loc 1 376 5 is_stmt 1 view .LVU500
 1517              	.LVL28:
 1518              		.loc 1 377 5 view .LVU501
 378:tmk_core/protocol/arm_atsam/clks.c ****     clk_enable_sercom_apbmask(sercomn);
 1519              		.loc 1 378 5 view .LVU502
 373:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_I2C0_FREQ_BEGIN);
 1520              		.loc 1 373 60 is_stmt 0 view .LVU503
 1521 000e 0446     		mov	r4, r0
 1522              		.loc 1 378 5 view .LVU504
 1523 0010 FFF7FEFF 		bl	clk_enable_sercom_apbmask
 1524              	.LVL29:
 379:tmk_core/protocol/arm_atsam/clks.c **** 
 380:tmk_core/protocol/arm_atsam/clks.c ****     // all gclk0 for now
 381:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[sercom_pchan[sercomn]].bit.GEN  = 0;
 1525              		.loc 1 381 5 is_stmt 1 view .LVU505
 1526              		.loc 1 381 32 is_stmt 0 view .LVU506
 1527 0014 0644     		add	r6, r6, r0
 1528              		.loc 1 381 52 view .LVU507
 1529 0016 1D48     		ldr	r0, .L119+8
 1530              	.LVL30:
 1531              		.loc 1 381 32 view .LVU508
 1532 0018 327E     		ldrb	r2, [r6, #24]	@ zero_extendqisi2
 1533              		.loc 1 381 52 view .LVU509
 1534 001a 2032     		adds	r2, r2, #32
 1535 001c 50F82230 		ldr	r3, [r0, r2, lsl #2]
 1536 0020 6FF30303 		bfc	r3, #0, #4
 1537 0024 40F82230 		str	r3, [r0, r2, lsl #2]
 382:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[sercom_pchan[sercomn]].bit.CHEN = 1;
 1538              		.loc 1 382 5 is_stmt 1 view .LVU510
 1539              		.loc 1 382 52 is_stmt 0 view .LVU511
 1540 0028 50F82230 		ldr	r3, [r0, r2, lsl #2]
 1541 002c 43F04003 		orr	r3, r3, #64
 1542 0030 40F82230 		str	r3, [r0, r2, lsl #2]
 383:tmk_core/protocol/arm_atsam/clks.c **** 
 384:tmk_core/protocol/arm_atsam/clks.c ****     psercom->I2CM.CTRLA.bit.SWRST = 1;
 1543              		.loc 1 384 5 is_stmt 1 view .LVU512
 1544              		.loc 1 384 35 is_stmt 0 view .LVU513
 1545 0034 2B68     		ldr	r3, [r5]
 1546 0036 43F00103 		orr	r3, r3, #1
 1547 003a 2B60     		str	r3, [r5]
 385:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.SYNCBUSY.bit.SWRST) {
 1548              		.loc 1 385 5 is_stmt 1 view .LVU514
 1549 003c 3846     		mov	r0, r7
 1550              	.L115:
 386:tmk_core/protocol/arm_atsam/clks.c ****     }
 1551              		.loc 1 386 5 discriminator 1 view .LVU515
 385:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.SYNCBUSY.bit.SWRST) {
 1552              		.loc 1 385 38 is_stmt 0 discriminator 1 view .LVU516
 1553 003e EB69     		ldr	r3, [r5, #28]
 385:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.SYNCBUSY.bit.SWRST) {
 1554              		.loc 1 385 11 discriminator 1 view .LVU517
 1555 0040 DA07     		lsls	r2, r3, #31
 1556 0042 FCD4     		bmi	.L115
 1557              	.L116:
 387:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.CTRLA.bit.SWRST) {
 388:tmk_core/protocol/arm_atsam/clks.c ****     }
 1558              		.loc 1 388 5 is_stmt 1 discriminator 1 view .LVU518
 387:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.CTRLA.bit.SWRST) {
 1559              		.loc 1 387 35 is_stmt 0 discriminator 1 view .LVU519
 1560 0044 2B68     		ldr	r3, [r5]
 387:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.CTRLA.bit.SWRST) {
 1561              		.loc 1 387 11 discriminator 1 view .LVU520
 1562 0046 DB07     		lsls	r3, r3, #31
 1563 0048 FCD4     		bmi	.L116
 389:tmk_core/protocol/arm_atsam/clks.c **** 
 390:tmk_core/protocol/arm_atsam/clks.c ****     psercom->I2CM.BAUD.bit.BAUD      = (uint8_t)(system_clks.freq_gclk[0] / 2 / freq - 1);
 1564              		.loc 1 390 5 is_stmt 1 view .LVU521
 1565              		.loc 1 390 71 is_stmt 0 view .LVU522
 1566 004a 114A     		ldr	r2, .L119+12
 1567 004c 136A     		ldr	r3, [r2, #32]
 1568              		.loc 1 390 75 view .LVU523
 1569 004e 5B08     		lsrs	r3, r3, #1
 1570              		.loc 1 390 79 view .LVU524
 1571 0050 B3FBF1F3 		udiv	r3, r3, r1
 1572              		.loc 1 390 38 view .LVU525
 1573 0054 E968     		ldr	r1, [r5, #12]
 1574              	.LVL31:
 1575              		.loc 1 390 40 view .LVU526
 1576 0056 013B     		subs	r3, r3, #1
 1577 0058 DBB2     		uxtb	r3, r3
 1578              		.loc 1 390 38 view .LVU527
 1579 005a 63F30701 		bfi	r1, r3, #0, #8
 1580 005e E960     		str	r1, [r5, #12]
 391:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_i2c0            = system_clks.freq_gclk[0] / 2 / (psercom->I2CM.BAUD.bit.BAUD 
 1581              		.loc 1 391 5 is_stmt 1 view .LVU528
 1582              		.loc 1 391 61 is_stmt 0 view .LVU529
 1583 0060 136A     		ldr	r3, [r2, #32]
 1584              		.loc 1 391 94 view .LVU530
 1585 0062 E968     		ldr	r1, [r5, #12]
 392:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_sercom[sercomn] = system_clks.freq_i2c0;
 1586              		.loc 1 392 38 view .LVU531
 1587 0064 0234     		adds	r4, r4, #2
 391:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_i2c0            = system_clks.freq_gclk[0] / 2 / (psercom->I2CM.BAUD.bit.BAUD 
 1588              		.loc 1 391 94 view .LVU532
 1589 0066 C9B2     		uxtb	r1, r1
 391:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_i2c0            = system_clks.freq_gclk[0] / 2 / (psercom->I2CM.BAUD.bit.BAUD 
 1590              		.loc 1 391 100 view .LVU533
 1591 0068 0131     		adds	r1, r1, #1
 1592              		.loc 1 392 38 view .LVU534
 1593 006a 02EB8404 		add	r4, r2, r4, lsl #2
 391:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_i2c0            = system_clks.freq_gclk[0] / 2 / (psercom->I2CM.BAUD.bit.BAUD 
 1594              		.loc 1 391 65 view .LVU535
 1595 006e 5B08     		lsrs	r3, r3, #1
 391:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_i2c0            = system_clks.freq_gclk[0] / 2 / (psercom->I2CM.BAUD.bit.BAUD 
 1596              		.loc 1 391 69 view .LVU536
 1597 0070 B3FBF1F3 		udiv	r3, r3, r1
 391:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_i2c0            = system_clks.freq_gclk[0] / 2 / (psercom->I2CM.BAUD.bit.BAUD 
 1598              		.loc 1 391 38 view .LVU537
 1599 0074 9365     		str	r3, [r2, #88]
 1600              		.loc 1 392 5 is_stmt 1 view .LVU538
 1601              		.loc 1 392 51 is_stmt 0 view .LVU539
 1602 0076 936D     		ldr	r3, [r2, #88]
 1603              		.loc 1 392 38 view .LVU540
 1604 0078 6360     		str	r3, [r4, #4]
 393:tmk_core/protocol/arm_atsam/clks.c **** 
 394:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_I2C0_FREQ_COMPLETE);
 1605              		.loc 1 394 5 is_stmt 1 view .LVU541
 1606 007a 0623     		movs	r3, #6
 1607 007c 0360     		str	r3, [r0]
 395:tmk_core/protocol/arm_atsam/clks.c **** 
 396:tmk_core/protocol/arm_atsam/clks.c ****     return system_clks.freq_i2c0;
 1608              		.loc 1 396 5 view .LVU542
 1609              		.loc 1 396 23 is_stmt 0 view .LVU543
 1610 007e 906D     		ldr	r0, [r2, #88]
 397:tmk_core/protocol/arm_atsam/clks.c **** }
 1611              		.loc 1 397 1 view .LVU544
 1612 0080 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1613              	.LVL32:
 1614              	.L120:
 1615              		.loc 1 397 1 view .LVU545
 1616 0082 00BF     		.align	2
 1617              	.L119:
 1618 0084 00000000 		.word	debug_code
 1619 0088 00000000 		.word	.LANCHOR0
 1620 008c 001C0040 		.word	1073748992
 1621 0090 00000000 		.word	system_clks
 1622              		.cfi_endproc
 1623              	.LFE155:
 1625              		.section	.text.CLK_set_i2c1_freq,"ax",%progbits
 1626              		.align	1
 1627              		.global	CLK_set_i2c1_freq
 1628              		.syntax unified
 1629              		.thumb
 1630              		.thumb_func
 1631              		.fpu fpv4-sp-d16
 1633              	CLK_set_i2c1_freq:
 1634              	.LVL33:
 1635              	.LFB156:
 398:tmk_core/protocol/arm_atsam/clks.c **** 
 399:tmk_core/protocol/arm_atsam/clks.c **** // call CLK_oscctrl_init first
 400:tmk_core/protocol/arm_atsam/clks.c **** // call CLK_set_i2c1_freq(CHAN_SERCOM_I2C1, FREQ_I2C1_DEFAULT);
 401:tmk_core/protocol/arm_atsam/clks.c **** uint32_t CLK_set_i2c1_freq(uint8_t sercomn, uint32_t freq) {
 1636              		.loc 1 401 60 is_stmt 1 view -0
 1637              		.cfi_startproc
 1638              		@ args = 0, pretend = 0, frame = 0
 1639              		@ frame_needed = 0, uses_anonymous_args = 0
 402:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_I2C1_FREQ_BEGIN);
 1640              		.loc 1 402 5 view .LVU547
 401:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_I2C1_FREQ_BEGIN);
 1641              		.loc 1 401 60 is_stmt 0 view .LVU548
 1642 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1643              		.cfi_def_cfa_offset 24
 1644              		.cfi_offset 3, -24
 1645              		.cfi_offset 4, -20
 1646              		.cfi_offset 5, -16
 1647              		.cfi_offset 6, -12
 1648              		.cfi_offset 7, -8
 1649              		.cfi_offset 14, -4
 1650              		.loc 1 402 5 view .LVU549
 1651 0002 204F     		ldr	r7, .L126
 403:tmk_core/protocol/arm_atsam/clks.c **** 
 404:tmk_core/protocol/arm_atsam/clks.c ****     Gclk *  pgclk   = GCLK;
 405:tmk_core/protocol/arm_atsam/clks.c ****     Sercom *psercom = (Sercom *)sercom_apbbase[sercomn];
 1652              		.loc 1 405 47 view .LVU550
 1653 0004 204E     		ldr	r6, .L126+4
 402:tmk_core/protocol/arm_atsam/clks.c **** 
 1654              		.loc 1 402 5 view .LVU551
 1655 0006 0323     		movs	r3, #3
 1656              		.loc 1 405 13 view .LVU552
 1657 0008 56F82050 		ldr	r5, [r6, r0, lsl #2]
 402:tmk_core/protocol/arm_atsam/clks.c **** 
 1658              		.loc 1 402 5 view .LVU553
 1659 000c 3B60     		str	r3, [r7]
 404:tmk_core/protocol/arm_atsam/clks.c ****     Sercom *psercom = (Sercom *)sercom_apbbase[sercomn];
 1660              		.loc 1 404 5 is_stmt 1 view .LVU554
 1661              	.LVL34:
 1662              		.loc 1 405 5 view .LVU555
 406:tmk_core/protocol/arm_atsam/clks.c ****     clk_enable_sercom_apbmask(sercomn);
 1663              		.loc 1 406 5 view .LVU556
 401:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_I2C1_FREQ_BEGIN);
 1664              		.loc 1 401 60 is_stmt 0 view .LVU557
 1665 000e 0446     		mov	r4, r0
 1666              		.loc 1 406 5 view .LVU558
 1667 0010 FFF7FEFF 		bl	clk_enable_sercom_apbmask
 1668              	.LVL35:
 407:tmk_core/protocol/arm_atsam/clks.c **** 
 408:tmk_core/protocol/arm_atsam/clks.c ****     // all gclk0 for now
 409:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[sercom_pchan[sercomn]].bit.GEN  = 0;
 1669              		.loc 1 409 5 is_stmt 1 view .LVU559
 1670              		.loc 1 409 32 is_stmt 0 view .LVU560
 1671 0014 0644     		add	r6, r6, r0
 1672              		.loc 1 409 52 view .LVU561
 1673 0016 1D48     		ldr	r0, .L126+8
 1674              	.LVL36:
 1675              		.loc 1 409 32 view .LVU562
 1676 0018 327E     		ldrb	r2, [r6, #24]	@ zero_extendqisi2
 1677              		.loc 1 409 52 view .LVU563
 1678 001a 2032     		adds	r2, r2, #32
 1679 001c 50F82230 		ldr	r3, [r0, r2, lsl #2]
 1680 0020 6FF30303 		bfc	r3, #0, #4
 1681 0024 40F82230 		str	r3, [r0, r2, lsl #2]
 410:tmk_core/protocol/arm_atsam/clks.c ****     pgclk->PCHCTRL[sercom_pchan[sercomn]].bit.CHEN = 1;
 1682              		.loc 1 410 5 is_stmt 1 view .LVU564
 1683              		.loc 1 410 52 is_stmt 0 view .LVU565
 1684 0028 50F82230 		ldr	r3, [r0, r2, lsl #2]
 1685 002c 43F04003 		orr	r3, r3, #64
 1686 0030 40F82230 		str	r3, [r0, r2, lsl #2]
 411:tmk_core/protocol/arm_atsam/clks.c **** 
 412:tmk_core/protocol/arm_atsam/clks.c ****     psercom->I2CM.CTRLA.bit.SWRST = 1;
 1687              		.loc 1 412 5 is_stmt 1 view .LVU566
 1688              		.loc 1 412 35 is_stmt 0 view .LVU567
 1689 0034 2B68     		ldr	r3, [r5]
 1690 0036 43F00103 		orr	r3, r3, #1
 1691 003a 2B60     		str	r3, [r5]
 413:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.SYNCBUSY.bit.SWRST) {
 1692              		.loc 1 413 5 is_stmt 1 view .LVU568
 1693 003c 3846     		mov	r0, r7
 1694              	.L122:
 414:tmk_core/protocol/arm_atsam/clks.c ****     }
 1695              		.loc 1 414 5 discriminator 1 view .LVU569
 413:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.SYNCBUSY.bit.SWRST) {
 1696              		.loc 1 413 38 is_stmt 0 discriminator 1 view .LVU570
 1697 003e EB69     		ldr	r3, [r5, #28]
 413:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.SYNCBUSY.bit.SWRST) {
 1698              		.loc 1 413 11 discriminator 1 view .LVU571
 1699 0040 DA07     		lsls	r2, r3, #31
 1700 0042 FCD4     		bmi	.L122
 1701              	.L123:
 415:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.CTRLA.bit.SWRST) {
 416:tmk_core/protocol/arm_atsam/clks.c ****     }
 1702              		.loc 1 416 5 is_stmt 1 discriminator 1 view .LVU572
 415:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.CTRLA.bit.SWRST) {
 1703              		.loc 1 415 35 is_stmt 0 discriminator 1 view .LVU573
 1704 0044 2B68     		ldr	r3, [r5]
 415:tmk_core/protocol/arm_atsam/clks.c ****     while (psercom->I2CM.CTRLA.bit.SWRST) {
 1705              		.loc 1 415 11 discriminator 1 view .LVU574
 1706 0046 DB07     		lsls	r3, r3, #31
 1707 0048 FCD4     		bmi	.L123
 417:tmk_core/protocol/arm_atsam/clks.c **** 
 418:tmk_core/protocol/arm_atsam/clks.c ****     psercom->I2CM.BAUD.bit.BAUD      = (uint8_t)(system_clks.freq_gclk[0] / 2 / freq - 10);
 1708              		.loc 1 418 5 is_stmt 1 view .LVU575
 1709              		.loc 1 418 71 is_stmt 0 view .LVU576
 1710 004a 114A     		ldr	r2, .L126+12
 1711 004c 136A     		ldr	r3, [r2, #32]
 1712              		.loc 1 418 75 view .LVU577
 1713 004e 5B08     		lsrs	r3, r3, #1
 1714              		.loc 1 418 79 view .LVU578
 1715 0050 B3FBF1F3 		udiv	r3, r3, r1
 1716              		.loc 1 418 38 view .LVU579
 1717 0054 E968     		ldr	r1, [r5, #12]
 1718              	.LVL37:
 1719              		.loc 1 418 40 view .LVU580
 1720 0056 0A3B     		subs	r3, r3, #10
 1721 0058 DBB2     		uxtb	r3, r3
 1722              		.loc 1 418 38 view .LVU581
 1723 005a 63F30701 		bfi	r1, r3, #0, #8
 1724 005e E960     		str	r1, [r5, #12]
 419:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_i2c1            = system_clks.freq_gclk[0] / 2 / (psercom->I2CM.BAUD.bit.BAUD 
 1725              		.loc 1 419 5 is_stmt 1 view .LVU582
 1726              		.loc 1 419 61 is_stmt 0 view .LVU583
 1727 0060 136A     		ldr	r3, [r2, #32]
 1728              		.loc 1 419 94 view .LVU584
 1729 0062 E968     		ldr	r1, [r5, #12]
 420:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_sercom[sercomn] = system_clks.freq_i2c1;
 1730              		.loc 1 420 38 view .LVU585
 1731 0064 0234     		adds	r4, r4, #2
 419:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_i2c1            = system_clks.freq_gclk[0] / 2 / (psercom->I2CM.BAUD.bit.BAUD 
 1732              		.loc 1 419 94 view .LVU586
 1733 0066 C9B2     		uxtb	r1, r1
 419:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_i2c1            = system_clks.freq_gclk[0] / 2 / (psercom->I2CM.BAUD.bit.BAUD 
 1734              		.loc 1 419 100 view .LVU587
 1735 0068 0A31     		adds	r1, r1, #10
 1736              		.loc 1 420 38 view .LVU588
 1737 006a 02EB8404 		add	r4, r2, r4, lsl #2
 419:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_i2c1            = system_clks.freq_gclk[0] / 2 / (psercom->I2CM.BAUD.bit.BAUD 
 1738              		.loc 1 419 65 view .LVU589
 1739 006e 5B08     		lsrs	r3, r3, #1
 419:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_i2c1            = system_clks.freq_gclk[0] / 2 / (psercom->I2CM.BAUD.bit.BAUD 
 1740              		.loc 1 419 69 view .LVU590
 1741 0070 B3FBF1F3 		udiv	r3, r3, r1
 419:tmk_core/protocol/arm_atsam/clks.c ****     system_clks.freq_i2c1            = system_clks.freq_gclk[0] / 2 / (psercom->I2CM.BAUD.bit.BAUD 
 1742              		.loc 1 419 38 view .LVU591
 1743 0074 D365     		str	r3, [r2, #92]
 1744              		.loc 1 420 5 is_stmt 1 view .LVU592
 1745              		.loc 1 420 51 is_stmt 0 view .LVU593
 1746 0076 D36D     		ldr	r3, [r2, #92]
 1747              		.loc 1 420 38 view .LVU594
 1748 0078 6360     		str	r3, [r4, #4]
 421:tmk_core/protocol/arm_atsam/clks.c **** 
 422:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_SET_I2C1_FREQ_COMPLETE);
 1749              		.loc 1 422 5 is_stmt 1 view .LVU595
 1750 007a 0423     		movs	r3, #4
 1751 007c 0360     		str	r3, [r0]
 423:tmk_core/protocol/arm_atsam/clks.c **** 
 424:tmk_core/protocol/arm_atsam/clks.c ****     return system_clks.freq_i2c1;
 1752              		.loc 1 424 5 view .LVU596
 1753              		.loc 1 424 23 is_stmt 0 view .LVU597
 1754 007e D06D     		ldr	r0, [r2, #92]
 425:tmk_core/protocol/arm_atsam/clks.c **** }
 1755              		.loc 1 425 1 view .LVU598
 1756 0080 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1757              	.LVL38:
 1758              	.L127:
 1759              		.loc 1 425 1 view .LVU599
 1760 0082 00BF     		.align	2
 1761              	.L126:
 1762 0084 00000000 		.word	debug_code
 1763 0088 00000000 		.word	.LANCHOR0
 1764 008c 001C0040 		.word	1073748992
 1765 0090 00000000 		.word	system_clks
 1766              		.cfi_endproc
 1767              	.LFE156:
 1769              		.section	.text.CLK_init,"ax",%progbits
 1770              		.align	1
 1771              		.global	CLK_init
 1772              		.syntax unified
 1773              		.thumb
 1774              		.thumb_func
 1775              		.fpu fpv4-sp-d16
 1777              	CLK_init:
 1778              	.LFB157:
 426:tmk_core/protocol/arm_atsam/clks.c **** 
 427:tmk_core/protocol/arm_atsam/clks.c **** void CLK_init(void) {
 1779              		.loc 1 427 21 is_stmt 1 view -0
 1780              		.cfi_startproc
 1781              		@ args = 0, pretend = 0, frame = 0
 1782              		@ frame_needed = 0, uses_anonymous_args = 0
 428:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_INIT_BEGIN);
 1783              		.loc 1 428 5 view .LVU601
 427:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_INIT_BEGIN);
 1784              		.loc 1 427 21 is_stmt 0 view .LVU602
 1785 0000 10B5     		push	{r4, lr}
 1786              		.cfi_def_cfa_offset 8
 1787              		.cfi_offset 4, -8
 1788              		.cfi_offset 14, -4
 1789              		.loc 1 428 5 view .LVU603
 1790 0002 074C     		ldr	r4, .L129
 429:tmk_core/protocol/arm_atsam/clks.c **** 
 430:tmk_core/protocol/arm_atsam/clks.c ****     memset((void *)&system_clks, 0, sizeof(system_clks));
 1791              		.loc 1 430 5 view .LVU604
 1792 0004 0748     		ldr	r0, .L129+4
 428:tmk_core/protocol/arm_atsam/clks.c **** 
 1793              		.loc 1 428 5 view .LVU605
 1794 0006 0123     		movs	r3, #1
 1795              		.loc 1 430 5 view .LVU606
 1796 0008 6822     		movs	r2, #104
 1797 000a 0021     		movs	r1, #0
 428:tmk_core/protocol/arm_atsam/clks.c **** 
 1798              		.loc 1 428 5 view .LVU607
 1799 000c 2360     		str	r3, [r4]
 1800              		.loc 1 430 5 is_stmt 1 view .LVU608
 1801 000e FFF7FEFF 		bl	memset
 1802              	.LVL39:
 431:tmk_core/protocol/arm_atsam/clks.c **** 
 432:tmk_core/protocol/arm_atsam/clks.c ****     CLK_oscctrl_init();
 1803              		.loc 1 432 5 view .LVU609
 1804 0012 FFF7FEFF 		bl	CLK_oscctrl_init
 1805              	.LVL40:
 433:tmk_core/protocol/arm_atsam/clks.c ****     CLK_enable_timebase();
 1806              		.loc 1 433 5 view .LVU610
 1807 0016 FFF7FEFF 		bl	CLK_enable_timebase
 1808              	.LVL41:
 434:tmk_core/protocol/arm_atsam/clks.c **** 
 435:tmk_core/protocol/arm_atsam/clks.c ****     DBGC(DC_CLK_INIT_COMPLETE);
 1809              		.loc 1 435 5 view .LVU611
 1810 001a 0223     		movs	r3, #2
 1811 001c 2360     		str	r3, [r4]
 436:tmk_core/protocol/arm_atsam/clks.c **** }
 1812              		.loc 1 436 1 is_stmt 0 view .LVU612
 1813 001e 10BD     		pop	{r4, pc}
 1814              	.L130:
 1815              		.align	2
 1816              	.L129:
 1817 0020 00000000 		.word	debug_code
 1818 0024 00000000 		.word	system_clks
 1819              		.cfi_endproc
 1820              	.LFE157:
 1822              		.global	sercom_pchan
 1823              		.global	sercom_apbbase
 1824              		.comm	usec_delay_mult,4,4
 1825              		.comm	ms_clk,8,8
 1826              		.comm	system_clks,104,4
 1827              		.comm	dmac_desc_wb,16,16
 1828              		.comm	dmac_desc,16,16
 1829              		.section	.rodata
 1830              		.align	2
 1831              		.set	.LANCHOR0,. + 0
 1834              	sercom_apbbase:
 1835 0000 00300040 		.word	1073754112
 1836 0004 00340040 		.word	1073755136
 1837 0008 00200141 		.word	1090592768
 1838 000c 00400141 		.word	1090600960
 1839 0010 00000043 		.word	1124073472
 1840 0014 00040043 		.word	1124074496
 1843              	sercom_pchan:
 1844 0018 07       		.byte	7
 1845 0019 08       		.byte	8
 1846 001a 17       		.byte	23
 1847 001b 18       		.byte	24
 1848 001c 22       		.byte	34
 1849 001d 23       		.byte	35
 1850              		.text
 1851              	.Letext0:
 1852              		.file 3 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/arm-none-eabi/include/machine/_default_t
 1853              		.file 4 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/arm-none-eabi/include/sys/_stdint.h"
 1854              		.file 5 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/samd51j18a.h"
 1855              		.file 6 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/system_samd51.h"
 1856              		.file 7 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/dmac.h"
 1857              		.file 8 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/evsys.h"
 1858              		.file 9 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/gclk.h"
 1859              		.file 10 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/mclk.h"
 1860              		.file 11 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/oscctrl.h"
 1861              		.file 12 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/sercom.h"
 1862              		.file 13 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/tc.h"
 1863              		.file 14 "tmk_core/protocol/arm_atsam/md_bootloader.h"
 1864              		.file 15 "tmk_core/common/timer.h"
 1865              		.file 16 "tmk_core/protocol/arm_atsam/d51_util.h"
 1866              		.file 17 "tmk_core/protocol/arm_atsam/clks.h"
 1867              		.file 18 "tmk_core/protocol/arm_atsam/adc.h"
 1868              		.file 19 "tmk_core/protocol/arm_atsam/i2c_master.h"
 1869              		.file 20 "tmk_core/protocol/arm_atsam/spi.h"
 1870              		.file 21 "tmk_core/protocol/arm_atsam/./usb/usb2422.h"
 1871              		.file 22 "tmk_core/common/action.h"
 1872              		.file 23 "tmk_core/common/report.h"
 1873              		.file 24 "tmk_core/common/host.h"
 1874              		.file 25 "tmk_core/common/debug.h"
 1875              		.file 26 "quantum/keycode_config.h"
 1876              		.file 27 "quantum/keymap.h"
 1877              		.file 28 "quantum/color.h"
 1878              		.file 29 "quantum/rgb_matrix_types.h"
 1879              		.file 30 "quantum/rgb_matrix.h"
 1880              		.file 31 "tmk_core/common/action_layer.h"
 1881              		.file 32 "tmk_core/common/action_util.h"
 1882              		.file 33 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/lib/gcc/arm-none-eabi/8.3.1/include/std
 1883              		.file 34 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/arm-none-eabi/include/sys/_types.h"
 1884              		.file 35 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/arm-none-eabi/include/sys/reent.h"
 1885              		.file 36 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/arm-none-eabi/include/sys/lock.h"
 1886              		.file 37 "/usr/local/Cellar/arm-gcc-bin@8/8-2019-q3-update/arm-none-eabi/include/stdlib.h"
 1887              		.file 38 "quantum/quantum.h"
 1888              		.file 39 "tmk_core/protocol/arm_atsam/led_matrix.h"
 1889              		.file 40 "tmk_core/protocol/arm_atsam/./usb/compiler.h"
 1890              		.file 41 "tmk_core/protocol/arm_atsam/./usb/usb_protocol.h"
 1891              		.file 42 "tmk_core/protocol/arm_atsam/./usb/udi_device_conf.h"
 1892              		.file 43 "tmk_core/protocol/arm_atsam/./usb/udi.h"
 1893              		.file 44 "tmk_core/protocol/arm_atsam/./usb/udc_desc.h"
 1894              		.file 45 "tmk_core/protocol/arm_atsam/./usb/udi_hid_kbd.h"
 1895              		.file 46 "tmk_core/protocol/arm_atsam/./usb/usb_main.h"
 1896              		.file 47 "tmk_core/protocol/arm_atsam/./usb/udd.h"
 1897              		.file 48 "tmk_core/protocol/arm_atsam/./usb/udi_cdc.h"
 1898              		.file 49 "<built-in>"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 clks.c
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:18     .text.CLK_oscctrl_init:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:26     .text.CLK_oscctrl_init:0000000000000000 CLK_oscctrl_init
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:295    .text.CLK_oscctrl_init:0000000000000148 $d
                            *COM*:0000000000000068 system_clks
                            *COM*:0000000000000004 usec_delay_mult
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:308    .text.CLK_set_gclk_freq:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:315    .text.CLK_set_gclk_freq:0000000000000000 CLK_set_gclk_freq
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:468    .text.CLK_set_gclk_freq:00000000000000b4 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:475    .text.CLK_init_osc:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:482    .text.CLK_init_osc:0000000000000000 CLK_init_osc
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:609    .text.CLK_init_osc:0000000000000084 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:616    .text.CLK_reset_time:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:623    .text.CLK_reset_time:0000000000000000 CLK_reset_time
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:737    .text.CLK_reset_time:0000000000000078 $d
                            *COM*:0000000000000008 ms_clk
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:745    .text.TC4_Handler:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:752    .text.TC4_Handler:0000000000000000 TC4_Handler
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:790    .text.TC4_Handler:0000000000000020 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:796    .text.CLK_enable_timebase:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:803    .text.CLK_enable_timebase:0000000000000000 CLK_enable_timebase
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1160   .text.CLK_enable_timebase:00000000000001d4 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1172   .text.CLK_delay_us:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1179   .text.CLK_delay_us:0000000000000000 CLK_delay_us
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1204   .text.CLK_delay_us:0000000000000014 return
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1202   .text.CLK_delay_us:0000000000000010 loop
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1214   .text.CLK_delay_us:0000000000000018 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1219   .text.CLK_delay_ms:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1226   .text.CLK_delay_ms:0000000000000000 CLK_delay_ms
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1271   .text.clk_enable_sercom_apbmask:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1278   .text.clk_enable_sercom_apbmask:0000000000000000 clk_enable_sercom_apbmask
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1292   .text.clk_enable_sercom_apbmask:0000000000000008 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1296   .text.clk_enable_sercom_apbmask:000000000000000c $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1338   .text.clk_enable_sercom_apbmask:0000000000000038 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1343   .text.CLK_set_spi_freq:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1350   .text.CLK_set_spi_freq:0000000000000000 CLK_set_spi_freq
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1474   .text.CLK_set_spi_freq:000000000000007c $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1482   .text.CLK_set_i2c0_freq:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1489   .text.CLK_set_i2c0_freq:0000000000000000 CLK_set_i2c0_freq
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1618   .text.CLK_set_i2c0_freq:0000000000000084 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1626   .text.CLK_set_i2c1_freq:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1633   .text.CLK_set_i2c1_freq:0000000000000000 CLK_set_i2c1_freq
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1762   .text.CLK_set_i2c1_freq:0000000000000084 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1770   .text.CLK_init:0000000000000000 $t
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1777   .text.CLK_init:0000000000000000 CLK_init
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1817   .text.CLK_init:0000000000000020 $d
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1843   .rodata:0000000000000018 sercom_pchan
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1834   .rodata:0000000000000000 sercom_apbbase
                            *COM*:0000000000000010 dmac_desc_wb
                            *COM*:0000000000000010 dmac_desc
/var/folders/z4/wxlp73js78g02fcv9dbq6g8h0000gn/T//ccfQ2eA3.s:1830   .rodata:0000000000000000 $d

UNDEFINED SYMBOLS
debug_code
ADC0_clock_init
timer_read64
memset
